Analysis & Synthesis report for iir
Fri May 24 16:04:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 13. Source assignments for pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 14. Source assignments for pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 15. Source assignments for pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 16. Source assignments for pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 17. Source assignments for pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 18. Source assignments for pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
 19. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component
 20. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component
 21. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component
 22. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component
 23. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component
 24. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component
 25. Parameter Settings for User Entity Instance: pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component
 26. altmult_add Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "pole:pole|multc12:Umult7"
 28. Port Connectivity Checks: "pole:pole|multc12:Umult6"
 29. Port Connectivity Checks: "pole:pole|multc12:Umult5"
 30. Port Connectivity Checks: "pole:pole|multc12:Umult4"
 31. Port Connectivity Checks: "pole:pole|multc12:Umult3"
 32. Port Connectivity Checks: "pole:pole|multc12:Umult2"
 33. Port Connectivity Checks: "pole:pole|multc12:Umult1"
 34. Port Connectivity Checks: "pole:pole"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 24 16:04:45 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; iir                                             ;
; Top-level Entity Name              ; iir                                             ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 330                                             ;
;     Total combinational functions  ; 246                                             ;
;     Dedicated logic registers      ; 84                                              ;
; Total registers                    ; 84                                              ;
; Total pins                         ; 26                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL055YF484C8G    ;                    ;
; Top-level entity name                                            ; iir                ; iir                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; iir.v                            ; yes             ; User Verilog HDL File        ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v                ;         ;
; pole.v                           ; yes             ; User Verilog HDL File        ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v               ;         ;
; zero.v                           ; yes             ; User Verilog HDL File        ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v               ;         ;
; multc12.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v            ;         ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/file/quartus/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                 ; d:/file/quartus/quartus/libraries/megafunctions/stratix_mac_mult.inc  ;         ;
; stratix_mac_out.inc              ; yes             ; Megafunction                 ; d:/file/quartus/quartus/libraries/megafunctions/stratix_mac_out.inc   ;         ;
; db/mult_add_6ha2.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf ;         ;
; db/ded_mult_6qa1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf ;         ;
; db/dffpipe_a3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/dffpipe_a3c.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 330       ;
;                                             ;           ;
; Total combinational functions               ; 246       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 210       ;
;     -- <=2 input functions                  ; 36        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 28        ;
;     -- arithmetic mode                      ; 218       ;
;                                             ;           ;
; Total registers                             ; 84        ;
;     -- Dedicated logic registers            ; 84        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 96        ;
; Total fan-out                               ; 975       ;
; Average fan-out                             ; 2.55      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------+-------------+--------------+
; |iir                       ; 246 (21)            ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |iir                   ; iir         ; work         ;
;    |zero:zeroparallel|     ; 225 (225)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iir|zero:zeroparallel ; zero        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult1 ; multc12.v       ;
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult2 ; multc12.v       ;
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult3 ; multc12.v       ;
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult4 ; multc12.v       ;
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult5 ; multc12.v       ;
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult6 ; multc12.v       ;
; Altera ; ALTMULT_ADD  ; 18.1    ; N/A          ; N/A          ; |iir|pole:pole|multc12:Umult7 ; multc12.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------+
; Register name                                                                                         ; Reason for Removal                   ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------+
; pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[6][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[6][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[6][11]                                                                              ; Lost fanout                          ;
; pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[5][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[5][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[5][11]                                                                              ; Lost fanout                          ;
; pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[4][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[4][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[4][11]                                                                              ; Lost fanout                          ;
; pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[3][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[3][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[3][11]                                                                              ; Lost fanout                          ;
; pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[2][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[2][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[2][11]                                                                              ; Lost fanout                          ;
; pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[1][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[1][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[1][11]                                                                              ; Lost fanout                          ;
; pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|dffe2a[0..22] ; Stuck at GND due to stuck port clock ;
; pole:pole|Yin_reg[0][0]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][1]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][2]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][3]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][4]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][5]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][6]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][7]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][8]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][9]                                                                               ; Lost fanout                          ;
; pole:pole|Yin_reg[0][10]                                                                              ; Lost fanout                          ;
; pole:pole|Yin_reg[0][11]                                                                              ; Lost fanout                          ;
; Total Number of Removed Registers = 245                                                               ;                                      ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+--------------------------+--------------------+-------------------------------------------------------------------------------+
; Register name            ; Reason for Removal ; Registers Removed due to This Register                                        ;
+--------------------------+--------------------+-------------------------------------------------------------------------------+
; pole:pole|Yin_reg[6][0]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][0], pole:pole|Yin_reg[4][0], pole:pole|Yin_reg[3][0],    ;
;                          ;                    ; pole:pole|Yin_reg[2][0], pole:pole|Yin_reg[1][0], pole:pole|Yin_reg[0][0]     ;
; pole:pole|Yin_reg[6][1]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][1], pole:pole|Yin_reg[4][1], pole:pole|Yin_reg[3][1],    ;
;                          ;                    ; pole:pole|Yin_reg[2][1], pole:pole|Yin_reg[1][1], pole:pole|Yin_reg[0][1]     ;
; pole:pole|Yin_reg[6][2]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][2], pole:pole|Yin_reg[4][2], pole:pole|Yin_reg[3][2],    ;
;                          ;                    ; pole:pole|Yin_reg[2][2], pole:pole|Yin_reg[1][2], pole:pole|Yin_reg[0][2]     ;
; pole:pole|Yin_reg[6][3]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][3], pole:pole|Yin_reg[4][3], pole:pole|Yin_reg[3][3],    ;
;                          ;                    ; pole:pole|Yin_reg[2][3], pole:pole|Yin_reg[1][3], pole:pole|Yin_reg[0][3]     ;
; pole:pole|Yin_reg[6][4]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][4], pole:pole|Yin_reg[4][4], pole:pole|Yin_reg[3][4],    ;
;                          ;                    ; pole:pole|Yin_reg[2][4], pole:pole|Yin_reg[1][4], pole:pole|Yin_reg[0][4]     ;
; pole:pole|Yin_reg[6][5]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][5], pole:pole|Yin_reg[4][5], pole:pole|Yin_reg[3][5],    ;
;                          ;                    ; pole:pole|Yin_reg[2][5], pole:pole|Yin_reg[1][5], pole:pole|Yin_reg[0][5]     ;
; pole:pole|Yin_reg[6][6]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][6], pole:pole|Yin_reg[4][6], pole:pole|Yin_reg[3][6],    ;
;                          ;                    ; pole:pole|Yin_reg[2][6], pole:pole|Yin_reg[1][6], pole:pole|Yin_reg[0][6]     ;
; pole:pole|Yin_reg[6][7]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][7], pole:pole|Yin_reg[4][7], pole:pole|Yin_reg[3][7],    ;
;                          ;                    ; pole:pole|Yin_reg[2][7], pole:pole|Yin_reg[1][7], pole:pole|Yin_reg[0][7]     ;
; pole:pole|Yin_reg[6][8]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][8], pole:pole|Yin_reg[4][8], pole:pole|Yin_reg[3][8],    ;
;                          ;                    ; pole:pole|Yin_reg[2][8], pole:pole|Yin_reg[1][8], pole:pole|Yin_reg[0][8]     ;
; pole:pole|Yin_reg[6][9]  ; Lost Fanouts       ; pole:pole|Yin_reg[5][9], pole:pole|Yin_reg[4][9], pole:pole|Yin_reg[3][9],    ;
;                          ;                    ; pole:pole|Yin_reg[2][9], pole:pole|Yin_reg[1][9], pole:pole|Yin_reg[0][9]     ;
; pole:pole|Yin_reg[6][10] ; Lost Fanouts       ; pole:pole|Yin_reg[5][10], pole:pole|Yin_reg[4][10], pole:pole|Yin_reg[3][10], ;
;                          ;                    ; pole:pole|Yin_reg[2][10], pole:pole|Yin_reg[1][10], pole:pole|Yin_reg[0][10]  ;
; pole:pole|Yin_reg[6][11] ; Lost Fanouts       ; pole:pole|Yin_reg[5][11], pole:pole|Yin_reg[4][11], pole:pole|Yin_reg[3][11], ;
;                          ;                    ; pole:pole|Yin_reg[2][11], pole:pole|Yin_reg[1][11], pole:pole|Yin_reg[0][11]  ;
+--------------------------+--------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 84    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 84    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------+
; Parameter Name                        ; Value             ; Type                                        ;
+---------------------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                     ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                     ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                     ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                     ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                     ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                     ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                     ;
; WIDTH_A                               ; 12                ; Signed Integer                              ;
; WIDTH_B                               ; 12                ; Signed Integer                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                     ;
; WIDTH_RESULT                          ; 23                ; Signed Integer                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                     ;
; CBXI_PARAMETER                        ; mult_add_6ha2     ; Untyped                                     ;
; DEVICE_FAMILY                         ; Cyclone 10 LP     ; Untyped                                     ;
; WIDTH_C                               ; 22                ; Untyped                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                     ;
; COEF0_0                               ; 0                 ; Untyped                                     ;
; COEF0_1                               ; 0                 ; Untyped                                     ;
; COEF0_2                               ; 0                 ; Untyped                                     ;
; COEF0_3                               ; 0                 ; Untyped                                     ;
; COEF0_4                               ; 0                 ; Untyped                                     ;
; COEF0_5                               ; 0                 ; Untyped                                     ;
; COEF0_6                               ; 0                 ; Untyped                                     ;
; COEF0_7                               ; 0                 ; Untyped                                     ;
; COEF1_0                               ; 0                 ; Untyped                                     ;
; COEF1_1                               ; 0                 ; Untyped                                     ;
; COEF1_2                               ; 0                 ; Untyped                                     ;
; COEF1_3                               ; 0                 ; Untyped                                     ;
; COEF1_4                               ; 0                 ; Untyped                                     ;
; COEF1_5                               ; 0                 ; Untyped                                     ;
; COEF1_6                               ; 0                 ; Untyped                                     ;
; COEF1_7                               ; 0                 ; Untyped                                     ;
; COEF2_0                               ; 0                 ; Untyped                                     ;
; COEF2_1                               ; 0                 ; Untyped                                     ;
; COEF2_2                               ; 0                 ; Untyped                                     ;
; COEF2_3                               ; 0                 ; Untyped                                     ;
; COEF2_4                               ; 0                 ; Untyped                                     ;
; COEF2_5                               ; 0                 ; Untyped                                     ;
; COEF2_6                               ; 0                 ; Untyped                                     ;
; COEF2_7                               ; 0                 ; Untyped                                     ;
; COEF3_0                               ; 0                 ; Untyped                                     ;
; COEF3_1                               ; 0                 ; Untyped                                     ;
; COEF3_2                               ; 0                 ; Untyped                                     ;
; COEF3_3                               ; 0                 ; Untyped                                     ;
; COEF3_4                               ; 0                 ; Untyped                                     ;
; COEF3_5                               ; 0                 ; Untyped                                     ;
; COEF3_6                               ; 0                 ; Untyped                                     ;
; COEF3_7                               ; 0                 ; Untyped                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                     ;
+---------------------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 7                                                          ;
; Entity Instance                       ; pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
; Entity Instance                       ; pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
; Entity Instance                       ; pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
; Entity Instance                       ; pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
; Entity Instance                       ; pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
; Entity Instance                       ; pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
; Entity Instance                       ; pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                ;
;     -- REPRESENTATION_A               ; SIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                     ;
;     -- WIDTH_A                        ; 12                                                         ;
;     -- WIDTH_B                        ; 12                                                         ;
;     -- WIDTH_RESULT                   ; 23                                                         ;
+---------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult7"                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[11..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clock0         ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult6"                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[4..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[11..5] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[2..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clock0         ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult5"                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[11..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[2..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[6..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clock0         ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult4"                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[8..7]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[4..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[11..9] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[6..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clock0         ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult3"                                                                                                                              ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[11..10] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[7..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; clock0          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult2"                                                                                                                            ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[6..4] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[11]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[10]   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clock0        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole|multc12:Umult1"                                                                                                                              ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataa_0[11..10] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[6..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; dataa_0[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[4..3]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; dataa_0[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; clock0          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pole:pole"                                                                                                                                                               ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Yout ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (26 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 84                          ;
;     CLR               ; 84                          ;
; cycloneiii_lcell_comb ; 246                         ;
;     arith             ; 218                         ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 210                         ;
;     normal            ; 28                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 9.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri May 24 16:04:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iir -c iir
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file iir.v
    Info (12023): Found entity 1: iir File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pole.v
    Info (12023): Found entity 1: pole File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero.v
    Info (12023): Found entity 1: zero File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multc12.v
    Info (12023): Found entity 1: multc12 File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v Line: 39
Info (12127): Elaborating entity "iir" for the top level hierarchy
Info (12128): Elaborating entity "zero" for hierarchy "zero:zeroparallel" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v Line: 15
Warning (10230): Verilog HDL assignment warning at zero.v(21): truncated value with size 32 to match size of target (4) File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v Line: 21
Warning (10230): Verilog HDL assignment warning at zero.v(27): truncated value with size 32 to match size of target (4) File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at zero.v(17): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v Line: 17
Warning (10230): Verilog HDL assignment warning at zero.v(47): truncated value with size 24 to match size of target (21) File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v Line: 47
Info (12128): Elaborating entity "pole" for hierarchy "pole:pole" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v Line: 24
Warning (10230): Verilog HDL assignment warning at pole.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v Line: 15
Warning (10230): Verilog HDL assignment warning at pole.v(21): truncated value with size 32 to match size of target (4) File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at pole.v(12): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v Line: 12
Warning (10230): Verilog HDL assignment warning at pole.v(80): truncated value with size 26 to match size of target (12) File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v Line: 80
Info (12128): Elaborating entity "multc12" for hierarchy "pole:pole|multc12:Umult1" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v Line: 41
Info (12128): Elaborating entity "altmult_add" for hierarchy "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v Line: 114
Info (12130): Elaborated megafunction instantiation "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v Line: 114
Info (12133): Instantiated megafunction "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v Line: 114
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_result" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_6ha2.tdf
    Info (12023): Found entity 1: mult_add_6ha2 File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf Line: 24
Info (12128): Elaborating entity "mult_add_6ha2" for hierarchy "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated" File: d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_6qa1.tdf
    Info (12023): Found entity 1: ded_mult_6qa1 File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_6qa1" for hierarchy "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf
    Info (12023): Found entity 1: dffpipe_a3c File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/dffpipe_a3c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_a3c" for hierarchy "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 52
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_mult3" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 40
        Warning (14320): Synthesized away node "pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|mac_out4" File: C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf Line: 47
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 84 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 356 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 330 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Fri May 24 16:04:45 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg.


