
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 292.418 ; gain = 82.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Project/Vivado/project/project.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'imageReader' [D:/Project/Vivado/project/project.srcs/sources_1/new/imageReader.v:23]
INFO: [Synth 8-256] done synthesizing module 'imageReader' (2#1) [D:/Project/Vivado/project/project.srcs/sources_1/new/imageReader.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM_controller' [D:/Project/Vivado/project/project.srcs/sources_1/new/RAM_controller.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM_controller' (4#1) [D:/Project/Vivado/project/project.srcs/sources_1/new/RAM_controller.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/Project/Vivado/project/project.srcs/sources_1/imports/file_vga/vga.v:23]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
WARNING: [Synth 8-5788] Register vga_hsync_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project/Vivado/project/project.srcs/sources_1/imports/file_vga/vga.v:104]
WARNING: [Synth 8-5788] Register vga_vsync_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project/Vivado/project/project.srcs/sources_1/imports/file_vga/vga.v:111]
INFO: [Synth 8-256] done synthesizing module 'vga' (5#1) [D:/Project/Vivado/project/project.srcs/sources_1/imports/file_vga/vga.v:23]
INFO: [Synth 8-638] synthesizing module 'I2C_CCD_Config' [D:/Project/Vivado/project/project.srcs/sources_1/imports/V/I2C_CCD_Config.v:1]
	Parameter CLK_Freq bound to: 100000000 - type: integer 
	Parameter I2C_Freq bound to: 125000 - type: integer 
	Parameter LUT_SIZE bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [D:/Project/Vivado/project/project.srcs/sources_1/imports/V/I2C_Controller.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Project/Vivado/project/project.srcs/sources_1/imports/V/I2C_Controller.v:96]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (6#1) [D:/Project/Vivado/project/project.srcs/sources_1/imports/V/I2C_Controller.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Project/Vivado/project/project.srcs/sources_1/imports/V/I2C_CCD_Config.v:80]
INFO: [Synth 8-256] done synthesizing module 'I2C_CCD_Config' (7#1) [D:/Project/Vivado/project/project.srcs/sources_1/imports/V/I2C_CCD_Config.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [D:/Project/Vivado/project/project.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design imageReader has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port din[7]
WARNING: [Synth 8-3331] design top has unconnected port din[6]
WARNING: [Synth 8-3331] design top has unconnected port din[5]
WARNING: [Synth 8-3331] design top has unconnected port din[4]
WARNING: [Synth 8-3331] design top has unconnected port din[3]
WARNING: [Synth 8-3331] design top has unconnected port din[2]
WARNING: [Synth 8-3331] design top has unconnected port din[1]
WARNING: [Synth 8-3331] design top has unconnected port din[0]
WARNING: [Synth 8-3331] design top has unconnected port vsync
WARNING: [Synth 8-3331] design top has unconnected port href
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 328.906 ; gain = 119.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 328.906 ; gain = 119.141
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'RAM/blockRAM' [D:/Project/Vivado/project/project.srcs/sources_1/new/RAM_controller.v:33]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_generator' [D:/Project/Vivado/project/project.srcs/sources_1/new/top.v:43]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/dcp/blk_mem_gen_0_in_context.xdc] for cell 'RAM/blockRAM'
Finished Parsing XDC File [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/dcp/blk_mem_gen_0_in_context.xdc] for cell 'RAM/blockRAM'
Parsing XDC File [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_generator'
Finished Parsing XDC File [D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_generator'
Parsing XDC File [D:/Project/Vivado/project/project.srcs/constrs_1/new/OV7670.xdc]
Finished Parsing XDC File [D:/Project/Vivado/project/project.srcs/constrs_1/new/OV7670.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project/Vivado/project/project.srcs/constrs_1/new/OV7670.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 642.613 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RAM/blockRAM' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 642.613 ; gain = 432.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 642.613 ; gain = 432.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/dcp_2/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Project/Vivado/project/project.runs/synth_1/.Xil/Vivado-4436-BeatsGr/dcp_2/clk_wiz_0_in_context.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 642.613 ; gain = 432.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACK1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACK2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACK3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "END" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LUT_INDEX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LUT_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mI2C_DATA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 642.613 ; gain = 432.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  34 Input      1 Bit        Muxes := 8     
	  26 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module imageReader 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  34 Input      1 Bit        Muxes := 8     
	  26 Input      1 Bit        Muxes := 1     
Module I2C_CCD_Config 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VGA/vCounter" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP VGA/addr, operation Mode is: C+A*(B:0x280).
DSP Report: operator VGA/addr is absorbed into DSP VGA/addr.
DSP Report: operator VGA/addr0 is absorbed into DSP VGA/addr.
WARNING: [Synth 8-3331] design top has unconnected port din[7]
WARNING: [Synth 8-3331] design top has unconnected port din[6]
WARNING: [Synth 8-3331] design top has unconnected port din[5]
WARNING: [Synth 8-3331] design top has unconnected port din[4]
WARNING: [Synth 8-3331] design top has unconnected port din[3]
WARNING: [Synth 8-3331] design top has unconnected port din[2]
WARNING: [Synth 8-3331] design top has unconnected port din[1]
WARNING: [Synth 8-3331] design top has unconnected port din[0]
WARNING: [Synth 8-3331] design top has unconnected port vsync
WARNING: [Synth 8-3331] design top has unconnected port href
INFO: [Synth 8-3886] merging instance 'ImageReader/d_latch_reg[9]' (FDCE) to 'ImageReader/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ImageReader/d_latch_reg[10]' (FDCE) to 'ImageReader/dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'ImageReader/d_latch_reg[12]' (FDCE) to 'ImageReader/dout_reg[3]'
INFO: [Synth 8-3886] merging instance 'ImageReader/d_latch_reg[15]' (FDCE) to 'ImageReader/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'SCCB/mI2C_DATA_reg[16]' (FDCE) to 'SCCB/mI2C_DATA_reg[18]'
INFO: [Synth 8-3886] merging instance 'SCCB/mI2C_DATA_reg[17]' (FDCE) to 'SCCB/mI2C_DATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'SCCB/mI2C_DATA_reg[18]' (FDCE) to 'SCCB/mI2C_DATA_reg[19]'
INFO: [Synth 8-3886] merging instance 'SCCB/mI2C_DATA_reg[19]' (FDCE) to 'SCCB/mI2C_DATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'SCCB/mI2C_DATA_reg[20]' (FDCE) to 'SCCB/mI2C_DATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'SCCB/mI2C_DATA_reg[21]' (FDCE) to 'SCCB/mI2C_DATA_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SCCB/mI2C_DATA_reg[23] )
INFO: [Synth 8-3886] merging instance 'ImageReader/d_latch_reg[11]' (FDCE) to 'ImageReader/dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'SCCB/mSetup_ST_reg[2]' (FDCE) to 'SCCB/mSetup_ST_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SCCB/mSetup_ST_reg[3] )
INFO: [Synth 8-3886] merging instance 'SCCB/ua/SD_reg[16]' (FDCE) to 'SCCB/ua/SD_reg[23]'
INFO: [Synth 8-3886] merging instance 'SCCB/ua/SD_reg[17]' (FDCE) to 'SCCB/ua/SD_reg[22]'
INFO: [Synth 8-3886] merging instance 'SCCB/ua/SD_reg[18]' (FDCE) to 'SCCB/ua/SD_reg[23]'
INFO: [Synth 8-3886] merging instance 'SCCB/ua/SD_reg[19]' (FDCE) to 'SCCB/ua/SD_reg[23]'
INFO: [Synth 8-3886] merging instance 'SCCB/ua/SD_reg[20]' (FDCE) to 'SCCB/ua/SD_reg[23]'
INFO: [Synth 8-3886] merging instance 'SCCB/ua/SD_reg[21]' (FDCE) to 'SCCB/ua/SD_reg[23]'
WARNING: [Synth 8-3332] Sequential element (SCCB/ua/ACK2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SCCB/ua/ACK3_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SCCB/ua/ACK1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SCCB/mI2C_DATA_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SCCB/ua/SD_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SCCB/mSetup_ST_reg[3]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'i_8/SCCB/mI2C_CLK_DIV_reg[12]' (FDC) to 'i_8/SCCB/mI2C_CLK_DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8/SCCB/mI2C_CLK_DIV_reg[13]' (FDC) to 'i_8/SCCB/mI2C_CLK_DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8/SCCB/mI2C_CLK_DIV_reg[14]' (FDC) to 'i_8/SCCB/mI2C_CLK_DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8/SCCB/mI2C_CLK_DIV_reg[15]' (FDC) to 'i_8/SCCB/mI2C_CLK_DIV_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\SCCB/mI2C_CLK_DIV_reg[11] )
WARNING: [Synth 8-3332] Sequential element (SCCB/mI2C_CLK_DIV_reg[11]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 642.613 ; gain = 432.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+--------------+---------------+----------------+
|Module Name    | RTL Object   | Depth x Width | Implemented As | 
+---------------+--------------+---------------+----------------+
|I2C_Controller | SDO          | 128x1         | LUT            | 
|I2C_Controller | EN_D         | 128x1         | LUT            | 
|top            | SCCB/ua/SDO  | 128x1         | LUT            | 
|top            | SCCB/ua/EN_D | 128x1         | LUT            | 
+---------------+--------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga         | C+A*(B:0x280) | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generator/VGA_clk' to pin 'clk_generator/bbstub_VGA_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generator/XCLK' to pin 'clk_generator/bbstub_XCLK/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generator/ramclk' to pin 'clk_generator/bbstub_ramclk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 642.613 ; gain = 432.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 651.742 ; gain = 441.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Project/Vivado/project/project.srcs/sources_1/imports/file_vga/vga.v:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Project/Vivado/project/project.srcs/sources_1/imports/file_vga/vga.v:50]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    15|
|4     |DSP48E1       |     1|
|5     |LUT1          |    33|
|6     |LUT2          |    47|
|7     |LUT3          |     9|
|8     |LUT4          |    20|
|9     |LUT5          |    25|
|10    |LUT6          |    53|
|11    |FDCE          |   143|
|12    |FDPE          |    10|
|13    |FDRE          |    23|
|14    |IBUF          |     2|
|15    |OBUF          |    25|
|16    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |   423|
|2     |  ImageReader |imageReader    |    27|
|3     |  RAM         |RAM_controller |    72|
|4     |  SCCB        |I2C_CCD_Config |   178|
|5     |    ua        |I2C_Controller |    67|
|6     |  VGA         |vga            |    69|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 660.324 ; gain = 450.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 660.324 ; gain = 128.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 660.324 ; gain = 450.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 660.324 ; gain = 445.676
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado/project/project.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 660.324 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 26 22:37:44 2017...
