0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.sim/sim_1/behav/xsim/glbl.v,1682932812,verilog,,,,glbl,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sim_1/new/Top.v,1682932812,verilog,,,,Top,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/ALU.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v,,ALU,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Controler.v,,Control_Stall,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Controler.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v,,Controler,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v,1682947012,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Forward_Unit.v,,Data_Stall,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Forward_Unit.v,1682948669,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v,,Forward_Unit,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v,1682940585,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v,,Get_rw_regs,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v,,ID_Zero_Generator,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Mux2to1b32.v,,LUI_or_AUIPC,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Mux2to1b32.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v,,Mux2to1b32,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG32.v,,Mux4to1b32,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG32.v,1682945800,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v,,REG32,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v,1682941477,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v,,REG_EXE_MEM,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v,,REG_ID_EXE,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v,1682945783,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v,,REG_IF_ID,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v,1683111005,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v,,REG_MEM_WB,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v,1683533076,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Regs.v,,RV32iPCPU,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/Regs.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/SignExt.v,,Regs,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/SignExt.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/add_32.v,,SignExt,,,,,,,,
C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sources_1/new/add_32.v,1682932812,verilog,,C:/Users/super/Desktop/github/ELEC-5140-project/RV32i/RV32i.srcs/sim_1/new/Top.v,,add_32,,,,,,,,
