 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:24:15 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: A1/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[5]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[6]/SI (SDFFRQX2M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A1/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[4]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[5]/SI (SDFFRQX2M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A1/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[3]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[4]/SI (SDFFRQX2M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A1/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[2]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[3]/SI (SDFFRQX2M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A1/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[1]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[2]/SI (SDFFRQX2M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A1/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[0]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[1]/SI (SDFFRQX2M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A1/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[6]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/alu_out_reg[7]/SI (SDFFRQX1M)         0.00       0.35 r
  data arrival time                                   0.35

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: A1/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/out_valid_reg
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  A1/alu_out_reg[7]/Q (SDFFRQX1M)          0.38       0.38 r
  A1/out_valid_reg/SI (SDFFRQX2M)          0.00       0.38 r
  data arrival time                                   0.38

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/out_valid_reg/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: A1/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[6]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U69/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[6]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[5]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U65/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[5]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[4]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U61/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[4]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[3]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U57/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[3]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[2]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U53/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[2]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[1]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U49/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[1]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[0]/Q (SDFFRQX2M)          0.35       0.35 r
  A1/U45/Y (AO21XLM)                       0.16       0.51 r
  A1/alu_out_reg[0]/D (SDFFRQX2M)          0.00       0.51 r
  data arrival time                                   0.51

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: A1/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  A1/alu_out_reg[7]/Q (SDFFRQX1M)          0.38       0.38 r
  A1/U73/Y (AO21XLM)                       0.16       0.54 r
  A1/alu_out_reg[7]/D (SDFFRQX1M)          0.00       0.54 r
  data arrival time                                   0.54

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: A12/a3/ser_done_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A12/a1/tx_out_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a3/ser_done_reg/CK (SDFFRX1M)        0.00       0.00 r
  A12/a3/ser_done_reg/QN (SDFFRX1M)        0.30       0.30 r
  A12/a3/test_so (serializer_test_1)       0.00       0.30 r
  A12/a1/test_si (mux4_1_test_1)           0.00       0.30 r
  A12/a1/tx_out_reg/SI (SDFFQX2M)          0.00       0.30 r
  data arrival time                                   0.30

  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A12/a1/tx_out_reg/CK (SDFFQX2M)          0.00       0.10 r
  library hold time                       -0.19      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: A12/a3/ser_done_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A12/a3/ser_done_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a3/ser_done_reg/CK (SDFFRX1M)        0.00       0.00 r
  A12/a3/ser_done_reg/QN (SDFFRX1M)        0.27       0.27 f
  A12/a3/U10/Y (OAI31X1M)                  0.06       0.33 r
  A12/a3/ser_done_reg/D (SDFFRX1M)         0.00       0.33 r
  data arrival time                                   0.33

  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A12/a3/ser_done_reg/CK (SDFFRX1M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: A9/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFRX1M)
                                                          0.33       0.33 r
  A9/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: A4/stages_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A4/stages_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  A4/stages_reg[0]/Q (SDFFRQX2M)           0.37       0.37 r
  A4/stages_reg[1]/D (SDFFRQX2M)           0.00       0.37 r
  data arrival time                                   0.37

  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A4/stages_reg[1]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: A6/A3/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A3/sync_reg_reg[1][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A3/sync_reg_reg[1][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A3/sync_reg_reg[1][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[1][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A3/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A3/sync_reg_reg[0][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A3/sync_reg_reg[0][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A3/sync_reg_reg[0][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[0][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A3/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A3/sync_reg_reg[3][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A3/sync_reg_reg[3][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A3/sync_reg_reg[3][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A3/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A3/sync_reg_reg[2][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A3/sync_reg_reg[2][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A3/sync_reg_reg[2][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[2][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A2/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/gray_rd_ptr_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A2/gray_rd_ptr_reg[2]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A2/gray_rd_ptr[2] (fifo_rptr_test_1)                 0.00       0.37 r
  A6/A3/ASYNC[2] (BIT_SYNC_test_0)                        0.00       0.37 r
  A6/A3/sync_reg_reg[2][0]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[2][0]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A2/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A2/gray_rd_ptr_reg[1]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A2/gray_rd_ptr[1] (fifo_rptr_test_1)                 0.00       0.37 r
  A6/A3/ASYNC[1] (BIT_SYNC_test_0)                        0.00       0.37 r
  A6/A3/sync_reg_reg[1][0]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[1][0]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A2/gray_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/gray_rd_ptr_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A2/gray_rd_ptr_reg[0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A2/gray_rd_ptr[0] (fifo_rptr_test_1)                 0.00       0.37 r
  A6/A3/ASYNC[0] (BIT_SYNC_test_0)                        0.00       0.37 r
  A6/A3/sync_reg_reg[0][0]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[0][0]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A4/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A4/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[3][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A4/sync_reg_reg[3][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A4/sync_reg_reg[3][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[3][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A4/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A4/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[2][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A4/sync_reg_reg[2][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A4/sync_reg_reg[2][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[2][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A4/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A4/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[1][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A4/sync_reg_reg[1][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A4/sync_reg_reg[1][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[1][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A4/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A4/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[0][0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A4/sync_reg_reg[0][0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A4/sync_reg_reg[0][1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[0][1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A6/A2/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A3/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/gray_rd_ptr_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A2/gray_rd_ptr_reg[3]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A2/gray_rd_ptr[3] (fifo_rptr_test_1)                 0.00       0.37 r
  A6/A3/ASYNC[3] (BIT_SYNC_test_0)                        0.00       0.37 r
  A6/A3/sync_reg_reg[3][0]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A3/sync_reg_reg[3][0]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: A12/a0/busy_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A12/a0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A12/a0/busy_reg/CK (SDFFRQX2M)                          0.00       0.00 r
  A12/a0/busy_reg/Q (SDFFRQX2M)                           0.37       0.37 r
  A12/a0/current_state_reg[0]/SI (SDFFRQX2M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A12/a0/current_state_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: A4/stages_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A4/stages_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  A4/stages_reg[0]/Q (SDFFRQX2M)           0.37       0.37 r
  A4/stages_reg[1]/SI (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                   0.37

  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A4/stages_reg[1]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A6/A2/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A2/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A2/gray_rd_ptr_reg[1]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A2/gray_rd_ptr_reg[2]/SI (SDFFRQX2M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A2/gray_rd_ptr_reg[2]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: A6/A2/gray_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: A6/A2/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/gray_rd_ptr_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  A6/A2/gray_rd_ptr_reg[0]/Q (SDFFRQX2M)                  0.37       0.37 r
  A6/A2/gray_rd_ptr_reg[1]/SI (SDFFRQX2M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A2/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


1
