GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda10-matrixmul/sm86_rtx3070/input-wa512-ha512-wb512-hb512/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/cuda10-matrixmul/sm86_rtx3070/input-wa512-ha512-wb512-hb512/results/traces/kernel-1.traceg
-kernel name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii
-kernel id = 1
-grid dim = (16,16,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 30
-binary version = 61
-cuda stream id = 94003537418464
-shmem base_addr = 0x00007f5149000000
-local mem base_addr = 0x00007f5147000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-matrixmul/sm86_rtx3070/input-wa512-ha512-wb512-hb512/results/traces/kernel-1.traceg
launching kernel name: _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,6,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,6,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,6,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,6,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,7,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,7,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,7,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,7,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,7,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,7,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,7,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,8,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,8,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,8,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,8,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,8,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,8,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,8,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,8,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,8,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,8,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,8,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,8,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,8,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,8,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,8,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,9,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,9,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,9,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,9,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,9,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,9,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,9,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,9,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,9,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,9,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,9,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,9,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,9,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,9,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,9,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,10,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,10,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,10,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,10,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,10,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,10,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,10,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,10,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,10,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,10,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,10,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,10,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,10,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,10,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,10,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,11,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,11,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,11,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,11,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,11,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,11,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,11,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,11,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,11,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,11,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,11,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,11,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,11,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,12,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,12,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,12,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,12,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,12,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,12,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,12,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,12,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,12,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,12,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,12,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,12,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,12,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,12,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,13,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,13,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,13,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,13,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,13,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,13,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,13,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,13,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,13,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,13,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,13,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,13,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,13,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,13,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,14,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,14,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,14,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,14,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,14,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,14,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,14,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,14,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,14,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,14,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,14,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,14,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,14,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,14,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,14,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,15,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,15,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,15,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,15,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,15,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,15,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,15,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,15,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,15,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,15,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,15,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,15,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,15,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,15,0
Destroy streams for kernel 1: size 0
kernel_name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 249003
gpu_sim_insn = 397410304
gpu_ipc =    1596.0061
gpu_tot_sim_cycle = 249003
gpu_tot_sim_insn = 397410304
gpu_tot_ipc =    1596.0061
gpu_tot_issued_cta = 256
gpu_occupancy = 66.4429% 
gpu_tot_occupancy = 66.4429% 
max_total_param_size = 0
gpu_stall_dramfull = 917099
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3427
partiton_level_parallism_total  =       4.3427
partiton_level_parallism_util =       6.8755
partiton_level_parallism_util_total  =       6.8755
L2_BW  =     157.3098 GB/Sec
L2_BW_total  =     157.3098 GB/Sec
gpu_total_sim_rate=726527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33776
	L1D_cache_core[1]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33932
	L1D_cache_core[2]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33891
	L1D_cache_core[3]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28257
	L1D_cache_core[4]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33956
	L1D_cache_core[5]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33865
	L1D_cache_core[6]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28347
	L1D_cache_core[7]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28164
	L1D_cache_core[8]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33838
	L1D_cache_core[9]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33846
	L1D_cache_core[10]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28218
	L1D_cache_core[11]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33912
	L1D_cache_core[12]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28273
	L1D_cache_core[13]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28209
	L1D_cache_core[14]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28256
	L1D_cache_core[15]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28187
	L1D_cache_core[16]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33866
	L1D_cache_core[17]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33861
	L1D_cache_core[18]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33877
	L1D_cache_core[19]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28298
	L1D_cache_core[20]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33912
	L1D_cache_core[21]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33907
	L1D_cache_core[22]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33869
	L1D_cache_core[23]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28212
	L1D_cache_core[24]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33868
	L1D_cache_core[25]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33920
	L1D_cache_core[26]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33778
	L1D_cache_core[27]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33908
	L1D_cache_core[28]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28228
	L1D_cache_core[29]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33838
	L1D_cache_core[30]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33918
	L1D_cache_core[31]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28270
	L1D_cache_core[32]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28210
	L1D_cache_core[33]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33821
	L1D_cache_core[34]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28250
	L1D_cache_core[35]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28197
	L1D_cache_core[36]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28262
	L1D_cache_core[37]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33837
	L1D_cache_core[38]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28255
	L1D_cache_core[39]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28276
	L1D_cache_core[40]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33937
	L1D_cache_core[41]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28231
	L1D_cache_core[42]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33771
	L1D_cache_core[43]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28227
	L1D_cache_core[44]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33901
	L1D_cache_core[45]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33866
	L1D_total_cache_accesses = 1081344
	L1D_total_cache_misses = 1081344
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1445498
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.101
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1404461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1404461
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41037
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 9108, 
gpgpu_n_tot_thrd_icount = 397934592
gpgpu_n_tot_w_icount = 12435456
gpgpu_n_stall_shd_mem = 455722
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1048576
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 176160768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 455722
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14755141	W0_Idle:1451783	W0_Scoreboard:12917320	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12419072
single_issue_nums: WS0:3108864	WS1:3108864	WS2:3108864	WS3:3108864	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8388608 {8:1048576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 3113 
max_icnt2mem_latency = 2799 
maxmrqlatency = 52 
max_icnt2sh_latency = 353 
averagemflatency = 529 
avg_icnt2mem_latency = 160 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 33 
mrq_lat_table:56890 	2186 	2032 	2554 	1799 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54203 	500560 	478526 	47420 	635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	182668 	410655 	363433 	72914 	46869 	4685 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	324964 	145683 	120110 	125059 	161897 	148193 	53297 	2141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	219 	195 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     53451     62295     99741     99776     91695     91810     88454     88909    117622    117998    128615    128342     82374     82316    128154    128669 
dram[1]:     62225     62119     90774     90785     92342    101913     78821     78755    126912    127216    118215    118152     91324     91598    118205    118430 
dram[2]:     53468     62291     99757     99768     91727     91833     88492     88905    117622    118019    128609    128339     82359     82331    128154    128689 
dram[3]:     62267     62169     90773     90809     92327    101869     78827     78792    127190    127226    118241    118206     91347     91612    118238    118477 
dram[4]:     62247     62159     90766     90833     92366    101888     78842     78765    127168    127258    118204    118178     91305     91618    118234    118469 
dram[5]:     53435     62278     99675     99815     91677     91832     88691     88913    117613    117997    128606    128351     82359     82348    128139    128689 
dram[6]:     62264     62132     90814     90815     92373    101889     78853     78740    126910    127251    118204    118194     91280     91610    118222    118471 
dram[7]:     53458     62281     99675     99831     91730     91815     88486     88882    117626    117987    128612    128361     82370     82340    128186    128693 
dram[8]:     53425     62314     99673     99792     91673     91791     88428     88902    117631    118009    128596    128299     82384     82282    128156    128738 
dram[9]:     62277     62110     90824     90784     92311    101877     78839     78774    126929    127159    118201    118148     91328     91659    118208    118427 
dram[10]:     53432     62314     99693     99776     91688     91830     88458     88891    117634    117973    128588    128344     82363     82296    128144    128715 
dram[11]:     62220     62103     90777     90792     92352    101880     78875     78741    126962    127231    118216    118181     91306     91647    118249    118500 
dram[12]:     62210     62096     90799     90800     92341    101917     78852     78729    126958    127193    118230    118181     91312     91616    118248    118445 
dram[13]:     53471     62326     99723     99757     91706     91838     88726     88873    117627    117997    128595    128311     82328     82275    128200    128692 
dram[14]:     62248     62122     90762     90804     92319    101934     78846     78734    126947    127175    118222    118206     91324     91608    118260    118461 
dram[15]:     53469     62328     99731     99747     91691     91835     88481     88868    117620    117995    128644    128299     82345     82271    128162    128672 
average row accesses per activate:
dram[0]: 51.200001 51.200001 42.666668 42.666668 23.272728 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 11.130435 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 51.200001 51.200001 42.666668 42.666668 19.692308 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 15.058824 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 12.190476 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 51.200001 51.200001 42.666668 42.666668 28.444445 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 14.222222 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 51.200001 51.200001 42.666668 42.666668 23.272728 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 51.200001 51.200001 42.666668 42.666668 19.692308 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 12.190476 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 51.200001 51.200001 42.666668 42.666668 19.692308 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 13.473684 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 17.066668 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 51.200001 51.200001 42.666668 42.666668 36.571430 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 14.222222 51.200001 51.200001 51.200001 42.666668 42.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 51.200001 51.200001 42.666668 42.666668 42.666668 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 65536/1307 = 50.142311
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
total dram reads = 65536
bank skew: 256/256 = 1.00
chip skew: 4096/4096 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8304      8241      8932      8190      8245      8160      8708      9526     10357      9380      8435      9028      8837      8082      8816      8833
dram[1]:       9129      8775      7705      7359      9090      8827      9288      9574      9487      8983      8819      9080      8451      8934      8977      8952
dram[2]:       7976      7804      8380      8375      7975      8289      8643      9395     10023      9058      8294      8930      8385      7933      9183      8504
dram[3]:       9726      9213      7669      7684      9254      8398      9039      9503      9658      8727      9281      8900      8950      9073      8748      8975
dram[4]:       8783      9058      7881      7915      8887      8699      9108      9578      9899      9038      9170      9160      8755      8734      8709      8856
dram[5]:       8023      8149      8738      8673      7994      8387      8723      9193     10077      8643      8975      9050      8606      8866      8700      8866
dram[6]:       8649      8720      7969      7744      8539      8176      8867      9185      9408      8590      8824      8755      8201      8621      8461      8721
dram[7]:       8015      8326      9023      9001      8049      8467      8955      8995     10364      8765      8449      8912      8709      8585      8659      8421
dram[8]:       8554      8443      8575      8038      8234      8324      8676      9990      9331      8565      8816      8401      8511      8967      8686      9122
dram[9]:       9206      8972      7881      7672      8597      8775      9211      9396     10140      9105      8634      9385      8791      8430      8680      8509
dram[10]:       8014      7902      8660      8347      8114      8689      8326      9457      9570      8671      8745      8790      8481      8744      8937      9100
dram[11]:       8860      8826      8172      7629      8073      8722      9218      9128      9906      8847      8678      9125      8857      8783      8976      8849
dram[12]:       8588      8437      8095      7347      9083      8493      8706      8867      9451      9208      8706      8984      8266      8493      9050      8789
dram[13]:       8060      8116      8210      8370      7710      8219      8819      9320      9318      9108      8616      8715      8230      8299      8623      8733
dram[14]:       9522      9216      8533      7602      9907      8869      9021      9226      9301      8982      9025      8690      8628      8614      8829      9059
dram[15]:       8212      8201      8658      8254      8115      8258      8380      9547      9351      8510      8775      8670      8348      8292      8943      8537
maximum mf latency per bank:
dram[0]:       1366      1364      1694      1100      1240      1571      1552      1685      1599      1584      1495      1540      1684      1671      1671      1648
dram[1]:       1787      1927      1363      1241      1500      1338      1428      1370      1515      1317      1411      1337      1420      1396      1369      1346
dram[2]:       1195      1232      1303      1338      1348      1456      1388      1364      1551      1422      1464      1435      1360      1312      1344      1309
dram[3]:       2362      2356      1199      1313      1681      1436      1338      1477      1476      1215      1451      1452      1471      1463      1450      1468
dram[4]:       1662      1652      1339      1263      1502      1460      1256      1335      1500      1275      1478      1478      1494      1500      1313      1329
dram[5]:       1324      1298      1368      1346      1250      1536      1536      1490      1586      1547      1528      1503      1428      1632      1289      1327
dram[6]:       1430      1423      1438      1337      1333      1416      1302      1346      1332      1288      1414      1229      1319      1386      1366      1343
dram[7]:       1339      1463      1924      1482      1298      1478      1585      1940      1610      1400      1456      1489      1562      1570      1888      1832
dram[8]:       2758      2767      2450      1353      1297      1367      1647      1676      1267      1308      1693      1190      1358      1769      1615      1558
dram[9]:       1896      1871      1676      1468      1521      1373      1425      1340      1474      1333      1388      1448      1412      1474      1327      1056
dram[10]:       1392      1278      1669      1448      1286      1577      1517      1706      1580      1463      1530      1494      1395      1425      1578      1577
dram[11]:       1470      1616      1448      1388      1452      1503      1426      1456      1558      1406      1652      1591      1545      1718      1411      1369
dram[12]:       1432      1429      1470      1230      1397      1435      1327      1366      1397      1416      1432      1323      1318      1394      1312      1326
dram[13]:       1337      1249      1693      1402      1325      1522      1694      1969      1572      1539      1679      1493      1377      1757      1955      1951
dram[14]:       3063      3113      1476      1607      2976      1334      1654      1331      1537      1619      1538      1518      1296      1347      1310      1345
dram[15]:       1303      1348      1942      1292      1054      1335      1834      1977      1587      1587      1822      1309      1150      1906      1962      1972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765757 n_act=78 n_pre=62 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50580 dram_eff=0.3239
bk0: 256a 769293i bk1: 256a 769317i bk2: 256a 769302i bk3: 256a 769304i bk4: 256a 768854i bk5: 256a 769361i bk6: 256a 769348i bk7: 256a 769294i bk8: 256a 769328i bk9: 256a 769453i bk10: 256a 769351i bk11: 256a 769386i bk12: 256a 769455i bk13: 256a 769359i bk14: 256a 769392i bk15: 256a 769437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980957
Row_Buffer_Locality_read = 0.980957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041980
Bank_Level_Parallism_Col = 1.036701
Bank_Level_Parallism_Ready = 1.008789
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030332 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4538 
Wasted_Row = 1404 
Idle = 747667 

BW Util Bottlenecks: 
RCDc_limit = 1764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2845 
rwq = 0 
CCDLc_limit_alone = 2845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765757 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.018556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765733 n_act=90 n_pre=74 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=51489 dram_eff=0.3182
bk0: 256a 768209i bk1: 256a 769336i bk2: 256a 769213i bk3: 256a 769270i bk4: 256a 769175i bk5: 256a 769154i bk6: 256a 769354i bk7: 256a 769427i bk8: 256a 769407i bk9: 256a 769340i bk10: 256a 769242i bk11: 256a 769483i bk12: 256a 769419i bk13: 256a 769413i bk14: 256a 769410i bk15: 256a 769400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978027
Row_Buffer_Locality_read = 0.978027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050827
Bank_Level_Parallism_Col = 1.044703
Bank_Level_Parallism_Ready = 1.008541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039701 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4783 
Wasted_Row = 1673 
Idle = 747153 

BW Util Bottlenecks: 
RCDc_limit = 2007 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2874 
rwq = 0 
CCDLc_limit_alone = 2874 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765733 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 4096 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0230794
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765753 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=49942 dram_eff=0.3281
bk0: 256a 769199i bk1: 256a 769172i bk2: 256a 769175i bk3: 256a 769234i bk4: 256a 768766i bk5: 256a 769325i bk6: 256a 769381i bk7: 256a 769275i bk8: 256a 769271i bk9: 256a 769413i bk10: 256a 769386i bk11: 256a 769430i bk12: 256a 769380i bk13: 256a 769350i bk14: 256a 769415i bk15: 256a 769334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053240
Bank_Level_Parallism_Col = 1.050535
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043689 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4762 
Wasted_Row = 1483 
Idle = 747364 

BW Util Bottlenecks: 
RCDc_limit = 1820 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3013 
rwq = 0 
CCDLc_limit_alone = 3013 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765753 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0250184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765745 n_act=84 n_pre=68 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50975 dram_eff=0.3214
bk0: 256a 768569i bk1: 256a 769393i bk2: 256a 769304i bk3: 256a 769284i bk4: 256a 769170i bk5: 256a 769065i bk6: 256a 769390i bk7: 256a 769396i bk8: 256a 769474i bk9: 256a 769322i bk10: 256a 769384i bk11: 256a 769398i bk12: 256a 769442i bk13: 256a 769493i bk14: 256a 769357i bk15: 256a 769475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979492
Row_Buffer_Locality_read = 0.979492
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050618
Bank_Level_Parallism_Col = 1.046090
Bank_Level_Parallism_Ready = 1.009519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038223 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4540 
Wasted_Row = 1510 
Idle = 747559 

BW Util Bottlenecks: 
RCDc_limit = 1832 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2807 
rwq = 0 
CCDLc_limit_alone = 2807 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765745 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 4096 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0230444
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765737 n_act=88 n_pre=72 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50993 dram_eff=0.3213
bk0: 256a 768220i bk1: 256a 769232i bk2: 256a 769303i bk3: 256a 769358i bk4: 256a 769154i bk5: 256a 769220i bk6: 256a 769448i bk7: 256a 769470i bk8: 256a 769440i bk9: 256a 769426i bk10: 256a 769296i bk11: 256a 769406i bk12: 256a 769366i bk13: 256a 769396i bk14: 256a 769339i bk15: 256a 769458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978516
Row_Buffer_Locality_read = 0.978516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049286
Bank_Level_Parallism_Col = 1.046506
Bank_Level_Parallism_Ready = 1.011230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035448 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4649 
Wasted_Row = 1714 
Idle = 747246 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2889 
rwq = 0 
CCDLc_limit_alone = 2889 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765737 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 4096 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.020895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765761 n_act=76 n_pre=60 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=51131 dram_eff=0.3204
bk0: 256a 769431i bk1: 256a 769409i bk2: 256a 769140i bk3: 256a 769189i bk4: 256a 769056i bk5: 256a 769337i bk6: 256a 769339i bk7: 256a 769320i bk8: 256a 769407i bk9: 256a 769359i bk10: 256a 769484i bk11: 256a 769460i bk12: 256a 769353i bk13: 256a 769475i bk14: 256a 769417i bk15: 256a 769435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981445
Row_Buffer_Locality_read = 0.981445
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041102
Bank_Level_Parallism_Col = 1.036676
Bank_Level_Parallism_Ready = 1.005615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034805 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4397 
Wasted_Row = 1302 
Idle = 747910 

BW Util Bottlenecks: 
RCDc_limit = 1651 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2792 
rwq = 0 
CCDLc_limit_alone = 2792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765761 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4096 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0209729
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765743 n_act=85 n_pre=69 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50602 dram_eff=0.3238
bk0: 256a 768398i bk1: 256a 769334i bk2: 256a 769360i bk3: 256a 769269i bk4: 256a 768944i bk5: 256a 769023i bk6: 256a 769292i bk7: 256a 769432i bk8: 256a 769490i bk9: 256a 769332i bk10: 256a 769337i bk11: 256a 769363i bk12: 256a 769346i bk13: 256a 769399i bk14: 256a 769471i bk15: 256a 769407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979248
Row_Buffer_Locality_read = 0.979248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044178
Bank_Level_Parallism_Col = 1.041771
Bank_Level_Parallism_Ready = 1.007322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034897 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4889 
Wasted_Row = 1606 
Idle = 747114 

BW Util Bottlenecks: 
RCDc_limit = 1901 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3058 
rwq = 0 
CCDLc_limit_alone = 3058 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765743 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 4096 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0241522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765757 n_act=78 n_pre=62 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=51654 dram_eff=0.3172
bk0: 256a 769337i bk1: 256a 769296i bk2: 256a 769312i bk3: 256a 769293i bk4: 256a 769078i bk5: 256a 769269i bk6: 256a 769479i bk7: 256a 769322i bk8: 256a 769421i bk9: 256a 769377i bk10: 256a 769323i bk11: 256a 769420i bk12: 256a 769454i bk13: 256a 769383i bk14: 256a 769466i bk15: 256a 769491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980957
Row_Buffer_Locality_read = 0.980957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034359
Bank_Level_Parallism_Col = 1.030628
Bank_Level_Parallism_Ready = 1.007080
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027025 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4385 
Wasted_Row = 1385 
Idle = 747839 

BW Util Bottlenecks: 
RCDc_limit = 1760 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2671 
rwq = 0 
CCDLc_limit_alone = 2671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765757 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4096 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0193365
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765753 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=51752 dram_eff=0.3166
bk0: 256a 769329i bk1: 256a 769280i bk2: 256a 769280i bk3: 256a 769255i bk4: 256a 768942i bk5: 256a 769255i bk6: 256a 769379i bk7: 256a 769442i bk8: 256a 769368i bk9: 256a 769458i bk10: 256a 769448i bk11: 256a 769380i bk12: 256a 769402i bk13: 256a 769484i bk14: 256a 769469i bk15: 256a 769373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041044
Bank_Level_Parallism_Col = 1.036232
Bank_Level_Parallism_Ready = 1.011230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025166 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4406 
Wasted_Row = 1478 
Idle = 747725 

BW Util Bottlenecks: 
RCDc_limit = 1802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2677 
rwq = 0 
CCDLc_limit_alone = 2677 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765753 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0163443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765737 n_act=88 n_pre=72 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=51316 dram_eff=0.3193
bk0: 256a 768251i bk1: 256a 769359i bk2: 256a 769349i bk3: 256a 769272i bk4: 256a 769106i bk5: 256a 769137i bk6: 256a 769379i bk7: 256a 769334i bk8: 256a 769323i bk9: 256a 769399i bk10: 256a 769286i bk11: 256a 769504i bk12: 256a 769383i bk13: 256a 769406i bk14: 256a 769444i bk15: 256a 769468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978516
Row_Buffer_Locality_read = 0.978516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061296
Bank_Level_Parallism_Col = 1.052463
Bank_Level_Parallism_Ready = 1.012442
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045035 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4640 
Wasted_Row = 1607 
Idle = 747362 

BW Util Bottlenecks: 
RCDc_limit = 1870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2880 
rwq = 0 
CCDLc_limit_alone = 2880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765737 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 4096 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0236457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765753 n_act=80 n_pre=64 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50901 dram_eff=0.3219
bk0: 256a 769112i bk1: 256a 769211i bk2: 256a 769309i bk3: 256a 769331i bk4: 256a 768952i bk5: 256a 769291i bk6: 256a 769318i bk7: 256a 769334i bk8: 256a 769424i bk9: 256a 769414i bk10: 256a 769328i bk11: 256a 769407i bk12: 256a 769352i bk13: 256a 769551i bk14: 256a 769431i bk15: 256a 769476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980469
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050462
Bank_Level_Parallism_Col = 1.047392
Bank_Level_Parallism_Ready = 1.008053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044082 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4414 
Wasted_Row = 1425 
Idle = 747770 

BW Util Bottlenecks: 
RCDc_limit = 1774 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2693 
rwq = 0 
CCDLc_limit_alone = 2693 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765753 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 4096 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209872
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765741 n_act=86 n_pre=70 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50913 dram_eff=0.3218
bk0: 256a 768443i bk1: 256a 769330i bk2: 256a 769335i bk3: 256a 769336i bk4: 256a 769131i bk5: 256a 769156i bk6: 256a 769371i bk7: 256a 769447i bk8: 256a 769336i bk9: 256a 769336i bk10: 256a 769375i bk11: 256a 769411i bk12: 256a 769466i bk13: 256a 769331i bk14: 256a 769427i bk15: 256a 769363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979004
Row_Buffer_Locality_read = 0.979004
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036766
Bank_Level_Parallism_Col = 1.028563
Bank_Level_Parallism_Ready = 1.005859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027181 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4861 
Wasted_Row = 1532 
Idle = 747216 

BW Util Bottlenecks: 
RCDc_limit = 1908 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3037 
rwq = 0 
CCDLc_limit_alone = 3037 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765741 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 4096 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0242015
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765751 n_act=82 n_pre=66 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=49775 dram_eff=0.3292
bk0: 256a 768771i bk1: 256a 769234i bk2: 256a 769394i bk3: 256a 769200i bk4: 256a 769157i bk5: 256a 769095i bk6: 256a 769322i bk7: 256a 769377i bk8: 256a 769400i bk9: 256a 769348i bk10: 256a 769379i bk11: 256a 769317i bk12: 256a 769454i bk13: 256a 769429i bk14: 256a 769445i bk15: 256a 769404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979980
Row_Buffer_Locality_read = 0.979980
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045555
Bank_Level_Parallism_Col = 1.041970
Bank_Level_Parallism_Ready = 1.008299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037091 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4704 
Wasted_Row = 1450 
Idle = 747455 

BW Util Bottlenecks: 
RCDc_limit = 1789 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2983 
rwq = 0 
CCDLc_limit_alone = 2983 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765751 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 66 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 4096 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005509 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000471 
queue_avg = 0.021539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0215392
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=49985 dram_eff=0.3278
bk0: 256a 769206i bk1: 256a 769212i bk2: 256a 769217i bk3: 256a 769329i bk4: 256a 769215i bk5: 256a 769238i bk6: 256a 769336i bk7: 256a 769224i bk8: 256a 769315i bk9: 256a 769388i bk10: 256a 769495i bk11: 256a 769395i bk12: 256a 769419i bk13: 256a 769485i bk14: 256a 769441i bk15: 256a 769422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056111
Bank_Level_Parallism_Col = 1.049507
Bank_Level_Parallism_Ready = 1.011716
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040119 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4318 
Wasted_Row = 1209 
Idle = 748082 

BW Util Bottlenecks: 
RCDc_limit = 1614 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2809 
rwq = 0 
CCDLc_limit_alone = 2809 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0206677
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765743 n_act=85 n_pre=69 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=50530 dram_eff=0.3242
bk0: 256a 768674i bk1: 256a 769464i bk2: 256a 769308i bk3: 256a 769331i bk4: 256a 769106i bk5: 256a 768971i bk6: 256a 769358i bk7: 256a 769361i bk8: 256a 769424i bk9: 256a 769292i bk10: 256a 769455i bk11: 256a 769356i bk12: 256a 769448i bk13: 256a 769391i bk14: 256a 769393i bk15: 256a 769475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979248
Row_Buffer_Locality_read = 0.979248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053948
Bank_Level_Parallism_Col = 1.049790
Bank_Level_Parallism_Ready = 1.012692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044803 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4632 
Wasted_Row = 1509 
Idle = 747468 

BW Util Bottlenecks: 
RCDc_limit = 1916 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2778 
rwq = 0 
CCDLc_limit_alone = 2778 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765743 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 4096 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0206067
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=769993 n_nop=765767 n_act=73 n_pre=57 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02128
n_activity=49740 dram_eff=0.3294
bk0: 256a 769301i bk1: 256a 769175i bk2: 256a 769162i bk3: 256a 769197i bk4: 256a 769310i bk5: 256a 769303i bk6: 256a 769383i bk7: 256a 769412i bk8: 256a 769398i bk9: 256a 769340i bk10: 256a 769422i bk11: 256a 769425i bk12: 256a 769438i bk13: 256a 769489i bk14: 256a 769372i bk15: 256a 769392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982178
Row_Buffer_Locality_read = 0.982178
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046888
Bank_Level_Parallism_Col = 1.041965
Bank_Level_Parallism_Ready = 1.011230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031897 

BW Util details:
bwutil = 0.021278 
total_CMD = 769993 
util_bw = 16384 
Wasted_Col = 4328 
Wasted_Row = 1207 
Idle = 748074 

BW Util Bottlenecks: 
RCDc_limit = 1570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2839 
rwq = 0 
CCDLc_limit_alone = 2839 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 769993 
n_nop = 765767 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 4096 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.005320 
Either_Row_CoL_Bus_Util = 0.005488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0201002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4173, Reservation_fails = 36595
L2_cache_bank[1]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4166, Reservation_fails = 33500
L2_cache_bank[2]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3984, Reservation_fails = 37092
L2_cache_bank[3]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4038, Reservation_fails = 39863
L2_cache_bank[4]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4107, Reservation_fails = 32720
L2_cache_bank[5]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4062, Reservation_fails = 33165
L2_cache_bank[6]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3963, Reservation_fails = 36383
L2_cache_bank[7]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3919, Reservation_fails = 40000
L2_cache_bank[8]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3959, Reservation_fails = 41349
L2_cache_bank[9]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3932, Reservation_fails = 34945
L2_cache_bank[10]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4130, Reservation_fails = 34699
L2_cache_bank[11]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4073, Reservation_fails = 36476
L2_cache_bank[12]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3949, Reservation_fails = 34907
L2_cache_bank[13]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3896, Reservation_fails = 35539
L2_cache_bank[14]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4163, Reservation_fails = 36880
L2_cache_bank[15]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4105, Reservation_fails = 33453
L2_cache_bank[16]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4107, Reservation_fails = 33157
L2_cache_bank[17]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4105, Reservation_fails = 37119
L2_cache_bank[18]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3988, Reservation_fails = 35789
L2_cache_bank[19]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3997, Reservation_fails = 38525
L2_cache_bank[20]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4203, Reservation_fails = 33771
L2_cache_bank[21]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4148, Reservation_fails = 33852
L2_cache_bank[22]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4035, Reservation_fails = 37048
L2_cache_bank[23]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3952, Reservation_fails = 36019
L2_cache_bank[24]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3984, Reservation_fails = 36596
L2_cache_bank[25]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3971, Reservation_fails = 34132
L2_cache_bank[26]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4180, Reservation_fails = 34001
L2_cache_bank[27]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4168, Reservation_fails = 32921
L2_cache_bank[28]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3963, Reservation_fails = 37102
L2_cache_bank[29]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4042, Reservation_fails = 39337
L2_cache_bank[30]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4137, Reservation_fails = 33888
L2_cache_bank[31]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4062, Reservation_fails = 32373
L2_total_cache_accesses = 1081344
L2_total_cache_misses = 98304
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 129661
L2_total_cache_reservation_fails = 1143196
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 853379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1143196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 129661
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1143196
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1081344
icnt_total_pkts_simt_to_mem=1081344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1081344
Req_Network_cycles = 249003
Req_Network_injected_packets_per_cycle =       4.3427 
Req_Network_conflicts_per_cycle =       1.2372
Req_Network_conflicts_per_cycle_util =       2.1857
Req_Bank_Level_Parallism =       7.6718
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9204
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       6.0027

Reply_Network_injected_packets_num = 1081344
Reply_Network_cycles = 249003
Reply_Network_injected_packets_per_cycle =        4.3427
Reply_Network_conflicts_per_cycle =        4.9312
Reply_Network_conflicts_per_cycle_util =       7.1150
Reply_Bank_Level_Parallism =       6.2658
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.2286
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0944
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 7 sec (547 sec)
gpgpu_simulation_rate = 726527 (inst/sec)
gpgpu_simulation_rate = 455 (cycle/sec)
gpgpu_silicon_slowdown = 2487912x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
