---
title: AI 硬件工程。 从模型到机器。
description: AI 硬件工程。 从模型到机器。
published: true
date: 2026-09-27T09:17:34.000Z
tags: 学习资料
editor: markdown
dateCreated: 2026-09-27T09:17:34.000Z
---

<div class="home-hero">
<div class="home-hero__copy">
<p class="home-hero__eyebrow">AI 硬件工程师路线图</p>
<h1 class="home-hero__title"><span>AI 硬件工程。</span> <span>从模型到机器。</span></h1>
<p class="home-hero__lede">一套动手实践的课程，用于理解、优化并在真实硬件上部署 AI —— GPU kernel、agent runtime、嵌入式系统与 Jetson —— 并通向设计其底层的加速器。从一个能跑通的实验开始；以别人能复现的结果收尾。</p>
</div>
<div class="home-hero__art">
  <img src="/学习资料/AI硬件工程师路线图/Assets/images/physical-ai-chip.png" alt="AI Hardware Engineering — from models to machines" />
</div>
</div>

<div class="home-rail" markdown="1">
<div class="home-rail__row">
  <a class="home-rail__step" href="Phase%201%20-%20Foundational%20Knowledge/Guide.md"><span class="home-rail__n">01</span><span class="home-rail__t">数字基础</span></a>
  <a class="home-rail__step" href="Phase%202%20-%20Embedded%20Systems/Guide.md"><span class="home-rail__n">02</span><span class="home-rail__t">嵌入式系统</span></a>
  <a class="home-rail__step" href="Phase%203%20-%20Artificial%20Intelligence/Guide.md"><span class="home-rail__n">03</span><span class="home-rail__t">人工智能</span></a>
  <a class="home-rail__step" href="Phase%204%20-%20Track%20C%20-%20DL%20Inference%20Optimization/Guide.md"><span class="home-rail__n">04</span><span class="home-rail__t">部署 &amp; 编译</span></a>
  <a class="home-rail__step" href="Phase%205%20-%20Advanced%20Topics%20and%20Specialization/Guide.md"><span class="home-rail__n">05</span><span class="home-rail__t">专精方向</span></a>
  <a class="home-rail__step" href="Phase%206%20-%20Interview%20Preparation/README.md"><span class="home-rail__n">06</span><span class="home-rail__t">面试准备</span></a>
</div>
</div>

---

## 目标

> **精通 AI 推理、AI agent harness（agent 运行时框架）系统与硬件工程 —— 然后设计一颗物理 AI 芯片。**

终点是一颗单 die，运行生产级 AI 工作负载、承载真实的 agent runtime，并通过 Wi-Fi/BLE/Thread 与物理世界通信 —— 一颗 Jetson 级 AI 大脑与一套 ESP32 级无线协议栈融合在同一颗芯片上。设计它需要同时具备三套可用的技能：**推理工程**（Qwen 级 decode（逐 token 生成阶段）、kernel、量化、roofline（性能上界模型）、多 GPU 推理服务）、**agent harness 系统**（会话、工具、多 agent 循环、RAG（检索增强生成）、评测、生产可观测性）与**硬件工程**（RTL、嵌入式 Linux、Jetson、ESP32、RF、ASIC 流程）。本路线图让这三者并排推进 —— 芯片是产物，但三大支柱才是真正的工作。

---

## 适合人群

- **AI/ML 工程师**，希望不再把推理当作黑盒，而是设计运行它的芯片。
- **推理工程师**，希望向上延伸到 agent runtime 协同设计，向下延伸到 kernel + 硅。
- **嵌入式/固件工程师**，希望沿栈向上攀登 —— 从板卡到 runtime 再到芯片架构。
- **硬件/RTL/FPGA 工程师**，在为加速器定规格之前需要工作负载与 runtime 的直觉。
- **计算机专业学生**，希望有一条结构化的路径，终点是「我设计了一颗芯片」，而不是「我读过关于芯片的内容」。

**基线：** 熟悉 Python 或 C++，会基本的 Linux 命令行操作。不要求有硬件背景。

**已经过了基础阶段？** [阶段 1](/学习资料/AI硬件工程师路线图/阶段1-基础知识/Guide) 和 [阶段 2](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/Guide) 的存在是为了补齐特定的空白 —— 数字逻辑、嵌入式 Linux —— 而不是为了设门槛。如果你已经会 CUDA/C++，直接去 [阶段 3](/学习资料/AI硬件工程师路线图/阶段3-人工智能/Guide)，只在后续模块说明需要时才补阶段 1–2 的内容。

如果你只想调用 LLM API，这里不适合你。如果你想设计调用它的硅，继续往下读。

---


<details>
<summary>English original</summary>

<div class="home-hero">
<div class="home-hero__copy">
<p class="home-hero__eyebrow">The AI Hardware Engineer Roadmap</p>
<h1 class="home-hero__title"><span>AI Hardware Engineering.</span> <span>From models to machines.</span></h1>
<p class="home-hero__lede">A hands-on curriculum for understanding, optimizing, and deploying AI on real hardware — GPU kernels, agent runtimes, embedded systems, and Jetson — with a path toward designing the accelerator underneath. Start with one working experiment; finish with results someone else can reproduce.</p>
</div>
<div class="home-hero__art">
  <img src="/学习资料/AI硬件工程师路线图/Assets/images/physical-ai-chip.png" alt="AI Hardware Engineering — from models to machines" />
</div>
</div>

<div class="home-rail" markdown="1">
<div class="home-rail__row">
  <a class="home-rail__step" href="Phase%201%20-%20Foundational%20Knowledge/Guide.md"><span class="home-rail__n">01</span><span class="home-rail__t">Digital Foundations</span></a>
  <a class="home-rail__step" href="Phase%202%20-%20Embedded%20Systems/Guide.md"><span class="home-rail__n">02</span><span class="home-rail__t">Embedded Systems</span></a>
  <a class="home-rail__step" href="Phase%203%20-%20Artificial%20Intelligence/Guide.md"><span class="home-rail__n">03</span><span class="home-rail__t">Artificial Intelligence</span></a>
  <a class="home-rail__step" href="Phase%204%20-%20Track%20C%20-%20DL%20Inference%20Optimization/Guide.md"><span class="home-rail__n">04</span><span class="home-rail__t">Deployment &amp; Compilation</span></a>
  <a class="home-rail__step" href="Phase%205%20-%20Advanced%20Topics%20and%20Specialization/Guide.md"><span class="home-rail__n">05</span><span class="home-rail__t">Specialization</span></a>
  <a class="home-rail__step" href="Phase%206%20-%20Interview%20Preparation/README.md"><span class="home-rail__n">06</span><span class="home-rail__t">Interview Prep</span></a>
</div>
</div>

---

**The Goal**

> **Master AI inference, AI agent harness systems, and hardware engineering — then design a physical AI chip.**

The endpoint is a single die that runs production AI workloads, hosts a real agent runtime, and talks to the physical world over Wi-Fi/BLE/Thread — a Jetson-class AI brain fused with an ESP32-class wireless stack on one chip. Designing it takes three working skill sets at once: **inference engineering** (Qwen-class decode, kernels, quantization, rooflines, multi-GPU serving), **agent harness systems** (sessions, tools, multi-agent loops, RAG, evals, production observability), and **hardware engineering** (RTL, embedded Linux, Jetson, ESP32, RF, ASIC flow). This roadmap teaches all three side by side — the chip is the artifact, but the three pillars are the actual work.

---

**Who This Is For**

- **AI/ML engineers** who want to stop treating inference as a black box and design the chip that runs it.
- **Inference engineers** who want to extend up into agent-runtime co-design and down into kernel + silicon.
- **Embedded/firmware engineers** who want to climb the stack — from boards to runtimes to chip architecture.
- **Hardware/RTL/FPGA engineers** who need workload and runtime intuition before specing accelerators.
- **CS students** who want a structured path that ends at "I designed a chip" rather than "I read about chips."

**Baseline:** comfortable with Python or C++, and basic Linux command-line use. No prior hardware background required.

**Already past the basics?** [Phase 1](/学习资料/AI硬件工程师路线图/阶段1-基础知识/Guide) and [Phase 2](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/Guide) exist to fill specific gaps — digital logic, embedded Linux — not to gate you. If you already know CUDA/C++, go straight to [Phase 3](/学习资料/AI硬件工程师路线图/阶段3-人工智能/Guide) and pick up Phase 1–2 material only where a later module says you need it.

If you only want to call an LLM API, this isn't for you. If you want to design the silicon that calls it, keep reading.

---

</details>

## 三条入门路径

选择与你想要具备的能力相匹配的那条终点线，而不是赛道编号。

| 路径 | 你将构建 | 终点产物 | 从这里开始 |
|---|---|---|---|
| **AI 推理工程** | Transformer 执行、GEMV（矩阵-向量乘）/GEMM（矩阵-矩阵乘）kernel、量化、推理服务 | 一份 benchmark 报告：在真实模型上预测与实测的 tok/s，并解释其差距 | [阶段 3 — AI 工作负载](/学习资料/AI硬件工程师路线图/阶段3-人工智能/Guide) |
| **AI Agent Harness 系统**（agent 运行时框架） | 会话、工具调用、多 agent 循环、评测、可观测性 | 可端到端运行的生产形态 agent harness | [智能体化 AI 与 GenAI — 42 讲](/学习资料/AI硬件工程师路线图/阶段3-人工智能/04-智能体AI与ML工程/01-智能体AI与生成式AI/01-讲座/README) |
| **物理硬件工程** | 板卡、嵌入式 Linux、RTL、FPGA、ASIC 流程 | 一块你自己 bring up 起来的板卡，或一份带真实数字的加速器规格说明 | [阶段 1 — 数字基础](/学习资料/AI硬件工程师路线图/阶段1-基础知识/Guide) |

每条路径都自成一体 —— 不需要另外两条，你也能从中得到实实在在的东西。[路径](#the-path) 就是三者汇聚成物理 AI 芯片终点的所在。

---

## 三大支柱

*(已经在上文选好路径了？本节深入探讨三者为何彼此相连 —— 如果只想看逐阶段的拆解，可直接跳到[路径](#the-path)。)*

这份路线图不是三条互不相关的学习轨道。它是一个协同设计闭环。
推理工作负载告诉你硅片必须加速什么，agent
harness 告诉你 runtime 必须支持怎样的产品行为，硬件平台则
告诉你功耗、内存、I/O、安全和制造方面的约束中哪些
是真实存在的。

```
                               TARGET ARTIFACT
┌────────────────────────────────────────────────────────────────────────────┐
│                         Physical AI Agent Chip                             │
│ Linux-capable CPU + NPU/GPU/DLA + SRAM/DRAM fabric + ISP/audio/sensors     │
│ + Wi-Fi/BLE/Thread/Zigbee + secure boot/OTA + local agent runtime support  │
└────────────────────────────────────┬───────────────────────────────────────┘
                                     │
        ┌────────────────────────────┼────────────────────────────┐
        ▼                            ▼                            ▼
┌───────────────────────┐  ┌───────────────────────┐  ┌───────────────────────┐
│  AI Inference Systems │  │ Agent Harness Systems │  │ Physical HW Platform  │
├───────────────────────┤  ├───────────────────────┤  ├───────────────────────┤
│ Transformer execution │  │ Sessions and memory   │  │ Digital logic + RTL   │
│ GEMV/GEMM kernels     │  │ Tool/skill execution  │  │ CPU/NPU/GPU/DLA arch  │
│ Attention + KV cache  │  │ Gateway/RPC protocols │  │ SRAM/DRAM/DMA fabric  │
│ Quantization formats  │  │ Planner/executor loop │  │ MIPI CSI-2 + ISP      │
│ Tensor/pipeline para. │  │ Multi-agent control   │  │ Audio/GPIO/CAN/I2C    │
│ Serving schedulers    │  │ Evals and guardrails  │  │ Embedded Linux/L4T    │
│ CUDA/Triton kernels   │  │ Telemetry and tracing │  │ ESP32-class wireless  │
│ Roofline profiling    │  │ Product update path   │  │ FPGA -> ASIC flow     │
│ Real models: Qwen etc │  │ OpenClaw/SDKs/APIs    │  │ Board -> SoC thinking │
└───────────┬───────────┘  └───────────┬───────────┘  └───────────┬───────────┘
            │                          │                          │
            └──────────────┬───────────┴───────────┬──────────────┘
                           ▼                       ▼
        ┌────────────────────────────────────────────────────────────────┐
        │ Cross-layer contracts you learn to write                       │
        ├────────────────────────────────────────────────────────────────┤
        │ Workload contract: tokens/s, TTFT, context length, KV memory,  │
        │ batch shape, precision, latency tail, power budget.            │
        │ Runtime contract: APIs, cancellation, scheduling, security,    │
        │ observability, OTA, failure recovery, agent state persistence. │
        │ Hardware contract: MAC array, SRAM size, DMA plan, interconnect│
        │ bandwidth, radio wake events, camera/audio I/O, boot chain.    │
        └────────────────────────────────────────────────────────────────┘

                              CONVERGENCE PATH
┌────────────────────────────────────────────────────────────────────────────┐
│ Jetson-class AI subsystem        -> NPU/GPU/DLA/CPU compute tile           │
│ ESP32-class connectivity         -> Wi-Fi/BLE/Thread/Zigbee radio block    │
│ Camera, audio, and sensors       -> MIPI CSI-2, ISP, codecs, low-power I/O │
│ Agent runtime and serving stack  -> scheduler, memory manager, telemetry   │
│ FPGA/RTL/HLS/MLIR experiments    -> accelerator spec and tape-out target   │
└────────────────────────────────────────────────────────────────────────────┘
```


<details>
<summary>English original</summary>

**Three Ways In**

Pick the finish line that matches what you want to be able to do, not a track number.

| Path | You'll build | Finish-line artifact | Start here |
|---|---|---|---|
| **AI Inference Engineering** | Transformer execution, GEMV/GEMM kernels, quantization, serving | A benchmark report: predicted vs. measured tok/s on a real model, with the gap explained | [Phase 3 — AI Workloads](/学习资料/AI硬件工程师路线图/阶段3-人工智能/Guide) |
| **AI Agent Harness Systems** | Sessions, tool calling, multi-agent loops, evals, observability | A production-shaped agent harness running end to end | [Agentic AI & GenAI — 42 lectures](/学习资料/AI硬件工程师路线图/阶段3-人工智能/04-智能体AI与ML工程/01-智能体AI与生成式AI/01-讲座/README) |
| **Physical Hardware Engineering** | Boards, embedded Linux, RTL, FPGA, ASIC flow | A board you brought up yourself, or an accelerator spec with real numbers | [Phase 1 — Digital Foundations](/学习资料/AI硬件工程师路线图/阶段1-基础知识/Guide) |

Each path stands on its own — you don't need the other two to get something real out of it. [The Path](#the-path) below is where all three converge into the physical-AI-chip endpoint.

---

**The Three Pillars**

*(Already picked a path above? This section is the deep-dive on why the three connect — skip to [The Path](#the-path) if you just want the phase-by-phase breakdown.)*

This roadmap is not three unrelated study tracks. It is a co-design loop. The
inference workload tells you what the silicon must accelerate, the agent
harness tells you what product behavior the runtime must support, and the
hardware platform tells you what power, memory, I/O, security, and manufacturing
constraints are real.

```
                               TARGET ARTIFACT
┌────────────────────────────────────────────────────────────────────────────┐
│                         Physical AI Agent Chip                             │
│ Linux-capable CPU + NPU/GPU/DLA + SRAM/DRAM fabric + ISP/audio/sensors     │
│ + Wi-Fi/BLE/Thread/Zigbee + secure boot/OTA + local agent runtime support  │
└────────────────────────────────────┬───────────────────────────────────────┘
                                     │
        ┌────────────────────────────┼────────────────────────────┐
        ▼                            ▼                            ▼
┌───────────────────────┐  ┌───────────────────────┐  ┌───────────────────────┐
│  AI Inference Systems │  │ Agent Harness Systems │  │ Physical HW Platform  │
├───────────────────────┤  ├───────────────────────┤  ├───────────────────────┤
│ Transformer execution │  │ Sessions and memory   │  │ Digital logic + RTL   │
│ GEMV/GEMM kernels     │  │ Tool/skill execution  │  │ CPU/NPU/GPU/DLA arch  │
│ Attention + KV cache  │  │ Gateway/RPC protocols │  │ SRAM/DRAM/DMA fabric  │
│ Quantization formats  │  │ Planner/executor loop │  │ MIPI CSI-2 + ISP      │
│ Tensor/pipeline para. │  │ Multi-agent control   │  │ Audio/GPIO/CAN/I2C    │
│ Serving schedulers    │  │ Evals and guardrails  │  │ Embedded Linux/L4T    │
│ CUDA/Triton kernels   │  │ Telemetry and tracing │  │ ESP32-class wireless  │
│ Roofline profiling    │  │ Product update path   │  │ FPGA -> ASIC flow     │
│ Real models: Qwen etc │  │ OpenClaw/SDKs/APIs    │  │ Board -> SoC thinking │
└───────────┬───────────┘  └───────────┬───────────┘  └───────────┬───────────┘
            │                          │                          │
            └──────────────┬───────────┴───────────┬──────────────┘
                           ▼                       ▼
        ┌────────────────────────────────────────────────────────────────┐
        │ Cross-layer contracts you learn to write                       │
        ├────────────────────────────────────────────────────────────────┤
        │ Workload contract: tokens/s, TTFT, context length, KV memory,  │
        │ batch shape, precision, latency tail, power budget.            │
        │ Runtime contract: APIs, cancellation, scheduling, security,    │
        │ observability, OTA, failure recovery, agent state persistence. │
        │ Hardware contract: MAC array, SRAM size, DMA plan, interconnect│
        │ bandwidth, radio wake events, camera/audio I/O, boot chain.    │
        └────────────────────────────────────────────────────────────────┘

                              CONVERGENCE PATH
┌────────────────────────────────────────────────────────────────────────────┐
│ Jetson-class AI subsystem        -> NPU/GPU/DLA/CPU compute tile           │
│ ESP32-class connectivity         -> Wi-Fi/BLE/Thread/Zigbee radio block    │
│ Camera, audio, and sensors       -> MIPI CSI-2, ISP, codecs, low-power I/O │
│ Agent runtime and serving stack  -> scheduler, memory manager, telemetry   │
│ FPGA/RTL/HLS/MLIR experiments    -> accelerator spec and tape-out target   │
└────────────────────────────────────────────────────────────────────────────┘
```

</details>

### 1. AI 推理工程
你的芯片将运行的工作负载。这一支柱自底向上讲授 Transformer 执行：tokenization、embedding、QKV 投影、RoPE、attention、MLP、采样、KV cache 增长、量化、批处理与 serving。你会理解为什么 decode（逐 token 生成阶段）常常受内存带宽限制，为什么 prefill（首字前的整段计算）与 decode 行为不同，以及 GEMV/GEMM kernel、CUDA Graphs、FlashAttention、paged attention、张量并行与 roofline（性能上界模型）分析如何改变系统。

**本支柱输出：** benchmark 报告、kernel 实验、模型内存预算、量化选择，以及精确到足以驱动加速器架构的工作负载契约。

### 2. AI Agent Harness 系统（agent 运行时框架）
位于你的芯片*之上*的软件栈。这一支柱涵盖 agentic runtime、会话模型、gateway RPC、工具调用、技能、多 agent 循环、RAG（检索增强生成）、评测、可观测性、策略控制与产品更新流。物理 AI 芯片不只运行 matmul。它还运行面向用户的循环，其中包含状态、超时、取消、工具失败、网络事件、传感器中断与安全约束。

**本支柱输出：** 一个生产级 agent harness，具有清晰的 runtime 接口、遥测、评测、工具边界、调度需求，以及你的芯片必须支持的运行行为。

### 3. 物理硬件工程
基础底座本身。这一支柱从数字设计、计算机体系结构、C/C++ 系统工作、嵌入式 Linux、Jetson Orin、定制载板、L4T、TensorRT/DLA（深度学习加速器）、ESP32、OpenThread、Zigbee、ESP-Hosted、传感器、摄像头 bring-up（上电点亮/调通）、音频、电源、散热、合规与制造开始。然后转向 FPGA、HLS、MLIR/编译器工作、RTL、SoC 架构与 AI 芯片设计。

**本支柱输出：** 可工作的板卡、bring-up 日志、Linux 镜像、无线集成、传感器流水线、FPGA/RTL 原型，以及一份可信的芯片规格，涵盖计算、内存、I/O、安全与制造约束。

| 设计问题 | 推理支柱答案 | Agent 支柱答案 | 硬件支柱答案 |
|---|---|---|---|
| 芯片必须有多快？ | TTFT、tok/s、批形状、上下文长度 | 用户可见延迟、工具循环时序 | MACs、SRAM、DRAM 带宽、时钟 |
| 内存多少才够？ | 权重、KV cache、激活、量化 | 会话状态、工具缓冲区、日志 | SRAM、LPDDR、DMA、缓存层级 |
| 它如何与世界通信？ | 流式推理、多模态输入 | 事件、RPC、工具、按需唤醒 | Wi-Fi/低功耗蓝牙（BLE）/Thread/Zigbee、MIPI、音频 |
| 它如何安全地出货？ | 可复现 benchmark、模型更新 | 评测、策略、可观测性、回滚 | 安全启动、OTA、合规、测试 |

**为什么要组合？** 没有 runtime 的芯片是砖头。没有 agent 栈的 runtime 是 benchmark。没有推理成本纪律的 agent 栈是 demo。无法通过无线、摄像头、音频与传感器接口与物理世界通信的推理加速器，是别人必须集成的协处理器。三大支柱就是你构建一款**出货到真实物理产品**的芯片的方式：工作负载、runtime、射频、传感器、板卡、编译器与硅片从一开始就对齐。

---

## 最后你会得到什么

这份路线图的目的，写成检查清单：

- [ ] 你能拿一个 Transformer 模型，从第一性原理预测它在给定芯片上的 decode tok/s，并解释它在哪些地方达不到 roofline。
- [ ] 你能为 Qwen 级模型手工调优 CUDA/kernel 路径——fused QKV、fused gate+up、CUDA Graphs、INT8 KV、投机解码——并给出前后对比 benchmark。
- [ ] 你能端到端运行生产级 agent harness：gateway、会话、技能、工具调用、多 agent 监督、可观测性仪表盘，全套。
- [ ] 你能拿一个 Jetson 模块，为它设计载板，bring up 定制 L4T，批量烧录，并让产品通过 FCC/CE 出货。
- [ ] 你能通过 SPI bring up 一个 ESP32 无线协处理器，把它作为 Wi-Fi/BLE/Thread/Zigbee 射频暴露给 Linux 主机，并集成到同一产品中。
- [ ] 你能编写 RTL，在真实 FPGA 上驱动时序收敛，并通过 HLS 或自定义 MLIR dialect 下沉一个小型 Transformer 块。
- [ ] 你能为**物理 AI agent 芯片**编写架构规格——单 die 包含一个 NPU 分块（在边缘功耗下进行 Qwen 级 decode）、一个无线子系统（Wi-Fi 6/BLE 5/Thread/Zigbee）、MIPI CSI-2 摄像头输入、ISP（图像信号处理器）、音频 I/O，以及一个能跑 Linux 的 CPU——并为分块尺寸、SRAM 预算、MAC 阵列、DMA、RF 集成与编译器/runtime 接口给出可信数字。

最后这条是目标。前六条的存在是为了让它成真。

---


<details>
<summary>English original</summary>

**1. AI Inference Engineering**
The workload your chip will run. This pillar teaches transformer execution from
the bottom up: tokenization, embeddings, QKV projection, RoPE, attention, MLP,
sampling, KV cache growth, quantization, batching, and serving. You learn why
decode is often memory-bandwidth bound, why prefill and decode behave
differently, and how GEMV/GEMM kernels, CUDA Graphs, FlashAttention, paged
attention, tensor parallelism, and roofline analysis change the system.

**Output of this pillar:** benchmark reports, kernel experiments, model-memory
budgets, quantization choices, and workload contracts precise enough to drive an
accelerator architecture.

**2. AI Agent Harness Systems**
The software stack that lives *above* your chip. This pillar covers agentic
runtimes, session models, gateway RPCs, tool calling, skills, multi-agent loops,
RAG, evals, observability, policy controls, and product update flows. A physical
AI chip does not just run matmuls. It runs user-facing loops with state,
timeouts, cancellations, tool failures, network events, sensor interrupts, and
safety constraints.

**Output of this pillar:** a production-style agent harness with clear runtime
interfaces, telemetry, evals, tool boundaries, scheduling requirements, and the
operational behavior your chip must support.

**3. Physical Hardware Engineering**
The substrate itself. This pillar starts with digital design, computer
architecture, C/C++ systems work, embedded Linux, Jetson Orin, custom carrier
boards, L4T, TensorRT/DLA, ESP32, OpenThread, Zigbee, ESP-Hosted, sensors,
camera bring-up, audio, power, thermal, compliance, and manufacturing. Then it
moves toward FPGA, HLS, MLIR/compiler work, RTL, SoC architecture, and AI chip
design.

**Output of this pillar:** working boards, bring-up logs, Linux images, wireless
integration, sensor pipelines, FPGA/RTL prototypes, and a credible chip spec
with compute, memory, I/O, security, and manufacturing constraints.

| Design question | Inference pillar answers | Agent pillar answers | Hardware pillar answers |
|---|---|---|---|
| How fast must the chip be? | TTFT, tok/s, batch shape, context length | User-visible latency, tool-loop timing | MACs, SRAM, DRAM bandwidth, clocks |
| How much memory is enough? | Weights, KV cache, activations, quantization | Session state, tool buffers, logs | SRAM, LPDDR, DMA, cache hierarchy |
| How does it talk to the world? | Streaming inference, multimodal inputs | Events, RPC, tools, wake-on-demand | Wi-Fi/BLE/Thread/Zigbee, MIPI, audio |
| How does it ship safely? | Reproducible benchmarks, model updates | Evals, policy, observability, rollback | Secure boot, OTA, compliance, test |

**Why the combination?** A chip without a runtime is a brick. A runtime without
an agent stack is a benchmark. An agent stack without inference cost discipline
is a demo. An inference accelerator that cannot talk to the physical world over
wireless, camera, audio, and sensor interfaces is a coprocessor someone else has
to integrate. The three pillars are how you build a chip that **ships in a real
physical product**: workload, runtime, radio, sensors, board, compiler, and
silicon aligned from the start.

---

**What You'll Have at the End**

The reason for this roadmap, written as a checklist:

- [ ] You can take a transformer model, predict its decode tok/s on a given chip from first principles, and explain where it falls short of the roofline.
- [ ] You can hand-tune a CUDA/kernel path for a Qwen-class model — fused QKV, fused gate+up, CUDA Graphs, INT8 KV, speculative decoding — and quote a before/after benchmark.
- [ ] You can run a production agent harness end-to-end: gateway, sessions, skills, tool calls, multi-agent supervision, observability dashboards, the lot.
- [ ] You can take a Jetson module, design a carrier board for it, bring up custom L4T, flash it in volume, and ship a product against FCC/CE.
- [ ] You can bring up an ESP32 wireless coprocessor over SPI, expose it to a Linux host as a Wi-Fi/BLE/Thread/Zigbee radio, and integrate it into the same product.
- [ ] You can write RTL, drive timing closure on a real FPGA, and lower a small transformer block through HLS or a custom MLIR dialect.
- [ ] You can write the architecture spec for a **physical AI agent chip** — one die containing an NPU tile (Qwen-class decode at edge power), a wireless subsystem (Wi-Fi 6/BLE 5/Thread/Zigbee), MIPI CSI-2 camera input, ISP, audio I/O, and a Linux-capable CPU — with realistic numbers for tile size, SRAM budget, MAC array, DMA, RF integration, and compiler/runtime interface.

That last bullet is the goal. The first six exist to make it real.

---

</details>

## AI 芯片栈

本路线图中的所有内容都映射到一个 8 层栈上。重点不是记住各层——而是理解某一层中的决策如何波及到其他层。

![AI 芯片栈示意图](/学习资料/AI硬件工程师路线图/Assets/images/ai-chip-stack.png)

设计芯片时，**每个**层都既是一种约束，也是一个自由度。本路线图教你读懂整列。

---

## 路径

五个阶段。前四个是基础；第五个是三个支柱汇合之处。

### [阶段 1 — 数字基础](/学习资料/AI硬件工程师路线图/阶段1-基础知识/Guide) *（硬件支柱）*
*硬件的语言。逻辑门 → GPU 代码。*

| 模块 | 你将学到什么 |
|--------|------------------|
| [数字设计与 HDL](/学习资料/AI硬件工程师路线图/阶段1-基础知识/01-数字设计与HDL/Guide) | Verilog/SystemVerilog、仿真，以及你之后用来编写加速器的语言 |
| [计算机体系结构](/学习资料/AI硬件工程师路线图/阶段1-基础知识/02-计算机体系结构与硬件/Guide) | CPU、GPU、缓存、内存层次结构——你的芯片背后的心智模型 |
| [操作系统](/学习资料/AI硬件工程师路线图/阶段1-基础知识/03-操作系统/Guide) | 进程、驱动、调度——你芯片的主机实际在做什么 |
| [C++ 与并行计算](/学习资料/AI硬件工程师路线图/阶段1-基础知识/04-C++与并行计算/Guide) | SIMD、OpenMP、**CUDA**、ROCm、OpenCL/SYCL |

### [阶段 2 — 嵌入式系统](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/Guide) *（硬件支柱）*
*动手接触真实硬件。MCU、传感器、嵌入式 Linux。*

| 模块 | 你将学到什么 |
|--------|------------------|
| [原理图与 PCB 设计](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/01-原理图与PCB设计/Guide) | 阅读原理图，设计载板 |
| [嵌入式软件](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/02-嵌入式软件/Guide) | Cortex-M、FreeRTOS、SPI/I²C/CAN、IoT（OpenThread、Zigbee） |
| [嵌入式 Linux](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/03-嵌入式Linux/Guide) | Yocto、PetaLinux、驱动 bring-up（上电点亮/调通） |
| [产品设计](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/04-产品设计/Guide) | 从原型走到可出货产品 |

### [阶段 3 — AI 工作负载](/学习资料/AI硬件工程师路线图/阶段3-人工智能/Guide) *（推理与 Agent 支柱从这里开始）*
*理解你的芯片必须服务的工作负载。核心 + 两条方向。*

**核心（所有人）：**
- [神经网络](/学习资料/AI硬件工程师路线图/阶段3-人工智能/01-神经网络/Guide)——反向传播、CNN、从第一性原理出发的 Transformer
- [**Transformer 基础**](/学习资料/AI硬件工程师路线图/阶段3-人工智能/01-神经网络/01-Transformer基础/Lecture-01)——下游每一节推理课程的前置要求
- [深度学习框架](/学习资料/AI硬件工程师路线图/阶段3-人工智能/02-深度学习框架/Guide)——micrograd → PyTorch → tinygrad

**方向 A — 硬件与边缘 AI：** 计算机视觉、传感器融合、语音 AI、边缘 AI 与优化。为阶段 4B 和阶段 5C 提供输入。

**方向 B — Agentic AI 与 ML 工程：** [42 讲](/学习资料/AI硬件工程师路线图/阶段3-人工智能/04-智能体AI与ML工程/01-智能体AI与生成式AI/01-讲座/README)，内容涵盖 agent harness（agent 运行时框架）、LangGraph、多 agent 系统、RAG（检索增强生成）、评估、生产 runtime 规范、OpenClaw、OpenAI Agents SDK、安全，外加一门 [Qwen3.5-4B-Base Unsloth 微调课程](/学习资料/AI硬件工程师路线图/阶段3-人工智能/04-智能体AI与ML工程/03-LLM应用开发/01-Qwen3-5-4B-Unsloth微调/Guide)。这就是 **agent harness 支柱的主要形态**——如果你的目的地是芯片 + runtime + harness 这条线，就按顺序阅读。

### 阶段 4 — 部署与编译 *（三个支柱在此共存）*
*把 AI 落到真实硅片。三条专门方向。*

| 方向 | 重点 | 支柱 |
|-------|-------|--------|
| [**A — Xilinx FPGA**](/学习资料/AI硬件工程师路线图/阶段4-Xilinx-FPGA/01-Xilinx-FPGA开发/Guide) | Vivado、Zynq MPSoC、HLS、驱动开发、视频流水线 | 硬件 |
| [**B — NVIDIA Jetson**](/学习资料/AI硬件工程师路线图/阶段4-路线B-Nvidia-Jetson/01-Nvidia-Jetson平台/Guide) | Orin 平台、定制载板、L4T、OTA、TensorRT/DLA（深度学习加速器） | 硬件 + 推理 |
| [**C — DL 推理优化**](/学习资料/AI硬件工程师路线图/阶段4-路线C-深度学习推理优化/Guide) | MLIR、TVM、Triton、kernel 工程、量化、runtime | 推理 |

你不必三条都做。但要落脚到芯片设计，你需要足够的 **A** 来写 RTL，足够的 **B** 来了解推理平台长什么样，足够的 **C** 来了解编译器将如何面向你的芯片。


<details>
<summary>English original</summary>

**The AI Chip Stack**

Everything in this roadmap maps onto an 8-layer stack. The point isn't to memorize layers — it's to understand how decisions in one layer ripple through the others.

![AI Chip Stack Diagram](/学习资料/AI硬件工程师路线图/Assets/images/ai-chip-stack.png)

When you're designing a chip, **every** layer is a constraint and a degree of freedom. The roadmap teaches you to read the whole column.

---

**The Path**

Five phases. The first four are foundation; the fifth is where the three pillars converge.

**[Phase 1 — Digital Foundations](/学习资料/AI硬件工程师路线图/阶段1-基础知识/Guide) *(Hardware pillar)***
*The language of hardware. Logic gates → GPU code.*

| Module | What you'll learn |
|--------|------------------|
| [Digital Design & HDL](/学习资料/AI硬件工程师路线图/阶段1-基础知识/01-数字设计与HDL/Guide) | Verilog/SystemVerilog, simulation, the language you'll later write your accelerator in |
| [Computer Architecture](/学习资料/AI硬件工程师路线图/阶段1-基础知识/02-计算机体系结构与硬件/Guide) | CPUs, GPUs, caches, memory hierarchies — the mental model behind your chip |
| [Operating Systems](/学习资料/AI硬件工程师路线图/阶段1-基础知识/03-操作系统/Guide) | Processes, drivers, scheduling — what your chip's host actually does |
| [C++ & Parallel Computing](/学习资料/AI硬件工程师路线图/阶段1-基础知识/04-C++与并行计算/Guide) | SIMD, OpenMP, **CUDA**, ROCm, OpenCL/SYCL |

**[Phase 2 — Embedded Systems](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/Guide) *(Hardware pillar)***
*Get hands-on with real hardware. MCUs, sensors, embedded Linux.*

| Module | What you'll learn |
|--------|------------------|
| [Schematic & PCB Design](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/01-原理图与PCB设计/Guide) | Read schematics, design carrier boards |
| [Embedded Software](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/02-嵌入式软件/Guide) | Cortex-M, FreeRTOS, SPI/I²C/CAN, IoT (OpenThread, Zigbee) |
| [Embedded Linux](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/03-嵌入式Linux/Guide) | Yocto, PetaLinux, driver bring-up |
| [Product Design](/学习资料/AI硬件工程师路线图/阶段2-嵌入式系统/04-产品设计/Guide) | Going from prototype to shippable product |

**[Phase 3 — AI Workloads](/学习资料/AI硬件工程师路线图/阶段3-人工智能/Guide) *(Inference & Agent pillars start here)***
*Understand the workloads your chip must serve. Core + two tracks.*

**Core (everyone):**
- [Neural Networks](/学习资料/AI硬件工程师路线图/阶段3-人工智能/01-神经网络/Guide) — backprop, CNNs, transformers from first principles
- [**Transformer Fundamentals**](/学习资料/AI硬件工程师路线图/阶段3-人工智能/01-神经网络/01-Transformer基础/Lecture-01) — the prerequisite for every inference lecture downstream
- [Deep Learning Frameworks](/学习资料/AI硬件工程师路线图/阶段3-人工智能/02-深度学习框架/Guide) — micrograd → PyTorch → tinygrad

**Track A — Hardware & Edge AI:** Computer vision, sensor fusion, Voice AI, Edge AI & optimization. Feeds Phase 4B and Phase 5C.

**Track B — Agentic AI & ML Engineering:** [42 lectures](/学习资料/AI硬件工程师路线图/阶段3-人工智能/04-智能体AI与ML工程/01-智能体AI与生成式AI/01-讲座/README) on agent harnesses, LangGraph, multi-agent systems, RAG, evaluation, production runtime discipline, OpenClaw, OpenAI Agents SDK, security, plus a [Qwen3.5-4B-Base Unsloth fine-tuning course](/学习资料/AI硬件工程师路线图/阶段3-人工智能/04-智能体AI与ML工程/03-LLM应用开发/01-Qwen3-5-4B-Unsloth微调/Guide). This is the **agent harness pillar in its primary form** — read in order if your destination is the chip + runtime + harness story.

**Phase 4 — Deployment & Compilation *(All three pillars co-exist here)***
*Take AI to real silicon. Three specialized tracks.*

| Track | Focus | Pillar |
|-------|-------|--------|
| [**A — Xilinx FPGA**](/学习资料/AI硬件工程师路线图/阶段4-Xilinx-FPGA/01-Xilinx-FPGA开发/Guide) | Vivado, Zynq MPSoC, HLS, driver dev, video pipeline | Hardware |
| [**B — NVIDIA Jetson**](/学习资料/AI硬件工程师路线图/阶段4-路线B-Nvidia-Jetson/01-Nvidia-Jetson平台/Guide) | Orin platform, custom carrier, L4T, OTA, TensorRT/DLA | Hardware + Inference |
| [**C — DL Inference Optimization**](/学习资料/AI硬件工程师路线图/阶段4-路线C-深度学习推理优化/Guide) | MLIR, TVM, Triton, kernel engineering, quantization, runtimes | Inference |

You don't have to do all three. But to land at chip design, you want enough of **A** to write RTL, enough of **B** to know what an inference platform looks like, and enough of **C** to know how a compiler will target your chip.

</details>

### [阶段 5 — 专业化与收敛](/学习资料/AI硬件工程师路线图/阶段5-高级主题与专项/Guide)
*三大支柱在此汇聚。专业化方向加上芯片设计终点。*

| 方向 | 你将专精的领域 | 支柱 |
|-------|---------------------------|-----------|
| [**A — GPU 基础设施**](/学习资料/AI硬件工程师路线图/阶段5-高级主题与专项/01-路线A-GPU基础设施/Guide) | Multi-GPU、NVLink、NCCL、AMD ROCm/HIP、MI300X | 推理 |
| [**B — 高性能计算（HPC）(CUDA-X)**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/02-方向B-高性能计算/Guide) | cuBLAS、cuDNN、NVSHMEM、40+ 个库 | 推理 |
| [**C — 边缘 AI**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/Guide) | Holoscan、[Edge LLM Inference Internals](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/03-边缘LLM推理内部机制/Lecture-01)、[**Qwen Inference Optimization (6-lecture series)**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/README)、AI 驱动的无线通信 | 推理 |
| [**D — 机器人**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/04-方向D-机器人/Guide) | ROS 2、Nav2、运动规划、群体 | 硬件 + 推理 |
| [**E — 自动驾驶汽车**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/05-方向E-自动驾驶/Guide) | openpilot、BEV（鸟瞰图）感知、ISO 26262、TRACE32 调试 | 硬件 + 推理 |
| [**F — AI 芯片设计**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/06-方向F-AI芯片设计/Guide) | **终点。** 脉动阵列、dataflow 架构、tinygrad↔硬件、RISC-V AI 加速器设计、ASIC 流程 —— 以及那个集成问题：如何把 NPU、ESP32 级别的射频模块、ISP（图像信号处理器）和 Linux CPU 放到同一颗 die 上？ | **三者全部** |
| [**G — ML 系统工程**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/07-方向G-ML系统工程/Guide) | 训练系统、推理 runtime、GPU 调度、分布式推理服务、编译器/runtime 工作、可观测性 | 推理 + 基础设施 |

**标志性路径：** 阶段 1 → 阶段 2 → 阶段 3（Core + 方向 B）→ 阶段 4（选定的）→ 阶段 5C + 阶段 5F。

**MLSys 路径：** 阶段 1 §3/§4 → 阶段 3 Core → 阶段 4B/4C → 阶段 5A/B/C → 阶段 5G。

---


<details>
<summary>English original</summary>

**[Phase 5 — Specialization & Convergence](/学习资料/AI硬件工程师路线图/阶段5-高级主题与专项/Guide)**
*The three pillars converge here. Specialization tracks plus the chip-design endpoint.*

| Track | What you'll specialize in | Pillar(s) |
|-------|---------------------------|-----------|
| [**A — GPU Infrastructure**](/学习资料/AI硬件工程师路线图/阶段5-高级主题与专项/01-路线A-GPU基础设施/Guide) | Multi-GPU, NVLink, NCCL, AMD ROCm/HIP, MI300X | Inference |
| [**B — HPC (CUDA-X)**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/02-方向B-高性能计算/Guide) | cuBLAS, cuDNN, NVSHMEM, 40+ libraries | Inference |
| [**C — Edge AI**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/Guide) | Holoscan, [Edge LLM Inference Internals](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/03-边缘LLM推理内部机制/Lecture-01), [**Qwen Inference Optimization (6-lecture series)**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/README), AI-driven wireless | Inference |
| [**D — Robotics**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/04-方向D-机器人/Guide) | ROS 2, Nav2, motion planning, swarm | Hardware + Inference |
| [**E — Autonomous Vehicles**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/05-方向E-自动驾驶/Guide) | openpilot, BEV perception, ISO 26262, TRACE32 debug | Hardware + Inference |
| [**F — AI Chip Design**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/06-方向F-AI芯片设计/Guide) | **The endpoint.** Systolic arrays, dataflow architectures, tinygrad↔hardware, RISC-V AI accelerator design, ASIC flow — and the integration question: how do you put an NPU, an ESP32-class radio, an ISP, and a Linux CPU on one die? | **All three** |
| [**G — ML Systems Engineering**](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/07-方向G-ML系统工程/Guide) | Training systems, inference runtimes, GPU scheduling, distributed serving, compiler/runtime work, observability | Inference + Infrastructure |

**The signature path:** Phase 1 → Phase 2 → Phase 3 (Core + Track B) → Phase 4 (selected) → Phase 5C + Phase 5F.

**The MLSys path:** Phase 1 §3/§4 → Phase 3 Core → Phase 4B/4C → Phase 5A/B/C → Phase 5G.

---

</details>

## 精选推理讲座

最深入、最新的技术内容都在这些阶段 5 讲座中 —— 把它们作为一条完整的弧线来读：

<div class="lecture-map" markdown>

| # | 讲座 | 讲授内容 |
|---|---------|-----------------|
| 1 | [边缘大语言模型推理内部机制](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/03-边缘LLM推理内部机制/Lecture-01) | GEMV 与 GEMM（矩阵-矩阵乘）的 roofline（性能上界模型）、K-quants、KV 缓存数学、Jetson `nvpmodel`/`jetson_clocks` 诊断 |
| 2 | [Qwen 架构深入剖析](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-01) | Qwen3-4B 与 Qwen2.5-72B 并排对比、GQA、RoPE-NeoX、SwiGLU、完整的 `config.json` → 张量形状推导 |
| 3 | [将 Qwen3-4B 量化到 Q4](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-02) | Q4_K_M 与 AWQ 与 GPTQ 对比、V 与 FFN-down 为何被升级、校准、GGUF 布局 |
| 4 | [Jetson 上的 decode 优化（逐 token 生成阶段）](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-03) | 0.2 → 30 tok/s 的阶梯、融合 QKV/gate-up、CUDA Graphs、INT8 KV、投机解码 |
| 5 | [Qwen2.5-72B 多 GPU FP16](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-04) | TP=8 切分、NCCL 热路径、paged attention、YaRN、runtime recipe |
| 6 | [跨模型与生产推理服务](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-05) | 投机解码配对、边缘/云端布线、可观测性、容量规划 |
| 7 | [批处理 GEMM 与普通 GEMM](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-06) | cuBLAS API 形态、列主序的舞蹈、张量核心、位精确可复现性 |
| 8 | [AI 推理工程师 2026 —— 特别课程](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/07-方向G-ML系统工程/01-AI推理工程师2026/README) | 以 27 讲系列呈现的完整 2026 生产推理栈：dense → MoE（混合专家模型）、Hopper → Blackwell、FP16 → FP8 → FP4、vLLM / SGLang / TensorRT-LLM、张量并行、集合/通信内部机制、分离式 prefill（首字前的整段计算）/decode、roofline |
| 9 | [优化一个真实引擎 —— 第 4 部分案例研究](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/07-方向G-ML系统工程/01-AI推理工程师2026/04-真实引擎优化/README) | 10 讲，讲述一段有实测数据的优化历程：Kimi K3（2.8T、896 个专家）在 8× H200 上，128k 下 **1.01 → 60.17 tok/s**，历经约 96 个 PR。构建无法被钻空子的 benchmark、诊断绑定上限、launch geometry、融合、拆分上下文的 attention、专家分片 + Amdahl、CUDA graphs、批处理 prefill，以及让 benchmark *更好* 的 bug |

</div>

如果是新手，按顺序读。如果不是，直接跳到能解决你当前问题的那一篇。

---

## 如何使用这份路线图

不要像读书一样读它。把它当作一份 **边构建边测量的课程**。

对每个模块：

1. 读理论。
2. 构建子系统，或实现该技术。
3. 测量一些东西 —— 延迟、吞吐、occupancy、带宽、功耗、准确率、面积、困惑度。
4. 交付一个可复用的产物（benchmark、kernel、板卡、仪表盘、RTL 模块、评测报告）。

每个产物都是你将要设计的芯片里的一块砖。

开始之前，先决定三件事：

1. **你从技术栈的哪一层进入。**（见上文的“Who This Is For”。）
2. **你实际能用什么硬件。** Jetson Orin Nano 是最便宜的端到端推理目标；一张 RTX 或租用的 L40S/H100 覆盖大部分数据中心路径；一块 Xilinx Zynq 开发板覆盖 FPGA；一块 ESP32 + 传感器扩展板覆盖嵌入式。
3. **你如何跟踪产出。** 笔记本、benchmark 仓库、项目日志 —— 任何你真正会用的系统。

---

 

---


<details>
<summary>English original</summary>

**Featured Inference Lectures**

The deepest, most current technical content lives in these Phase 5 lectures — read them as a single arc:

<div class="lecture-map" markdown>

| # | Lecture | What it teaches |
|---|---------|-----------------|
| 1 | [Edge LLM Inference Internals](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/03-边缘LLM推理内部机制/Lecture-01) | GEMV vs GEMM rooflines, K-quants, KV-cache math, Jetson `nvpmodel`/`jetson_clocks` diagnostics |
| 2 | [Qwen Architecture Deep Dive](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-01) | Qwen3-4B and Qwen2.5-72B side by side, GQA, RoPE-NeoX, SwiGLU, full `config.json` → tensor-shape derivation |
| 3 | [Quantizing Qwen3-4B to Q4](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-02) | Q4_K_M vs AWQ vs GPTQ, why V and FFN-down get upgraded, calibration, GGUF layout |
| 4 | [Decode Optimization on Jetson](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-03) | 0.2 → 30 tok/s ladder, fused QKV/gate-up, CUDA Graphs, INT8 KV, speculative decoding |
| 5 | [Qwen2.5-72B Multi-GPU FP16](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-04) | TP=8 partitioning, NCCL hot path, paged attention, YaRN, runtime recipes |
| 6 | [Cross-Model & Production Serving](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-05) | Speculative decoding pairings, edge/cloud routing, observability, capacity planning |
| 7 | [Batched GEMM vs Normal GEMM](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/03-方向C-边缘AI/05-Qwen推理优化/Lecture-06) | cuBLAS API forms, column-major dance, tensor cores, bit-exact reproducibility |
| 8 | [AI Inference Engineer 2026 — special course](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/07-方向G-ML系统工程/01-AI推理工程师2026/README) | The full 2026 production inference stack as a 27-lecture arc: dense → MoE, Hopper → Blackwell, FP16 → FP8 → FP4, vLLM / SGLang / TensorRT-LLM, tensor parallelism, collective/communication internals, disaggregated prefill/decode, rooflines |
| 9 | [Optimizing a Real Engine — Part 4 case study](/学习资料/AI硬件工程师路线图/阶段5-高级专题与专精/07-方向G-ML系统工程/01-AI推理工程师2026/04-真实引擎优化/README) | 10 lectures on a measured optimization history: Kimi K3 (2.8T, 896 experts) on 8× H200, **1.01 → 60.17 tok/s** at 128k across ~96 PRs. Building a benchmark that cannot be gamed, diagnosing the binding ceiling, launch geometry, fusion, split-context attention, expert sharding + Amdahl, CUDA graphs, batched prefill, and bugs that make the benchmark *better* |

</div>

Read them in order if you're new. Skip to whichever solves your current problem if you're not.

---

**How to Use This Roadmap**

Don't read this like a book. Treat it like a **build-and-measure curriculum**.

For every block:

1. Read the theory.
2. Build the subsystem or implement the technique.
3. Measure something — latency, throughput, occupancy, bandwidth, power, accuracy, area, perplexity.
4. Ship one reusable artifact (benchmark, kernel, board, dashboard, RTL block, eval report).

Each artifact is a brick in the chip you're going to design.

Before you start, decide three things:

1. **Where you're entering the stack.** (See "Who This Is For" above.)
2. **What hardware you can actually use.** Jetson Orin Nano is the cheapest end-to-end inference target; an RTX or rented L40S/H100 covers most of the datacenter path; a Xilinx Zynq dev board covers FPGA; an ESP32 + sensor breakout covers embedded.
3. **How you'll track outputs.** A notebook, a benchmarks repo, a project log — any system you actually use.

---

</details>

## 课程质量标准

这份路线图中的每个严肃模块都应以证据收尾，而不是凭感觉。

每个课程模块都用这个标准：

| 步骤 | 要做什么 | 证据 |
|------|------------|----------|
| 理解 | 学习概念，以及它在整个技术栈中为何重要 | 简短的设计说明或图 |
| 构建 | 实现子系统、kernel、模型路径、驱动、板级流程或 runtime 特性 | 代码、RTL、配置、原理图或构建脚本 |
| 测量 | 采集真实数字 | 延迟、吞吐、内存、功耗、时序、利用率、准确率、面积或启动时间 |
| 调试 | 至少解释一种失效模式 | 日志、波形、profiler trace、ILA 抓取或根因说明 |
| 交付 | 把工作打包以供评审 | README、命令、原始结果和最终报告 |

薄弱的完成：

```text
I read about CUDA, TensorRT, and FPGAs.
```

扎实的完成：

```text
I built a TensorRT INT8 benchmark on Orin Nano, captured latency/RAM/power,
compared it to FP16, and explained why one layer stayed memory-bound.
```

这份路线图刻意做得宽，但完成标准很窄：做出真东西，把它测出来，并解释其中的取舍。

---

## 参考项目

这些项目是给你钻研的，而不只是读读而已：

| 项目 | 为什么在这里 |
|---------|---------------|
| [**jetson-llm-runtime**](/学习资料/AI硬件工程师路线图/项目/01-Jetson-LLM运行时/README) &nbsp;·&nbsp; [`GeniePod/genie-ai-runtime` v1.0.0](https://github.com/GeniePod/genie-ai-runtime) | 定制的 Jetson LLM 推理 runtime —— 每个 GEMV/GEMM（矩阵-矩阵乘）kernel、KV cache、paged-attention 路径、构建流程。本文件夹里的脚手架已演进为 `GeniePod/genie-ai-runtime` 上的生产 runtime：38 tok/s prefill（首字前的整段计算），在 Orin Nano Super 8 GB 上相比 `llama-bench` 提升 +115 %，tensor-core MMQ，持久化 KV，默认 INT8 KV，OpenAI 形状的 HTTP 服务器。推理支柱，以代码呈现。 |
| [**llm-inference-viz**](https://github.com/ai-hpc/llm-inference-viz) | 稠密 decoder-only LLM 推理的交互式 3D 可视化 —— 走一遍前向传播，看每个阶段在 H200 roofline（性能上界模型）上落在内存受限还是算力受限，并用张量并行把模型切分到多块 GPU 上。把推理的心智模型变得可见；AI Inference Engineer 2026 课程的配套。 |
| [**jetson-esp-hosted**](https://github.com/ai-hpc/jetson-esp-hosted) | 经 Jetson 验证的 ESP-Hosted 分支，用于 SPI/Wi-Fi/BLE（低功耗蓝牙）bring-up（上电点亮/调通）。嵌入式支柱，以代码呈现。 |
| [**tinygrad**](https://github.com/tinygrad/tinygrad) | 约 10 K 行的 ML 框架。在一个 repo 里读通 framework → compiler → kernel → backend 的最干净的地方。 |
| [**openpilot**](https://github.com/commaai/openpilot) | 生产级 ADAS 栈。端到端感知、ML 和嵌入式软件都在一块板卡上。 |

---

## 由此可胜任的目标角色

这份路线图有意做成全栈，但沿途也会产出若干高薪的专业角色：

| 角色 | 关键阶段 |
|------|-----------|
| **AI 推理工程师** | 3 + 4C + 5A/B/C |
| **ML 系统工程师** | 1 + 3 + 4B/4C + 5A/B/C/G |
| **AI 编译器工程师** | 1 + 4C + 5B |
| **边缘 AI 工程师** | 3A + 4B + 5C |
| **GPU Runtime / Kernel 工程师** | 1 + 4B + 5A |
| **Agentic AI / Agent harness（agent 运行时框架）工程师** | 3B（完整讲座系列） + 5C |
| **嵌入式 / 固件工程师** | 1 + 2 + 4B |
| **自动驾驶汽车工程师** | 3A + 4B + 5E |
| **RTL / FPGA 设计工程师** | 1 + 4A |
| **AI 加速器架构师** | 1 + 4A + 5F |
| **物理 AI 芯片架构师** | 全路径 —— Jetson + ESP32 融合进一颗 SoC；芯片设计的终点 |

→ 参见 [**Roles & Market Analysis**](/学习资料/AI硬件工程师路线图/角色与市场分析)，了解薪酬数据、23 个细分角色、远程比例和招聘信号。

---

## 为什么要有这份路线图

一颗**物理 AI 芯片** —— Jetson 级的大脑 + ESP32 级的射频 + 传感器 + Linux 全放在一个 die 上 —— 是一支小团队能尝试的最严苛的工程项目之一。它需要：

- **工作负载真相。** 如果不知道 Qwen 级的 decode（逐 token 生成阶段）会向你抛出多少 bytes-per-token，就无法设计 NPU 分块或存储层次。这就是推理支柱。
- **系统真相。** 你的芯片要承载 runtime，而 runtime 要在电池供电的产品里承载 agent harness（agent 运行时框架）。访问模式错（batch=1 对话 vs 常开唤醒词 vs 长上下文检索），radio 唤醒策略错，boot ROM 错，那你流片的芯片就是错的。这就是 agent harness 支柱。
- **工程真相 —— 两半都要。** 硅不关心你的意图。RTL、时序、功耗、嵌入式软件、板卡、天线、FCC、制造 —— 没有捷径。你需要 AI 计算侧（Jetson 栈）*和*无线侧（ESP32 栈）在同一个 die 上，*并且*跑在同一个 Linux 上。这就是硬件支柱。

大多数人只学一根支柱。有些人学两根。这份路线图面向的是想学全部三根，然后做出那个把 AI agent 放进真实产品的东西的人 —— 让它跟传感器对话、跟网络对话、跟人对话，全部跑在单颗 SoC 上。

---


<details>
<summary>English original</summary>

**Course Quality Bar**

Every serious module in this roadmap should end with evidence, not vibes.

Use this standard for each course block:

| Step | What to do | Evidence |
|------|------------|----------|
| Understand | Learn the concept and why it matters in the stack | short design note or diagram |
| Build | Implement the subsystem, kernel, model path, driver, board flow, or runtime feature | code, RTL, config, schematic, or build script |
| Measure | Collect real numbers | latency, throughput, memory, power, timing, utilization, accuracy, area, or boot time |
| Debug | Explain at least one failure mode | log, waveform, profiler trace, ILA capture, or root-cause note |
| Ship | Package the work for review | README, commands, raw results, and final report |

Weak completion:

```text
I read about CUDA, TensorRT, and FPGAs.
```

Strong completion:

```text
I built a TensorRT INT8 benchmark on Orin Nano, captured latency/RAM/power,
compared it to FP16, and explained why one layer stayed memory-bound.
```

The roadmap is intentionally broad, but the completion standard is narrow: build something real, measure it, and explain the tradeoff.

---

**Reference Projects**

These projects exist for you to study, not just read about:

| Project | Why it's here |
|---------|---------------|
| [**jetson-llm-runtime**](/学习资料/AI硬件工程师路线图/项目/01-Jetson-LLM运行时/README) &nbsp;·&nbsp; [`GeniePod/genie-ai-runtime` v1.0.0](https://github.com/GeniePod/genie-ai-runtime) | Custom Jetson LLM inference runtime — every GEMV/GEMM kernel, KV cache, paged-attention path, build flow. The scaffold in this folder graduated into the production runtime at `GeniePod/genie-ai-runtime`: 38 tok/s prefill, +115 % vs `llama-bench` on Orin Nano Super 8 GB, tensor-core MMQ, persistent KV, INT8 KV default, OpenAI-shape HTTP server. The inference pillar in code. |
| [**llm-inference-viz**](https://github.com/ai-hpc/llm-inference-viz) | Interactive 3D visualization of dense decoder-only LLM inference — walk the forward pass, watch each stage land memory- vs compute-bound on an H200 roofline, and shard the model across GPUs with tensor parallelism. The inference mental model, made visible; companion to the AI Inference Engineer 2026 course. |
| [**jetson-esp-hosted**](https://github.com/ai-hpc/jetson-esp-hosted) | Jetson-validated ESP-Hosted fork for SPI/Wi-Fi/BLE bring-up. The embedded pillar in code. |
| [**tinygrad**](https://github.com/tinygrad/tinygrad) | ~10 K-line ML framework. The cleanest place to read framework → compiler → kernel → backend in one repo. |
| [**openpilot**](https://github.com/commaai/openpilot) | Production ADAS stack. End-to-end perception, ML, and embedded software on one board. |

---

**Target Roles This Enables**

The roadmap is full-stack on purpose, but it produces several well-paid specialist roles along the way:

| Role | Key Phases |
|------|-----------|
| **AI Inference Engineer** | 3 + 4C + 5A/B/C |
| **ML Systems Engineer** | 1 + 3 + 4B/4C + 5A/B/C/G |
| **AI Compiler Engineer** | 1 + 4C + 5B |
| **Edge AI Engineer** | 3A + 4B + 5C |
| **GPU Runtime / Kernel Engineer** | 1 + 4B + 5A |
| **Agentic AI / Agent Harness Engineer** | 3B (full lecture series) + 5C |
| **Embedded / Firmware Engineer** | 1 + 2 + 4B |
| **Autonomous Vehicles Engineer** | 3A + 4B + 5E |
| **RTL / FPGA Design Engineer** | 1 + 4A |
| **AI Accelerator Architect** | 1 + 4A + 5F |
| **Physical AI Chip Architect** | Full path — Jetson + ESP32 fused into one SoC; the chip-design endpoint |

→ See [**Roles & Market Analysis**](/学习资料/AI硬件工程师路线图/角色与市场分析) for salary data, 23 sub-roles, remote percentages, and hiring signals.

---

**Why This Roadmap Exists**

A **physical AI chip** — Jetson-class brain + ESP32-class radio + sensors + Linux on one die — is one of the most demanding engineering projects a small team can attempt. It needs:

- **Workload truth.** You can't design an NPU tile or a memory hierarchy without knowing what bytes-per-token a Qwen-class decode will throw at you. That's the inference pillar.
- **System truth.** Your chip is going to host runtimes that host agent harnesses in a battery-powered product. Wrong access pattern (batch=1 chat vs always-on wake word vs long-context retrieval), wrong wake-on-radio policy, wrong boot ROM, you've shipped the wrong chip. That's the agent harness pillar.
- **Engineering truth — both halves.** Silicon doesn't care about your intentions. RTL, timing, power, embedded software, board, antenna, FCC, manufacturing — there's no shortcut. You need the AI-compute side (Jetson stack) *and* the wireless side (ESP32 stack) on the same die *and* on the same Linux. That's the hardware pillar.

Most people learn one pillar. Some learn two. This roadmap is for the people who want to learn all three, and then build the thing that puts an AI agent in a real product — talking to sensors, talking to networks, talking to humans, off a single SoC.

---

</details>

## Star History

<a href="https://github.com/ai-hpc/ai-hardware-engineer-roadmap/stargazers">
  <picture>
    <source media="(prefers-color-scheme: dark)" srcset="https://raw.githubusercontent.com/ai-hpc/ai-hardware-engineer-roadmap/main/Assets/star-history/star-history-dark.svg" />
    <source media="(prefers-color-scheme: light)" srcset="https://raw.githubusercontent.com/ai-hpc/ai-hardware-engineer-roadmap/main/Assets/star-history/star-history-light.svg" />
    <img alt="Star History Chart for ai-hpc/ai-hardware-engineer-roadmap" src="https://raw.githubusercontent.com/ai-hpc/ai-hardware-engineer-roadmap/main/Assets/star-history/star-history-light.svg" width="800" />
  </picture>
</a>

---

<div align="center" markdown="1">

**构建工作负载。构建 runtime。构建射频。构建芯片。交付物理 AI 芯片。**

[⭐ 给这个 repo 点 Star](https://github.com/ai-hpc/ai-hardware-engineer-roadmap)，如果你也走在这条路上 —— 它能帮下一位工程师找到它。

[<img src="https://cdn.simpleicons.org/discord/5865F2" alt="" width="14" height="14" align="absmiddle" /> 加入社区](https://discord.gg/r8DKtDzrsm) —— Inference Engineering Discord，面向端到端构建这套技术栈的工程师。

</div>


<details>
<summary>English original</summary>

**Star History**

<a href="https://github.com/ai-hpc/ai-hardware-engineer-roadmap/stargazers">
  <picture>
    <source media="(prefers-color-scheme: dark)" srcset="https://raw.githubusercontent.com/ai-hpc/ai-hardware-engineer-roadmap/main/Assets/star-history/star-history-dark.svg" />
    <source media="(prefers-color-scheme: light)" srcset="https://raw.githubusercontent.com/ai-hpc/ai-hardware-engineer-roadmap/main/Assets/star-history/star-history-light.svg" />
    <img alt="Star History Chart for ai-hpc/ai-hardware-engineer-roadmap" src="https://raw.githubusercontent.com/ai-hpc/ai-hardware-engineer-roadmap/main/Assets/star-history/star-history-light.svg" width="800" />
  </picture>
</a>

---

<div align="center" markdown="1">

**Build the workload. Build the runtime. Build the radio. Build the silicon. Ship the physical AI chip.**

[⭐ Star this repo](https://github.com/ai-hpc/ai-hardware-engineer-roadmap) if you're on this path — it helps the next engineer find it.

[<img src="https://cdn.simpleicons.org/discord/5865F2" alt="" width="14" height="14" align="absmiddle" /> Join the Community](https://discord.gg/r8DKtDzrsm) — the Inference Engineering Discord, for engineers building this stack end to end.

</div>

</details>

---

> 原文：[`README.md`](https://github.com/ai-hpc/ai-hardware-engineer-roadmap/blob/main/README.md)（上游仓库 ai-hpc/ai-hardware-engineer-roadmap，MIT License）。本页为中文翻译，术语保留英文原词；与原文不一致时以原文为准。
