Analysis & Synthesis report for WS2
Sun May 01 01:24:30 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |WS2|soc:soc|vga_display:vga_display_0|state
 13. State Machine - |WS2|soc:soc|soc_sdram:sdram|m_next
 14. State Machine - |WS2|soc:soc|soc_sdram:sdram|m_state
 15. State Machine - |WS2|soc:soc|soc_sdram:sdram|i_next
 16. State Machine - |WS2|soc:soc|soc_sdram:sdram|i_state
 17. State Machine - |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 18. State Machine - |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state
 19. State Machine - |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state
 20. State Machine - |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component|altsyncram_79j2:auto_generated
 28. Source assignments for soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 29. Source assignments for soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 30. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 31. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 32. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 34. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 38. Source assignments for soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_12g1:auto_generated
 39. Source assignments for soc:soc|soc_pll:pll
 40. Source assignments for soc:soc|soc_pll:pll|soc_pll_stdsync_sv6:stdsync2|soc_pll_dffpipe_l2c:dffpipe3
 41. Source assignments for soc:soc|soc_sdram:sdram
 42. Source assignments for soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated
 43. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux
 44. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 45. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 46. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 47. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux
 48. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 49. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 50. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 51. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 52. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 53. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 54. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 55. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 56. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009
 57. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010
 58. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011
 59. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_012
 60. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013
 61. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 76. Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 77. Source assignments for soc:soc|altera_reset_controller:rst_controller
 78. Source assignments for soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Source assignments for soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Source assignments for soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Source assignments for soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Parameter Settings for User Entity Instance: soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 88. Parameter Settings for User Entity Instance: soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 89. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a
 90. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b
 92. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 94. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram
 95. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 97. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 98. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 99. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
100. Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy
101. Parameter Settings for User Entity Instance: soc:soc|soc_onchip_memory2_0:onchip_memory2_0
102. Parameter Settings for User Entity Instance: soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
103. Parameter Settings for User Entity Instance: soc:soc|vga_display:vga_display_0|vga_controller:vgac
104. Parameter Settings for User Entity Instance: soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator
106. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator
107. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
108. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
109. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
110. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
111. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator
112. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator
113. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator
114. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
115. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
116. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
117. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
118. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
119. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
120. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
121. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
122. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
123. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent
124. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent
125. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
126. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
127. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
128. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
131. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
132. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
135. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent
136. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo
139. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent
140. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo
143. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent
144. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo
147. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
148. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
152. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo
155. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
156. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo
159. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
160. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo
163. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
164. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo
167. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
168. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo
171. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
172. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo
175. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
176. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
179. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
180. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo
183. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001|soc_mm_interconnect_0_router_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_006|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_007|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_008|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_009|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_010|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_011|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_012|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_013|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_014|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_015|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_016|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_017|soc_mm_interconnect_0_router_005_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
202. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
203. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
204. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
205. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
206. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
207. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
209. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
211. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
213. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
215. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
216. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
217. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
218. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
219. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
220. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
221. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
222. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
229. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
230. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
231. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
232. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb
233. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
234. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb
235. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
236. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb
237. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
238. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb
239. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
240. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb
241. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
242. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb
243. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
244. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb
245. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
246. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
247. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
248. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb
249. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
250. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
251. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
252. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
253. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
254. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
255. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
256. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
257. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
258. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
262. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
263. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
264. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
265. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
266. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
267. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
268. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
269. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
270. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
271. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
272. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
273. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
274. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
275. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
276. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
277. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
278. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
279. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
280. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
281. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
282. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
283. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
284. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
285. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
286. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
287. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
288. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
289. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
290. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
291. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
292. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
293. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
294. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009
295. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010
296. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011
297. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012
298. Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013
299. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller
300. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
301. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
302. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_001
303. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
304. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
305. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_002
306. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
307. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
308. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_003
309. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
310. Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
311. Parameter Settings for Inferred Entity Instance: soc:soc|vga_display:vga_display_0|lpm_mult:Mult2
312. Parameter Settings for Inferred Entity Instance: soc:soc|vga_display:vga_display_0|lpm_mult:Mult1
313. Parameter Settings for Inferred Entity Instance: soc:soc|vga_display:vga_display_0|lpm_mult:Mult0
314. Parameter Settings for Inferred Entity Instance: soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0
315. altsyncram Parameter Settings by Entity Instance
316. scfifo Parameter Settings by Entity Instance
317. lpm_mult Parameter Settings by Entity Instance
318. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1"
319. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_003"
320. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_002"
321. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
322. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_001"
323. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
324. Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller"
325. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
326. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
327. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
328. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
329. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
330. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
331. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
332. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
333. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
334. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
335. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
336. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
337. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
338. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
339. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
340. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
341. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
342. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
343. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
344. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
345. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
346. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
347. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
348. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005|soc_mm_interconnect_0_router_005_default_decode:the_default_decode"
349. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
350. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
351. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode"
352. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo"
353. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
354. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
355. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
356. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
357. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
358. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo"
359. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
360. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
361. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo"
362. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
363. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
364. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo"
365. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
366. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
367. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo"
368. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
369. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
370. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo"
371. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
372. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
373. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo"
374. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
375. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
376. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo"
377. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
378. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
379. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo"
380. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo"
381. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent"
382. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo"
383. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo"
384. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent"
385. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo"
386. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo"
387. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent"
388. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
389. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
390. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
391. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
392. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
393. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
394. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
395. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
396. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent"
397. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
398. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
399. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
400. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
401. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
402. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
403. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
404. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
405. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
406. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator"
407. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator"
408. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator"
409. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
410. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
411. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
412. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
413. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator"
414. Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator"
415. Port Connectivity Checks: "soc:soc|vga_display:vga_display_0|line_buffer:lb"
416. Port Connectivity Checks: "soc:soc|vga_display:vga_display_0|vga_controller:vgac"
417. Port Connectivity Checks: "soc:soc|soc_spi_0:spi_0"
418. Port Connectivity Checks: "soc:soc|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module"
419. Port Connectivity Checks: "soc:soc|soc_pll:pll|soc_pll_altpll_lim2:sd1"
420. Port Connectivity Checks: "soc:soc|soc_pll:pll"
421. Port Connectivity Checks: "soc:soc|soc_onchip_memory2_0:onchip_memory2_0"
422. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy"
423. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
424. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
425. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_nios2_gen2_0_cpu_nios2_oci_pib"
426. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
427. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
428. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
429. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
430. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
431. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug"
432. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci"
433. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_test_bench:the_soc_nios2_gen2_0_cpu_test_bench"
434. Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0"
435. Port Connectivity Checks: "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic"
436. Port Connectivity Checks: "soc:soc|soc_jtag_uart_0:jtag_uart_0"
437. Port Connectivity Checks: "soc:soc"
438. Port Connectivity Checks: "HexDriver:hex5"
439. Port Connectivity Checks: "HexDriver:hex4"
440. Port Connectivity Checks: "HexDriver:hex3"
441. Port Connectivity Checks: "HexDriver:hex2"
442. Port Connectivity Checks: "HexDriver:hex1"
443. Port Connectivity Checks: "HexDriver:hex0"
444. Post-Synthesis Netlist Statistics for Top Partition
445. Elapsed Time Per Partition
446. Analysis & Synthesis Messages
447. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 01 01:24:30 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; WS2                                         ;
; Top-level Entity Name              ; WS2                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,350                                       ;
;     Total combinational functions  ; 5,199                                       ;
;     Dedicated logic registers      ; 4,311                                       ;
; Total registers                    ; 4311                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 121,856                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484I7G     ;                    ;
; Top-level entity name                                            ; WS2                ; WS2                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; vga_display.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/vga_display.sv                                                                          ;             ;
; VGA_controller.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/VGA_controller.sv                                                                       ;             ;
; soc/synthesis/soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v                                                                     ; soc         ;
; soc/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.v                                      ; soc         ;
; soc/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_synchronizer.v                                    ; soc         ;
; soc/synthesis/submodules/soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_irq_mapper.sv                                              ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v                                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                      ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc         ;
; soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                     ; soc         ;
; soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                               ; soc         ;
; soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                ; soc         ;
; soc/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; soc         ;
; soc/synthesis/submodules/altera_merlin_address_alignment.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_address_alignment.sv                             ; soc         ;
; soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_002.sv                           ; soc         ;
; soc/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv                               ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv                             ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv                           ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv                               ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_002.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv                             ; soc         ;
; soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; soc         ;
; soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                            ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv                            ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv                            ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv                            ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv                                ; soc         ;
; soc/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; soc         ;
; soc/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; soc         ;
; soc/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_agent.sv                                  ; soc         ;
; soc/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_translator.sv                              ; soc         ;
; soc/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_translator.sv                             ; soc         ;
; soc/synthesis/submodules/vga_display.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv                                                 ; soc         ;
; soc/synthesis/submodules/VGA_controller.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/VGA_controller.sv                                              ; soc         ;
; soc/synthesis/submodules/soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_rst.v                                                  ; soc         ;
; soc/synthesis/submodules/soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_gpx.v                                                  ; soc         ;
; soc/synthesis/submodules/soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_timer_0.v                                                  ; soc         ;
; soc/synthesis/submodules/soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sysid_qsys_0.v                                             ; soc         ;
; soc/synthesis/submodules/soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_spi_0.v                                                    ; soc         ;
; soc/synthesis/submodules/soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v                                                    ; soc         ;
; soc/synthesis/submodules/soc_pll.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v                                                      ; soc         ;
; soc/synthesis/submodules/soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.hex                                       ; soc         ;
; soc/synthesis/submodules/soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v                                         ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0.v                                             ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v                                         ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v                              ; soc         ;
; soc/synthesis/submodules/soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v                                              ; soc         ;
; soc/synthesis/submodules/graphics_drawing_unit.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv                                       ; soc         ;
; soc/synthesis/submodules/timer.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/timer.sv                                                       ; soc         ;
; HexDriver.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/HexDriver.sv                                                                            ;             ;
; WS2.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv                                                                                  ;             ;
; line_buffer.v                                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/line_buffer.v                                                                           ;             ;
; gdu_ram.v                                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/gdu_ram.v                                                                               ;             ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; aglobal181.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                       ;             ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_79j2.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_79j2.tdf                                                                  ;             ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                           ;             ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                        ;             ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                         ;             ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                         ;             ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                         ;             ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                         ;             ;
; db/scfifo_9621.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/scfifo_9621.tdf                                                                      ;             ;
; db/a_dpfifo_bb01.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_dpfifo_bb01.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_337.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/cntr_337.tdf                                                                         ;             ;
; db/altsyncram_dtn1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_dtn1.tdf                                                                  ;             ;
; db/cntr_n2b.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/cntr_n2b.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; db/altsyncram_s0c1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_s0c1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                            ;             ;
; db/altsyncram_0n61.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_0n61.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                             ;             ;
; db/altsyncram_12g1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_12g1.tdf                                                                  ;             ;
; db/altsyncram_bli2.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf                                                                  ;             ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sld521eae75/alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
; lpm_mult.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                         ;             ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                      ;             ;
; multcore.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                         ;             ;
; bypassff.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                         ;             ;
; altshift.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                         ;             ;
; db/mult_cms.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/mult_cms.tdf                                                                         ;             ;
; db/mult_rns.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/mult_rns.tdf                                                                         ;             ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 7,350               ;
;                                             ;                     ;
; Total combinational functions               ; 5199                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2398                ;
;     -- 3 input functions                    ; 1624                ;
;     -- <=2 input functions                  ; 1177                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4478                ;
;     -- arithmetic mode                      ; 721                 ;
;                                             ;                     ;
; Total registers                             ; 4311                ;
;     -- Dedicated logic registers            ; 4311                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 121856              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 8                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 2575                ;
; Total fan-out                               ; 35367               ;
; Average fan-out                             ; 3.52                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |WS2                                                                                                                                    ; 5199 (1)            ; 4311 (0)                  ; 121856      ; 0          ; 8            ; 0       ; 4         ; 141  ; 0            ; 0          ; |WS2                                                                                                                                                                                                                                                                                                                                                                 ; WS2                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 153 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 152 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 152 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                             ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 152 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                         ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 151 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 151 (109)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                        ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                      ; sld_shadow_jsm                              ; altera_sld   ;
;    |soc:soc|                                                                                                                            ; 5045 (0)            ; 4226 (0)                  ; 121856      ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |WS2|soc:soc                                                                                                                                                                                                                                                                                                                                                         ; soc                                         ; soc          ;
;       |Timer:timer_64bit_0|                                                                                                             ; 100 (100)           ; 128 (128)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|Timer:timer_64bit_0                                                                                                                                                                                                                                                                                                                                     ; Timer                                       ; soc          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc          ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc          ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; soc          ;
;       |graphics_drawing_unit:graphics_drawing_unit_0|                                                                                   ; 606 (99)            ; 593 (196)                 ; 65536       ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0                                                                                                                                                                                                                                                                                                           ; graphics_drawing_unit                       ; soc          ;
;          |Blitter:blitter|                                                                                                              ; 507 (507)           ; 397 (397)                 ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter                                                                                                                                                                                                                                                                                           ; Blitter                                     ; soc          ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                                    ; work         ;
;                |mult_rns:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0|mult_rns:auto_generated                                                                                                                                                                                                                                                    ; mult_rns                                    ; work         ;
;          |gdu_ram:ram|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram                                                                                                                                                                                                                                                                                               ; gdu_ram                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                |altsyncram_79j2:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component|altsyncram_79j2:auto_generated                                                                                                                                                                                                                                ; altsyncram_79j2                             ; work         ;
;       |soc_jtag_uart_0:jtag_uart_0|                                                                                                     ; 140 (37)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; soc_jtag_uart_0                             ; soc          ;
;          |alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                           ; work         ;
;          |soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|                                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; soc_jtag_uart_0_scfifo_r                    ; soc          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; scfifo                                      ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; scfifo_9621                                 ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; a_dpfifo_bb01                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; cntr_337                                    ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; altsyncram_dtn1                             ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; cntr_n2b                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; cntr_n2b                                    ; work         ;
;          |soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|                                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; soc_jtag_uart_0_scfifo_w                    ; soc          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; scfifo                                      ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; scfifo_9621                                 ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; a_dpfifo_bb01                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; cntr_337                                    ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; altsyncram_dtn1                             ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; cntr_n2b                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; cntr_n2b                                    ; work         ;
;       |soc_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 2097 (0)            ; 1895 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; soc_mm_interconnect_0                       ; soc          ;
;          |altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|                                                  ; 8 (8)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|                                                    ; 7 (7)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                         ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|                                                          ; 8 (8)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 8 (8)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                           ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 114 (114)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 145 (145)           ; 152 (152)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|                                                            ; 8 (8)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|                                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|                                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|                                                            ; 8 (8)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 146 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 146 (142)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)               ; 142 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 142 (138)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 6 (0)               ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 72 (68)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 3 (0)               ; 54 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 54 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 3 (0)               ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 72 (68)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 84 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                  ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                  ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 209 (0)             ; 105 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                 ; soc          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 209 (209)           ; 105 (105)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1            ; soc          ;
;          |altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent|                                                       ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent                  ; soc          ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                  ; soc          ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                  ; soc          ;
;          |altera_merlin_master_agent:vga_display_0_avalon_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                  ; soc          ;
;          |altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|                                             ; 95 (95)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator             ; soc          ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator             ; soc          ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 23 (23)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator             ; soc          ;
;          |altera_merlin_master_translator:vga_display_0_avalon_master_translator|                                                       ; 77 (77)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator                                                                                                                                                                                                                                          ; altera_merlin_master_translator             ; soc          ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 42 (8)              ; 11 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                   ; soc          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 34 (34)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor            ; soc          ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator|                                               ; 8 (8)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                      ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator|                                                         ; 7 (7)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:vga_display_0_avalon_slave_translator|                                                         ; 6 (6)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 22 (22)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                 ; soc          ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 56 (56)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                 ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                            ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_cmd_demux_002         ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                            ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_cmd_demux_002         ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 160 (146)           ; 9 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 14 (8)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                    ; soc          ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                ; altera_merlin_arb_adder                     ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                ; 20 (16)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                                ; 53 (49)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                ; 45 (41)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                                ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|                                                                                ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|                                                                                ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|                                                                                ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|                                                                                ; 31 (27)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux_001           ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_router_002:router_002|                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                     ; soc_mm_interconnect_0_router_002            ; soc          ;
;          |soc_mm_interconnect_0_router_002:router_003|                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                     ; soc_mm_interconnect_0_router_002            ; soc          ;
;          |soc_mm_interconnect_0_router_004:router_004|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                     ; soc_mm_interconnect_0_router_004            ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_008|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_012|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_demux_001         ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                ; 306 (306)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_mux_002           ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                                ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_mux_002           ; soc          ;
;       |soc_nios2_gen2_0:nios2_gen2_0|                                                                                                   ; 1069 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; soc_nios2_gen2_0                            ; soc          ;
;          |soc_nios2_gen2_0_cpu:cpu|                                                                                                     ; 1069 (777)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_nios2_gen2_0_cpu                        ; soc          ;
;             |soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|                                                         ; 292 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_nios2_gen2_0_cpu_nios2_oci              ; soc          ;
;                |soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                                  ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; soc          ;
;                   |sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                      ; work         ;
;                   |soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                     ; work         ;
;                   |soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|                                       ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; soc_nios2_gen2_0_cpu_debug_slave_tck        ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                     ; work         ;
;                |soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                                        ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; soc          ;
;                |soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|                                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; soc_nios2_gen2_0_cpu_nios2_oci_break        ; soc          ;
;                |soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; soc_nios2_gen2_0_cpu_nios2_oci_debug        ; soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                     ; work         ;
;                |soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|                                                ; 112 (112)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; soc_nios2_gen2_0_cpu_nios2_ocimem           ; soc          ;
;                   |soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; soc          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                  ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                             ; work         ;
;             |soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_nios2_gen2_0_cpu_register_bank_a_module ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                        ; altsyncram_s0c1                             ; work         ;
;             |soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_nios2_gen2_0_cpu_register_bank_b_module ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                        ; altsyncram_s0c1                             ; work         ;
;       |soc_onchip_memory2_0:onchip_memory2_0|                                                                                           ; 1 (1)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                   ; soc_onchip_memory2_0                        ; soc          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;             |altsyncram_12g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_12g1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_12g1                             ; work         ;
;       |soc_pll:pll|                                                                                                                     ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_pll:pll                                                                                                                                                                                                                                                                                                                                             ; soc_pll                                     ; soc          ;
;          |soc_pll_altpll_lim2:sd1|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_pll:pll|soc_pll_altpll_lim2:sd1                                                                                                                                                                                                                                                                                                                     ; soc_pll_altpll_lim2                         ; soc          ;
;          |soc_pll_stdsync_sv6:stdsync2|                                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_pll:pll|soc_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                ; soc_pll_stdsync_sv6                         ; soc          ;
;             |soc_pll_dffpipe_l2c:dffpipe3|                                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_pll:pll|soc_pll_stdsync_sv6:stdsync2|soc_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                   ; soc_pll_dffpipe_l2c                         ; soc          ;
;       |soc_sdram:sdram|                                                                                                                 ; 284 (233)           ; 253 (161)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                         ; soc_sdram                                   ; soc          ;
;          |soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|                                                                ; 51 (51)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                           ; soc_sdram_input_efifo_module                ; soc          ;
;       |soc_spi_0:spi_0|                                                                                                                 ; 115 (115)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                         ; soc_spi_0                                   ; soc          ;
;       |soc_timer_0:timer_0|                                                                                                             ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                     ; soc_timer_0                                 ; soc          ;
;       |soc_usb_gpx:usb_irq|                                                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                     ; soc_usb_gpx                                 ; soc          ;
;       |soc_usb_rst:usb_rst|                                                                                                             ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                     ; soc_usb_rst                                 ; soc          ;
;       |vga_display:vga_display_0|                                                                                                       ; 394 (350)           ; 283 (260)                 ; 12288       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0                                                                                                                                                                                                                                                                                                                               ; vga_display                                 ; soc          ;
;          |line_buffer:lb|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|line_buffer:lb                                                                                                                                                                                                                                                                                                                ; line_buffer                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                  ; work         ;
;                |altsyncram_bli2:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_bli2                             ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                                    ; work         ;
;             |mult_cms:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|lpm_mult:Mult0|mult_cms:auto_generated                                                                                                                                                                                                                                                                                        ; mult_cms                                    ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                ; lpm_mult                                    ; work         ;
;             |mult_cms:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|lpm_mult:Mult1|mult_cms:auto_generated                                                                                                                                                                                                                                                                                        ; mult_cms                                    ; work         ;
;          |lpm_mult:Mult2|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                ; lpm_mult                                    ; work         ;
;             |mult_cms:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|lpm_mult:Mult2|mult_cms:auto_generated                                                                                                                                                                                                                                                                                        ; mult_cms                                    ; work         ;
;          |vga_controller:vgac|                                                                                                          ; 44 (44)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |WS2|soc:soc|vga_display:vga_display_0|vga_controller:vgac                                                                                                                                                                                                                                                                                                           ; vga_controller                              ; soc          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component|altsyncram_79j2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; M9K  ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                     ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                     ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                     ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                     ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                     ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                     ;
; soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_12g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; soc_onchip_memory2_0.hex ;
; soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; M9K  ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |WS2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc                                                                                                                                                                                                                                                             ; soc.qsys        ;
; Altera ; RAM: 2-PORT                              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram                                                                                                                                                                                                   ; gdu_ram.v       ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                           ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013                                                                                                                                                   ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_006                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_007                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_008                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_009                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_010                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_011                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_012                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_013                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_014                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_015                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_016                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_017                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_pll:pll                                                                                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_sdram:sdram                                                                                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_spi_0:spi_0                                                                                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_timer_0:timer_0                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_usb_gpx:usb_gpx                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_usb_gpx:usb_irq                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|soc_usb_rst:usb_rst                                                                                                                                                                                                                                         ; soc.qsys        ;
; Altera ; RAM: 2-PORT                              ; 18.1    ; N/A          ; N/A          ; |WS2|soc:soc|vga_display:vga_display_0|line_buffer:lb                                                                                                                                                                                                                    ; line_buffer.v   ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|vga_display:vga_display_0|state                                          ;
+-------------------+---------------+-------------------+---------------+---------------+---------------+
; Name              ; state.WRITING ; state.READING_ACK ; state.READING ; state.DRAWING ; state.WAITING ;
+-------------------+---------------+-------------------+---------------+---------------+---------------+
; state.DRAWING     ; 0             ; 0                 ; 0             ; 0             ; 0             ;
; state.READING     ; 0             ; 0                 ; 1             ; 1             ; 0             ;
; state.READING_ACK ; 0             ; 1                 ; 0             ; 1             ; 0             ;
; state.WRITING     ; 1             ; 0                 ; 0             ; 1             ; 0             ;
; state.WAITING     ; 0             ; 0                 ; 0             ; 1             ; 1             ;
+-------------------+---------------+-------------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|soc_sdram:sdram|m_next                                          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|soc_sdram:sdram|m_state                                                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |WS2|soc:soc|soc_sdram:sdram|i_next            ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|soc_sdram:sdram|i_state                                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state                                                                                                                                         ;
+---------------------------+------------+-------------------+---------------------------+----------------------+------------------+-------------------+--------------------+------------------+-------------+-------------+
; Name                      ; state.DONE ; state.NEXT_SPRITE ; state.WAIT_DISPLAY_SPRITE ; state.DISPLAY_SPRITE ; state.WAIT_STATE ; state.READ_SPRITE ; state.CHECK_SPRITE ; state.LOAD_FRAME ; state.START ; state.ENTRY ;
+---------------------------+------------+-------------------+---------------------------+----------------------+------------------+-------------------+--------------------+------------------+-------------+-------------+
; state.ENTRY               ; 0          ; 0                 ; 0                         ; 0                    ; 0                ; 0                 ; 0                  ; 0                ; 0           ; 0           ;
; state.START               ; 0          ; 0                 ; 0                         ; 0                    ; 0                ; 0                 ; 0                  ; 0                ; 1           ; 1           ;
; state.LOAD_FRAME          ; 0          ; 0                 ; 0                         ; 0                    ; 0                ; 0                 ; 0                  ; 1                ; 0           ; 1           ;
; state.CHECK_SPRITE        ; 0          ; 0                 ; 0                         ; 0                    ; 0                ; 0                 ; 1                  ; 0                ; 0           ; 1           ;
; state.READ_SPRITE         ; 0          ; 0                 ; 0                         ; 0                    ; 0                ; 1                 ; 0                  ; 0                ; 0           ; 1           ;
; state.WAIT_STATE          ; 0          ; 0                 ; 0                         ; 0                    ; 1                ; 0                 ; 0                  ; 0                ; 0           ; 1           ;
; state.DISPLAY_SPRITE      ; 0          ; 0                 ; 0                         ; 1                    ; 0                ; 0                 ; 0                  ; 0                ; 0           ; 1           ;
; state.WAIT_DISPLAY_SPRITE ; 0          ; 0                 ; 1                         ; 0                    ; 0                ; 0                 ; 0                  ; 0                ; 0           ; 1           ;
; state.NEXT_SPRITE         ; 0          ; 1                 ; 0                         ; 0                    ; 0                ; 0                 ; 0                  ; 0                ; 0           ; 1           ;
; state.DONE                ; 1          ; 0                 ; 0                         ; 0                    ; 0                ; 0                 ; 0                  ; 0                ; 0           ; 1           ;
+---------------------------+------------+-------------------+---------------------------+----------------------+------------------+-------------------+--------------------+------------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state                                                                                              ;
+-----------------------------+-----------------------------+--------------------------+---------------------------+-------------------------+--------------------+--------------------+
; Name                        ; return_state.DISPLAY_SPRITE ; return_state.READ_SPRITE ; return_state.CHECK_SPRITE ; return_state.LOAD_FRAME ; return_state.START ; return_state.ENTRY ;
+-----------------------------+-----------------------------+--------------------------+---------------------------+-------------------------+--------------------+--------------------+
; return_state.ENTRY          ; 0                           ; 0                        ; 0                         ; 0                       ; 0                  ; 0                  ;
; return_state.START          ; 0                           ; 0                        ; 0                         ; 0                       ; 1                  ; 1                  ;
; return_state.LOAD_FRAME     ; 0                           ; 0                        ; 0                         ; 1                       ; 0                  ; 1                  ;
; return_state.CHECK_SPRITE   ; 0                           ; 0                        ; 1                         ; 0                       ; 0                  ; 1                  ;
; return_state.READ_SPRITE    ; 0                           ; 1                        ; 0                         ; 0                       ; 0                  ; 1                  ;
; return_state.DISPLAY_SPRITE ; 1                           ; 0                        ; 0                         ; 0                       ; 0                  ; 1                  ;
+-----------------------------+-----------------------------+--------------------------+---------------------------+-------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|state                                                                ;
+--------------------+------------+-------------------+---------------+--------------------+-------------------+---------------+--------------------+-------------+
; Name               ; state.NEXT ; state.WRITING_ACK ; state.WRITING ; state.READING_WAIT ; state.READING_ACK ; state.READING ; state.CHECK_BOUNDS ; state.START ;
+--------------------+------------+-------------------+---------------+--------------------+-------------------+---------------+--------------------+-------------+
; state.START        ; 0          ; 0                 ; 0             ; 0                  ; 0                 ; 0             ; 0                  ; 0           ;
; state.CHECK_BOUNDS ; 0          ; 0                 ; 0             ; 0                  ; 0                 ; 0             ; 1                  ; 1           ;
; state.READING      ; 0          ; 0                 ; 0             ; 0                  ; 0                 ; 1             ; 0                  ; 1           ;
; state.READING_ACK  ; 0          ; 0                 ; 0             ; 0                  ; 1                 ; 0             ; 0                  ; 1           ;
; state.READING_WAIT ; 0          ; 0                 ; 0             ; 1                  ; 0                 ; 0             ; 0                  ; 1           ;
; state.WRITING      ; 0          ; 0                 ; 1             ; 0                  ; 0                 ; 0             ; 0                  ; 1           ;
; state.WRITING_ACK  ; 0          ; 1                 ; 0             ; 0                  ; 0                 ; 0             ; 0                  ; 1           ;
; state.NEXT         ; 1          ; 0                 ; 0             ; 0                  ; 0                 ; 0             ; 0                  ; 1           ;
+--------------------+------------+-------------------+---------------+--------------------+-------------------+---------------+--------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 82                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..70,72,74,75,77..80,83,84,86,93,95,96,111,113]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..70,72,74,75,77..80,83,84,86,93,95,96,111,113]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64..68,72,74,75,77..80,84,86,94..96,111,113]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64..68,72,74,75,77..80,84,86,94..96,111,113]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,69,72,80,84,86,93..96,111,113]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,69,72,80,84,86,93..96,111,113]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,69,70,72,84,86,95,96,111,113]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,69,70,72,84,86,95,96,111,113]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..3]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77,78,93,95]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,4,5,7,11,12,14..16,20,23,24,26..28,31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|end_beginbursttransfer                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][2]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][3]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][4]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][5]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][6]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][7]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][8]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][9]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][10]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][11]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][12]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][13]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][14]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][15]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][16]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][17]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][18]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][19]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][20]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][21]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][22]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][23]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][24]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][25]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][26]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][27]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][28]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][29]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][30]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|registers[4][31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_im:the_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_im:the_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..6]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12..15,28..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12..15,28..31]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|vga_display:vga_display_0|lb_write[12..15,28..31]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|vga_display:vga_display_0|avalon_master_burstcount[0..2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|avalon_master_burstcount[3]                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|vga_display:vga_display_0|avalon_master_burstcount[4]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|ram_write[0..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|burstcount[1,2]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                               ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,3,6,8..10,13,17..19,21,22,25,29]                                                                                                                                       ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                        ;
; soc:soc|soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                      ; Merged with soc:soc|soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                   ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|sx[0]                                                                                                                                                                                                                                     ; Merged with soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|dx[0]                                                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                             ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|byteenable[1]                                                                                                                                                                                                                             ; Merged with soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|byteenable[0]                                                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|byteenable[3]                                                                                                                                                                                                                             ; Merged with soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|byteenable[2]                                                                                                                                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][77]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][78]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][93]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][95]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|burstcount_register_lint[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[0,1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74,75]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74,75]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74,75]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74,75]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                               ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                              ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|dx[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burst_stalled                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                   ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                     ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                         ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                        ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                 ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                  ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                           ;
; soc:soc|vga_display:vga_display_0|state~2                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|vga_display:vga_display_0|state~3                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state~2                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state~3                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state~4                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state~5                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state~8                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state~9                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state~10                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state~11                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|state~2                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|state~3                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|state~4                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|state~5                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                          ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26..31]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|current_frame[26..31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|first_burst_stalled                                                                                                                                                                      ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[5]                                                                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[2,3]                                                                                                                                                            ; Merged with soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[4]                                                                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 2444                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                    ; Lost Fanouts                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                   ; Lost Fanouts                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                        ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                          ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                           ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; soc:soc|vga_display:vga_display_0|avalon_master_burstcount[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                ;
; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|burstcount[1]                                                                                                                                                                                                                           ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|burstcount_register_lint[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|burstcount_register_lint[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                               ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[3],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                                        ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                         ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                         ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                          ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][114],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ;                                ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                          ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[96],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78]                                                                                                              ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                     ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
; soc:soc|vga_display:vga_display_0|avalon_master_burstcount[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[2]                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                                   ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77]                                                                                                              ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[96]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[94]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                             ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[96]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[94]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                                                                                                 ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[96]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[31]                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[10]                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11]                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                    ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                                                                                        ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                   ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                  ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                   ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                                                                                            ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                               ; Stuck at GND                   ; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND                   ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4311  ;
; Number of registers using Synchronous Clear  ; 270   ;
; Number of registers using Synchronous Load   ; 393   ;
; Number of registers using Asynchronous Clear ; 2718  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2642  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc:soc|soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                ; 3       ;
; soc:soc|soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                                ; 3       ;
; soc:soc|soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                ; 1       ;
; soc:soc|soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                              ; 11      ;
; soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 848     ;
; soc:soc|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                ; 2       ;
; soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 914     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                      ; 15      ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                           ; 9       ;
; soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc:soc|soc_sdram:sdram|refresh_counter[14]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc|soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc|soc_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc|soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc|soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                      ; 2       ;
; soc:soc|soc_sdram:sdram|refresh_counter[5]                                                                                                                                                                                                                                                                                      ; 2       ;
; soc:soc|soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                      ; 2       ;
; soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; 11      ;
; soc:soc|soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc:soc|soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                               ; 1       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                    ; 29      ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                              ; 4       ;
; soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                       ; 3       ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                   ; 10      ;
; soc:soc|soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                         ; 1       ;
; soc:soc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                          ; 3       ;
; soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                    ; 3       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; soc:soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 142     ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                         ; 2       ;
; soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                           ; 2       ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; 2       ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; 2       ;
; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; 2       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; soc:soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; soc:soc|soc_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                                      ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                                      ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                                       ; 2       ;
; soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 86                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|registers[0][17]                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|registers[1][7]                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|registers[2][11]                                                                                                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|registers[3][11]                                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |WS2|soc:soc|soc_spi_0:spi_0|shift_reg[6]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|burstcount_register_lint[3]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|burstcount_register_lint[4]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|Timer:timer_64bit_0|enable[18]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|byteenable[0]                                                                                                                                                                                                                         ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|avalon_slave_readdata[1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |WS2|soc:soc|soc_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |WS2|soc:soc|soc_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |WS2|soc:soc|soc_spi_0:spi_0|data_to_cpu[7]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator|address_register[16]                                                                                                                                                                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|address_register[12]                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator|burstcount_register_lint[5]                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |WS2|soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|data_count[0]                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|rd_bytes[1]                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_data[0][17]                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|sprite_count[4]                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|dy[5]                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |WS2|soc:soc|Timer:timer_64bit_0|avalon_slave_readdata[7]                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|buffer_idx[3]                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|ram_addr[8]                                                                                                                                                                                                                                           ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|dx[8]                                                                                                                                                                                                                                 ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|sx[4]                                                                                                                                                                                                                                 ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|active_dqm[1]                                                                                                                                                                                                                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |WS2|soc:soc|vga_display:vga_display_0|registers[3][7]                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |WS2|soc:soc|soc_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|sy[10]                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|state                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[31]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|src_channel[0]                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |WS2|soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|return_state                                                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |WS2|soc:soc|soc_sdram:sdram|Selector36                                                                                                                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|src_channel[0]                                                                                                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |WS2|soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|src_channel[0]                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |WS2|soc:soc|soc_sdram:sdram|Selector29                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component|altsyncram_79j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_12g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------+
; Source assignments for soc:soc|soc_pll:pll ;
+----------------+-------+------+------------+
; Assignment     ; Value ; From ; To         ;
+----------------+-------+------+------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg ;
+----------------+-------+------+------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_pll:pll|soc_pll_stdsync_sv6:stdsync2|soc_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for soc:soc|soc_sdram:sdram                ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_012 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                 ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                 ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                             ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                          ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                          ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_79j2        ; Untyped                                                                          ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+------------------------------------------------+
; Parameter Name ; Value                    ; Type                                           ;
+----------------+--------------------------+------------------------------------------------+
; INIT_FILE      ; soc_onchip_memory2_0.hex ; String                                         ;
+----------------+--------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                 ;
+------------------------------------+--------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                              ;
; WIDTH_A                            ; 32                       ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                              ;
; WIDTH_B                            ; 1                        ; Untyped                                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                              ;
; INIT_FILE                          ; soc_onchip_memory2_0.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_12g1          ; Untyped                                              ;
+------------------------------------+--------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|vga_display:vga_display_0|vga_controller:vgac ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                      ;
; vlines         ; 1000001100 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_bli2      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 5     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 7     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 7     ; Signed Integer                                                                                                        ;
; ID                        ; 3     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 2     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001|soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_006|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_007|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_008|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_009|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_010|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_011|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_012|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_013|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_014|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_015|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_016|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_017|soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                              ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                              ;
; OUT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                              ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                              ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                              ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                              ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 65    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 66    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 68    ; Signed Integer                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 91    ; Signed Integer                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 92    ; Signed Integer                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 69    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 70    ; Signed Integer                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 93    ; Signed Integer                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 95    ; Signed Integer                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                              ;
; IN_ST_DATA_W                  ; 96    ; Signed Integer                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                              ;
; OUT_ST_DATA_W                 ; 114   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 83    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 84    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 86    ; Signed Integer                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 87    ; Signed Integer                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 88    ; Signed Integer                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 111   ; Signed Integer                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 113   ; Signed Integer                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                              ;
; IN_ST_DATA_W                  ; 114   ; Signed Integer                                                                                              ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                              ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                              ;
; OUT_ST_DATA_W                 ; 96    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc:soc|vga_display:vga_display_0|lpm_mult:Mult2 ;
+------------------------------------------------+----------+---------------------------------------+
; Parameter Name                                 ; Value    ; Type                                  ;
+------------------------------------------------+----------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8        ; Untyped                               ;
; LPM_WIDTHB                                     ; 10       ; Untyped                               ;
; LPM_WIDTHP                                     ; 18       ; Untyped                               ;
; LPM_WIDTHR                                     ; 18       ; Untyped                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                               ;
; LATENCY                                        ; 0        ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                               ;
; USE_EAB                                        ; OFF      ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_cms ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                               ;
+------------------------------------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc:soc|vga_display:vga_display_0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------------------+
; Parameter Name                                 ; Value    ; Type                                  ;
+------------------------------------------------+----------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8        ; Untyped                               ;
; LPM_WIDTHB                                     ; 10       ; Untyped                               ;
; LPM_WIDTHP                                     ; 18       ; Untyped                               ;
; LPM_WIDTHR                                     ; 18       ; Untyped                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                               ;
; LATENCY                                        ; 0        ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                               ;
; USE_EAB                                        ; OFF      ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_cms ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                               ;
+------------------------------------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc:soc|vga_display:vga_display_0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------+
; Parameter Name                                 ; Value    ; Type                                  ;
+------------------------------------------------+----------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 8        ; Untyped                               ;
; LPM_WIDTHB                                     ; 10       ; Untyped                               ;
; LPM_WIDTHP                                     ; 18       ; Untyped                               ;
; LPM_WIDTHR                                     ; 18       ; Untyped                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                               ;
; LATENCY                                        ; 0        ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                               ;
; USE_EAB                                        ; OFF      ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_cms ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                               ;
+------------------------------------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                      ;
+------------------------------------------------+----------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 15       ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 31       ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 31       ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_rns ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                   ;
+------------------------------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                      ;
; Entity Instance            ; soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
; Entity Instance            ; soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                    ;
; Entity Instance                       ; soc:soc|vga_display:vga_display_0|lpm_mult:Mult2                                     ;
;     -- LPM_WIDTHA                     ; 8                                                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                   ;
; Entity Instance                       ; soc:soc|vga_display:vga_display_0|lpm_mult:Mult1                                     ;
;     -- LPM_WIDTHA                     ; 8                                                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                   ;
; Entity Instance                       ; soc:soc|vga_display:vga_display_0|lpm_mult:Mult0                                     ;
;     -- LPM_WIDTHA                     ; 8                                                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                   ;
; Entity Instance                       ; soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                   ;
;     -- LPM_WIDTHB                     ; 15                                                                                   ;
;     -- LPM_WIDTHP                     ; 31                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                               ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; b[7..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; b[7..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                              ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005|soc_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_64bit_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_64bit_0_avalon_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:graphics_drawing_unit_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:graphics_drawing_unit_0_avalon_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_display_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_display_0_avalon_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|vga_display:vga_display_0|line_buffer:lb"                                                                                                                                         ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_b      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren_b      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_b[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_a         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; q_b[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; q_b[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|vga_display:vga_display_0|vga_controller:vgac"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_spi_0:spi_0"                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module"      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_pll:pll|soc_pll_altpll_lim2:sd1" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                              ;
+----------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_pll:pll"                 ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_test_bench:the_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-------------------------------+
; Port          ; Type   ; Severity ; Details                       ;
+---------------+--------+----------+-------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected        ;
+---------------+--------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc|soc_jtag_uart_0:jtag_uart_0"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "soc:soc"              ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; usb_gpx_export ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex5" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; En   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex4" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; En   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex3" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; En   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex2" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; En   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; En   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex0" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; En   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 4226                        ;
;     CLR               ; 1252                        ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 1158                        ;
;     ENA CLR           ; 1113                        ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SCLR SLD  ; 7                           ;
;     ENA CLR SLD       ; 155                         ;
;     ENA SCLR          ; 54                          ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 44                          ;
;     SCLR              ; 93                          ;
;     SLD               ; 10                          ;
;     plain             ; 149                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 5051                        ;
;     arith             ; 713                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 483                         ;
;         3 data inputs ; 229                         ;
;     normal            ; 4338                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 100                         ;
;         2 data inputs ; 538                         ;
;         3 data inputs ; 1359                        ;
;         4 data inputs ; 2326                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 200                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 3.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 01 01:23:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WS2 -c WS2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file blitter.sv
    Info (12023): Found entity 1: BlitterTest File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/Blitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_display.sv
    Info (12023): Found entity 1: vga_display File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/vga_display.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file graphics_drawing_unit.sv
    Info (12023): Found entity 1: graphics_drawing_unit File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/graphics_drawing_unit.sv Line: 1
    Info (12023): Found entity 2: Blitter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/graphics_drawing_unit.sv Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: soc File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: soc_irq_mapper File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_mm_interconnect_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux_002 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_demux_001 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_demux File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux_002 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_005_default_decode File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_005 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_004_default_decode File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_004 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_002_default_decode File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_002 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_default_decode File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/vga_display.sv
    Info (12023): Found entity 1: vga_display File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_usb_rst.v
    Info (12023): Found entity 1: soc_usb_rst File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_usb_gpx.v
    Info (12023): Found entity 1: soc_usb_gpx File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v
    Info (12023): Found entity 1: soc_timer_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v
    Info (12023): Found entity 1: soc_sysid_qsys_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_spi_0.v
    Info (12023): Found entity 1: soc_spi_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_spi_0.v Line: 41
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v
    Info (12023): Found entity 1: soc_sdram_input_efifo_module File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 21
    Info (12023): Found entity 2: soc_sdram File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v
    Info (12023): Found entity 1: soc_pll_dffpipe_l2c File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 37
    Info (12023): Found entity 2: soc_pll_stdsync_sv6 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 98
    Info (12023): Found entity 3: soc_pll_altpll_lim2 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 130
    Info (12023): Found entity 4: soc_pll File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 225
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_onchip_memory2_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0.v
    Info (12023): Found entity 1: soc_nios2_gen2_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: soc_nios2_gen2_0_cpu File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_test_bench File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v
    Info (12023): Found entity 1: soc_jtag_uart_0_sim_scfifo_w File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_jtag_uart_0_scfifo_w File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: soc_jtag_uart_0_sim_scfifo_r File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: soc_jtag_uart_0_scfifo_r File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: soc_jtag_uart_0 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 331
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/graphics_drawing_unit.sv
    Info (12023): Found entity 1: graphics_drawing_unit File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 1
    Info (12023): Found entity 2: Blitter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/timer.sv
    Info (12023): Found entity 1: Timer File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ws2.sv
    Info (12023): Found entity 1: WS2 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: line_buffer File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/line_buffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gdu_ram.v
    Info (12023): Found entity 1: gdu_ram File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/gdu_ram.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_spi_0.v Line: 402
Info (12127): Elaborating entity "WS2" for the top level hierarchy
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 83
Info (12128): Elaborating entity "soc" for hierarchy "soc:soc" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 118
Info (12128): Elaborating entity "Timer" for hierarchy "soc:soc|Timer:timer_64bit_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 158
Info (12128): Elaborating entity "graphics_drawing_unit" for hierarchy "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 180
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(132): truncated value with size 32 to match size of target (11) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 132
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(138): truncated value with size 32 to match size of target (11) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 138
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(139): truncated value with size 32 to match size of target (8) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 139
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(146): truncated value with size 32 to match size of target (11) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 146
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(147): truncated value with size 32 to match size of target (3) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 147
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(163): truncated value with size 32 to match size of target (8) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 163
Info (12128): Elaborating entity "gdu_ram" for hierarchy "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/gdu_ram.v Line: 97
Info (12130): Elaborated megafunction instantiation "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/gdu_ram.v Line: 97
Info (12133): Instantiated megafunction "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/gdu_ram.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79j2.tdf
    Info (12023): Found entity 1: altsyncram_79j2 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_79j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_79j2" for hierarchy "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|gdu_ram:ram|altsyncram:altsyncram_component|altsyncram_79j2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Blitter" for hierarchy "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 69
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(315): truncated value with size 32 to match size of target (16) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 315
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(316): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 316
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(318): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 318
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(351): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 351
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(352): truncated value with size 32 to match size of target (16) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 352
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(371): truncated value with size 32 to match size of target (16) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 371
Warning (10230): Verilog HDL assignment warning at graphics_drawing_unit.sv(372): truncated value with size 32 to match size of target (16) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 372
Info (12128): Elaborating entity "soc_jtag_uart_0" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 193
Info (12128): Elaborating entity "soc_jtag_uart_0_scfifo_w" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "soc_jtag_uart_0_scfifo_r" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc:soc|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_nios2_gen2_0" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 222
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_test_bench" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_test_bench:the_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_im:the_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_onchip_memory2_0" for hierarchy "soc:soc|soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 236
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12g1.tdf
    Info (12023): Found entity 1: altsyncram_12g1 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_12g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_12g1" for hierarchy "soc:soc|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_12g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_pll" for hierarchy "soc:soc|soc_pll:pll" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 263
Info (12128): Elaborating entity "soc_pll_stdsync_sv6" for hierarchy "soc:soc|soc_pll:pll|soc_pll_stdsync_sv6:stdsync2" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 296
Info (12128): Elaborating entity "soc_pll_dffpipe_l2c" for hierarchy "soc:soc|soc_pll:pll|soc_pll_stdsync_sv6:stdsync2|soc_pll_dffpipe_l2c:dffpipe3" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 116
Info (12128): Elaborating entity "soc_pll_altpll_lim2" for hierarchy "soc:soc|soc_pll:pll|soc_pll_altpll_lim2:sd1" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_pll.v Line: 302
Info (12128): Elaborating entity "soc_sdram" for hierarchy "soc:soc|soc_sdram:sdram" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 286
Info (12128): Elaborating entity "soc_sdram_input_efifo_module" for hierarchy "soc:soc|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 298
Info (12128): Elaborating entity "soc_spi_0" for hierarchy "soc:soc|soc_spi_0:spi_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 302
Info (12128): Elaborating entity "soc_sysid_qsys_0" for hierarchy "soc:soc|soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 309
Info (12128): Elaborating entity "soc_timer_0" for hierarchy "soc:soc|soc_timer_0:timer_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 320
Info (12128): Elaborating entity "soc_usb_gpx" for hierarchy "soc:soc|soc_usb_gpx:usb_gpx" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 328
Info (12128): Elaborating entity "soc_usb_rst" for hierarchy "soc:soc|soc_usb_rst:usb_rst" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 347
Info (12128): Elaborating entity "vga_display" for hierarchy "soc:soc|vga_display:vga_display_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 368
Warning (10230): Verilog HDL assignment warning at vga_display.sv(119): truncated value with size 32 to match size of target (10) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 119
Warning (10230): Verilog HDL assignment warning at vga_display.sv(153): truncated value with size 32 to match size of target (9) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 153
Warning (10230): Verilog HDL assignment warning at vga_display.sv(157): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 157
Warning (10230): Verilog HDL assignment warning at vga_display.sv(201): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 201
Warning (10230): Verilog HDL assignment warning at vga_display.sv(202): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 202
Warning (10230): Verilog HDL assignment warning at vga_display.sv(203): truncated value with size 32 to match size of target (4) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 203
Info (12128): Elaborating entity "vga_controller" for hierarchy "soc:soc|vga_display:vga_display_0|vga_controller:vgac" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "line_buffer" for hierarchy "soc:soc|vga_display:vga_display_0|line_buffer:lb" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/line_buffer.v Line: 97
Info (12130): Elaborated megafunction instantiation "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/line_buffer.v Line: 97
Info (12133): Instantiated megafunction "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/line_buffer.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bli2.tdf
    Info (12023): Found entity 1: altsyncram_bli2 File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bli2" for hierarchy "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_mm_interconnect_0" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 480
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_display_0_avalon_master_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1392
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:graphics_drawing_unit_0_avalon_master_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1452
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1512
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1572
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1636
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1700
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_display_0_avalon_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1764
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:graphics_drawing_unit_0_avalon_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1828
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_64bit_0_avalon_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1892
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1956
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2020
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2084
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2148
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2340
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2404
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2468
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_display_0_avalon_master_agent" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2549
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:graphics_drawing_unit_0_avalon_master_agent" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2630
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2711
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2792
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2876
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2917
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2958
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3042
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3083
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3124
Info (12128): Elaborating entity "soc_mm_interconnect_0_router" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5132
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_default_decode" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5164
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002_default_decode" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 197
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_004" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5196
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_004_default_decode" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_004:router_004|soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_005" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5212
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_005_default_decode" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_005:router_005|soc_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5454
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (3) File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5471
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux_001" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5488
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux_002" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5583
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5713
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux_001" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 5736
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_demux" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6047
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_demux_001" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6070
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6363
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux_002" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6475
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_002.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6636
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6702
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 6736
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 7003
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 7032
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_irq_mapper" for hierarchy "soc:soc|soc_irq_mapper:irq_mapper" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 489
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:soc|altera_reset_controller:rst_controller" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 552
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:soc|altera_reset_controller:rst_controller_001" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 615
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:soc|altera_reset_controller:rst_controller_003" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/soc.v Line: 741
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.01.01:24:07 Progress: Loading sld521eae75/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld521eae75/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[12]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 436
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[13]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 469
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[14]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 502
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[15]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 535
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[28]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 964
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[29]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 997
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[30]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 1030
        Warning (14320): Synthesized away node "soc:soc|vga_display:vga_display_0|line_buffer:lb|altsyncram:altsyncram_component|altsyncram_bli2:auto_generated|q_a[31]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf Line: 1063
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|buffer" is uninferred due to inappropriate RAM size File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 245
    Info (276004): RAM logic "soc:soc|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc:soc|vga_display:vga_display_0|Mult2" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 203
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc:soc|vga_display:vga_display_0|Mult1" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 202
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc:soc|vga_display:vga_display_0|Mult0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 201
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|Mult0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 296
Info (12130): Elaborated megafunction instantiation "soc:soc|vga_display:vga_display_0|lpm_mult:Mult2" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 203
Info (12133): Instantiated megafunction "soc:soc|vga_display:vga_display_0|lpm_mult:Mult2" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv Line: 203
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_cms.tdf
    Info (12023): Found entity 1: mult_cms File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/mult_cms.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 296
Info (12133): Instantiated megafunction "soc:soc|graphics_drawing_unit:graphics_drawing_unit_0|Blitter:blitter|lpm_mult:Mult0" with the following parameter: File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 296
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rns.tdf
    Info (12023): Found entity 1: mult_rns File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/db/mult_rns.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 52
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
Info (13000): Registers with preset signals will power-up high File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 50
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 19
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 441 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 209 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/output_files/WS2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 13
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 16
Info (21057): Implemented 8046 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 7691 logic cells
    Info (21064): Implemented 200 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 348 warnings
    Info: Peak virtual memory: 5020 megabytes
    Info: Processing ended: Sun May 01 01:24:30 2022
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/output_files/WS2.map.smsg.


