Writing verilog file '/home1/PD07/AMuthuKKumar/VLSI_PD/Project/Macro/LU_Macro/Synthesis_DC/results/LU/msrv32_lu.v'.
1
1
Information: No Scenarios exist, writing data for one virtual_scenario
Information: Creating directory ../results/LU/msrv32_lu.MCMM
Information: The default DEF output is in version 5.8. (DCT-320)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_0' for unconnected port 'clk_in'. (DDEFW-006)
Information: Completed PINS section  (DDEFW-016)
Information: No groups were written. (RPGP-018)
1
Warning: Failed to find cell expansion data in current design.  (PSYN-1240)
0
