# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:44:42 on Aug 30,2025
# vlog -reportprogress 300 full_sub.v "+acc" 
# -- Compiling module full_sub
# ** Error: full_sub.v(5): (vlog-2730) Undefined variable: 'abin'.
# -- Compiling module full_sub_tb
# ** Error: (vlog-13069) full_sub.v(18): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 12:44:43 on Aug 30,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog full_sub.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:45:49 on Aug 30,2025
# vlog -reportprogress 300 full_sub.v "+acc" 
# -- Compiling module full_sub
# -- Compiling module full_sub_tb
# ** Error: (vlog-13069) full_sub.v(18): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 12:45:49 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog full_sub.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:46:24 on Aug 30,2025
# vlog -reportprogress 300 full_sub.v "+acc" 
# -- Compiling module full_sub
# -- Compiling module full_sub_tb
# 
# Top level modules:
# 	full_sub_tb
# End time: 12:46:24 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim full_sub_tb 
# Start time: 12:46:24 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.full_sub_tb(fast)
# Loading work.full_sub(fast)
# a=0 b=1 bin=1 dif=0 bar=1
# a=1 b=1 bin=1 dif=1 bar=1
# a=1 b=0 bin=1 dif=0 bar=0
# a=0 b=1 bin=0 dif=1 bar=1
# a=1 b=1 bin=0 dif=0 bar=0
# a=1 b=0 bin=0 dif=1 bar=0
# End time: 12:47:05 on Aug 30,2025, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
