18:47:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
18:47:10 INFO  : XSCT server has started successfully.
18:47:10 INFO  : Successfully done setting XSCT server connection channel  
18:47:10 INFO  : Registering command handlers for Vitis TCF services
18:47:11 INFO  : plnx-install-location is set to ''
18:47:11 INFO  : Successfully done setting workspace for the tool. 
18:47:11 INFO  : Successfully done query RDI_DATADIR 
18:53:33 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:53:34 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:51:28 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
19:58:51 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
19:59:03 INFO  : XSCT server has started successfully.
19:59:03 INFO  : Successfully done setting XSCT server connection channel  
19:59:03 INFO  : plnx-install-location is set to ''
19:59:03 INFO  : Successfully done setting workspace for the tool. 
19:59:16 INFO  : Registering command handlers for Vitis TCF services
19:59:30 INFO  : Successfully done query RDI_DATADIR 
20:00:38 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
20:01:14 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:01:15 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:01:55 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
20:01:56 INFO  : Updating application flags with new BSP settings...
20:01:57 INFO  : Successfully updated application flags for project env2_1.
20:01:58 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:01:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
20:01:58 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
20:01:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:02:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
21:55:40 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
21:56:12 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
21:56:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
21:56:34 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
22:07:19 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
22:48:05 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
22:48:16 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:00:32 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:01:02 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:02:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:02:33 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:04:41 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:04:49 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:06:29 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:07:05 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:07:27 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:07:53 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:08:40 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:08:50 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:11:05 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:11:13 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:11:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:13:29 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:13:57 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:14:42 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:15:35 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:15:46 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:16:25 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:16:41 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:17:59 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:18:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:18:44 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:19:13 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:19:28 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:19:36 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:20:11 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:21:08 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:22:26 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
23:22:46 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:23:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:23:20 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:23:27 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
23:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
09:35:03 INFO  : XSCT server has started successfully.
09:35:03 INFO  : plnx-install-location is set to ''
09:35:03 INFO  : Successfully done setting XSCT server connection channel  
09:35:03 INFO  : Successfully done setting workspace for the tool. 
09:35:05 INFO  : Registering command handlers for Vitis TCF services
09:35:14 INFO  : Successfully done query RDI_DATADIR 
09:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:41:35 INFO  : 'jtag frequency' command is executed.
09:41:35 INFO  : Context for 'APU' is selected.
09:41:35 INFO  : System reset is completed.
09:41:38 INFO  : 'after 3000' command is executed.
09:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:41:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:41:39 INFO  : Context for 'APU' is selected.
09:41:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:40 INFO  : Context for 'APU' is selected.
09:41:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:41:40 INFO  : 'ps7_init' command is executed.
09:41:40 INFO  : 'ps7_post_config' command is executed.
09:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:41 INFO  : Memory regions updated for context APU
09:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:41 INFO  : 'con' command is executed.
09:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:41:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:43:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:43:58 INFO  : Disconnected from the channel tcfchan#1.
09:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:43:58 INFO  : 'jtag frequency' command is executed.
09:43:58 INFO  : Context for 'APU' is selected.
09:43:58 INFO  : System reset is completed.
09:44:01 INFO  : 'after 3000' command is executed.
09:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:44:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:44:02 INFO  : Context for 'APU' is selected.
09:44:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:03 INFO  : Context for 'APU' is selected.
09:44:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:44:04 INFO  : 'ps7_init' command is executed.
09:44:04 INFO  : 'ps7_post_config' command is executed.
09:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:04 INFO  : Memory regions updated for context APU
09:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:04 INFO  : 'con' command is executed.
09:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:44:10 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:44:15 INFO  : Disconnected from the channel tcfchan#2.
09:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:44:15 INFO  : 'jtag frequency' command is executed.
09:44:15 INFO  : Context for 'APU' is selected.
09:44:15 INFO  : System reset is completed.
09:44:18 INFO  : 'after 3000' command is executed.
09:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:44:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:44:19 INFO  : Context for 'APU' is selected.
09:44:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:21 INFO  : Context for 'APU' is selected.
09:44:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:44:21 INFO  : 'ps7_init' command is executed.
09:44:21 INFO  : 'ps7_post_config' command is executed.
09:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:21 INFO  : Memory regions updated for context APU
09:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:21 INFO  : 'con' command is executed.
09:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:44:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:44:49 INFO  : Disconnected from the channel tcfchan#3.
09:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:44:49 INFO  : 'jtag frequency' command is executed.
09:44:49 INFO  : Context for 'APU' is selected.
09:44:49 INFO  : System reset is completed.
09:44:52 INFO  : 'after 3000' command is executed.
09:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:44:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:44:54 INFO  : Context for 'APU' is selected.
09:44:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:55 INFO  : Context for 'APU' is selected.
09:44:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:44:55 INFO  : 'ps7_init' command is executed.
09:44:55 INFO  : 'ps7_post_config' command is executed.
09:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:56 INFO  : Memory regions updated for context APU
09:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:56 INFO  : 'con' command is executed.
09:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:45:35 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:45:39 INFO  : Disconnected from the channel tcfchan#4.
09:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:45:39 INFO  : 'jtag frequency' command is executed.
09:45:39 INFO  : Context for 'APU' is selected.
09:45:39 INFO  : System reset is completed.
09:45:42 INFO  : 'after 3000' command is executed.
09:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:45:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:45:43 INFO  : Context for 'APU' is selected.
09:45:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:45:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:45 INFO  : Context for 'APU' is selected.
09:45:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:45:46 INFO  : 'ps7_init' command is executed.
09:45:46 INFO  : 'ps7_post_config' command is executed.
09:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:46 INFO  : Memory regions updated for context APU
09:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:46 INFO  : 'con' command is executed.
09:45:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:45:59 INFO  : Disconnected from the channel tcfchan#5.
09:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:46:00 INFO  : 'jtag frequency' command is executed.
09:46:00 INFO  : Context for 'APU' is selected.
09:46:00 INFO  : System reset is completed.
09:46:03 INFO  : 'after 3000' command is executed.
09:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:46:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:46:04 INFO  : Context for 'APU' is selected.
09:46:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:05 INFO  : Context for 'APU' is selected.
09:46:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:46:06 INFO  : 'ps7_init' command is executed.
09:46:06 INFO  : 'ps7_post_config' command is executed.
09:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:06 INFO  : Memory regions updated for context APU
09:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:06 INFO  : 'con' command is executed.
09:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:51:58 INFO  : Disconnected from the channel tcfchan#6.
09:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:51:58 INFO  : 'jtag frequency' command is executed.
09:51:58 INFO  : Context for 'APU' is selected.
09:51:58 INFO  : System reset is completed.
09:52:01 INFO  : 'after 3000' command is executed.
09:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:52:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:52:03 INFO  : Context for 'APU' is selected.
09:52:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:04 INFO  : Context for 'APU' is selected.
09:52:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:52:04 INFO  : 'ps7_init' command is executed.
09:52:04 INFO  : 'ps7_post_config' command is executed.
09:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:05 INFO  : Memory regions updated for context APU
09:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:05 INFO  : 'con' command is executed.
09:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:52:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:52:17 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:52:20 INFO  : Disconnected from the channel tcfchan#7.
09:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:52:20 INFO  : 'jtag frequency' command is executed.
09:52:20 INFO  : Context for 'APU' is selected.
09:52:20 INFO  : System reset is completed.
09:52:23 INFO  : 'after 3000' command is executed.
09:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:52:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:52:25 INFO  : Context for 'APU' is selected.
09:52:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:26 INFO  : Context for 'APU' is selected.
09:52:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:52:26 INFO  : 'ps7_init' command is executed.
09:52:26 INFO  : 'ps7_post_config' command is executed.
09:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:27 INFO  : Memory regions updated for context APU
09:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:27 INFO  : 'con' command is executed.
09:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:52:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:53:13 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:53:17 INFO  : Disconnected from the channel tcfchan#8.
09:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:53:17 INFO  : 'jtag frequency' command is executed.
09:53:17 INFO  : Context for 'APU' is selected.
09:53:18 INFO  : System reset is completed.
09:53:21 INFO  : 'after 3000' command is executed.
09:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:53:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:53:22 INFO  : Context for 'APU' is selected.
09:53:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:23 INFO  : Context for 'APU' is selected.
09:53:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:53:24 INFO  : 'ps7_init' command is executed.
09:53:24 INFO  : 'ps7_post_config' command is executed.
09:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:24 INFO  : Memory regions updated for context APU
09:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:24 INFO  : 'con' command is executed.
09:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:54:16 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:54:20 INFO  : Disconnected from the channel tcfchan#9.
09:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:54:20 INFO  : 'jtag frequency' command is executed.
09:54:20 INFO  : Context for 'APU' is selected.
09:54:20 INFO  : System reset is completed.
09:54:23 INFO  : 'after 3000' command is executed.
09:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:54:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:54:25 INFO  : Context for 'APU' is selected.
09:54:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:26 INFO  : Context for 'APU' is selected.
09:54:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:54:26 INFO  : 'ps7_init' command is executed.
09:54:26 INFO  : 'ps7_post_config' command is executed.
09:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:27 INFO  : Memory regions updated for context APU
09:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:27 INFO  : 'con' command is executed.
09:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:54:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:55:25 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:55:30 INFO  : Disconnected from the channel tcfchan#10.
09:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:55:30 INFO  : 'jtag frequency' command is executed.
09:55:30 INFO  : Context for 'APU' is selected.
09:55:30 INFO  : System reset is completed.
09:55:33 INFO  : 'after 3000' command is executed.
09:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:55:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:55:34 INFO  : Context for 'APU' is selected.
09:55:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:36 INFO  : Context for 'APU' is selected.
09:55:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:55:36 INFO  : 'ps7_init' command is executed.
09:55:36 INFO  : 'ps7_post_config' command is executed.
09:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:36 INFO  : Memory regions updated for context APU
09:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:36 INFO  : 'con' command is executed.
09:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:55:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:57:53 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:57:57 INFO  : Disconnected from the channel tcfchan#11.
09:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:57:57 INFO  : 'jtag frequency' command is executed.
09:57:57 INFO  : Context for 'APU' is selected.
09:57:57 INFO  : System reset is completed.
09:58:00 INFO  : 'after 3000' command is executed.
09:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:58:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:58:01 INFO  : Context for 'APU' is selected.
09:58:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:03 INFO  : Context for 'APU' is selected.
09:58:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:58:03 INFO  : 'ps7_init' command is executed.
09:58:03 INFO  : 'ps7_post_config' command is executed.
09:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:04 INFO  : Memory regions updated for context APU
09:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:04 INFO  : 'con' command is executed.
09:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
09:59:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
09:59:32 INFO  : Disconnected from the channel tcfchan#12.
09:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:59:32 INFO  : 'jtag frequency' command is executed.
09:59:32 INFO  : Context for 'APU' is selected.
09:59:32 INFO  : System reset is completed.
09:59:35 INFO  : 'after 3000' command is executed.
09:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:59:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
09:59:36 INFO  : Context for 'APU' is selected.
09:59:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
09:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:38 INFO  : Context for 'APU' is selected.
09:59:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
09:59:38 INFO  : 'ps7_init' command is executed.
09:59:38 INFO  : 'ps7_post_config' command is executed.
09:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:38 INFO  : Memory regions updated for context APU
09:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:38 INFO  : 'con' command is executed.
09:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:59:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:00:38 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:00:42 INFO  : Disconnected from the channel tcfchan#13.
10:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:00:43 INFO  : 'jtag frequency' command is executed.
10:00:43 INFO  : Context for 'APU' is selected.
10:00:43 INFO  : System reset is completed.
10:00:46 INFO  : 'after 3000' command is executed.
10:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:00:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:00:47 INFO  : Context for 'APU' is selected.
10:00:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:48 INFO  : Context for 'APU' is selected.
10:00:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:00:49 INFO  : 'ps7_init' command is executed.
10:00:49 INFO  : 'ps7_post_config' command is executed.
10:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:49 INFO  : Memory regions updated for context APU
10:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:49 INFO  : 'con' command is executed.
10:00:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:00:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:04:03 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:04:07 INFO  : Disconnected from the channel tcfchan#14.
10:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:04:07 INFO  : 'jtag frequency' command is executed.
10:04:07 INFO  : Context for 'APU' is selected.
10:04:08 INFO  : System reset is completed.
10:04:11 INFO  : 'after 3000' command is executed.
10:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:04:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:04:12 INFO  : Context for 'APU' is selected.
10:04:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:13 INFO  : Context for 'APU' is selected.
10:04:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:04:13 INFO  : 'ps7_init' command is executed.
10:04:13 INFO  : 'ps7_post_config' command is executed.
10:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:14 INFO  : Memory regions updated for context APU
10:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:14 INFO  : 'con' command is executed.
10:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:04:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:04:42 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:05:11 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:05:15 INFO  : Disconnected from the channel tcfchan#15.
10:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:05:15 INFO  : 'jtag frequency' command is executed.
10:05:15 INFO  : Context for 'APU' is selected.
10:05:15 INFO  : System reset is completed.
10:05:18 INFO  : 'after 3000' command is executed.
10:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:05:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:05:20 INFO  : Context for 'APU' is selected.
10:05:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:21 INFO  : Context for 'APU' is selected.
10:05:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:05:21 INFO  : 'ps7_init' command is executed.
10:05:21 INFO  : 'ps7_post_config' command is executed.
10:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:21 INFO  : Memory regions updated for context APU
10:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:22 INFO  : 'con' command is executed.
10:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:05:37 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:05:40 INFO  : Disconnected from the channel tcfchan#16.
10:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:05:41 INFO  : 'jtag frequency' command is executed.
10:05:41 INFO  : Context for 'APU' is selected.
10:05:41 INFO  : System reset is completed.
10:05:44 INFO  : 'after 3000' command is executed.
10:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:05:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:05:45 INFO  : Context for 'APU' is selected.
10:05:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:47 INFO  : Context for 'APU' is selected.
10:05:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:05:47 INFO  : 'ps7_init' command is executed.
10:05:47 INFO  : 'ps7_post_config' command is executed.
10:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:47 INFO  : Memory regions updated for context APU
10:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:47 INFO  : 'con' command is executed.
10:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:07:47 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:07:51 INFO  : Disconnected from the channel tcfchan#17.
10:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:07:51 INFO  : 'jtag frequency' command is executed.
10:07:51 INFO  : Context for 'APU' is selected.
10:07:52 INFO  : System reset is completed.
10:07:55 INFO  : 'after 3000' command is executed.
10:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:07:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:07:56 INFO  : Context for 'APU' is selected.
10:07:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:57 INFO  : Context for 'APU' is selected.
10:07:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:07:57 INFO  : 'ps7_init' command is executed.
10:07:57 INFO  : 'ps7_post_config' command is executed.
10:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:58 INFO  : Memory regions updated for context APU
10:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:58 INFO  : 'con' command is executed.
10:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:09:27 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:09:31 INFO  : Disconnected from the channel tcfchan#18.
10:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:09:31 INFO  : 'jtag frequency' command is executed.
10:09:31 INFO  : Context for 'APU' is selected.
10:09:31 INFO  : System reset is completed.
10:09:34 INFO  : 'after 3000' command is executed.
10:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:09:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:09:35 INFO  : Context for 'APU' is selected.
10:09:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:37 INFO  : Context for 'APU' is selected.
10:09:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:09:37 INFO  : 'ps7_init' command is executed.
10:09:37 INFO  : 'ps7_post_config' command is executed.
10:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:37 INFO  : Memory regions updated for context APU
10:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:37 INFO  : 'con' command is executed.
10:09:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:18:56 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:18:59 INFO  : Disconnected from the channel tcfchan#19.
10:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:19:00 INFO  : 'jtag frequency' command is executed.
10:19:00 INFO  : Context for 'APU' is selected.
10:19:00 INFO  : System reset is completed.
10:19:03 INFO  : 'after 3000' command is executed.
10:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:19:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:19:04 INFO  : Context for 'APU' is selected.
10:19:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:06 INFO  : Context for 'APU' is selected.
10:19:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:19:06 INFO  : 'ps7_init' command is executed.
10:19:06 INFO  : 'ps7_post_config' command is executed.
10:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:06 INFO  : Memory regions updated for context APU
10:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:06 INFO  : 'con' command is executed.
10:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:19:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:19:30 INFO  : Disconnected from the channel tcfchan#20.
10:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:19:31 INFO  : 'jtag frequency' command is executed.
10:19:31 INFO  : Context for 'APU' is selected.
10:19:31 INFO  : System reset is completed.
10:19:34 INFO  : 'after 3000' command is executed.
10:19:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:19:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:19:35 INFO  : Context for 'APU' is selected.
10:19:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:37 INFO  : Context for 'APU' is selected.
10:19:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:19:37 INFO  : 'ps7_init' command is executed.
10:19:37 INFO  : 'ps7_post_config' command is executed.
10:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:37 INFO  : Memory regions updated for context APU
10:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:37 INFO  : 'con' command is executed.
10:19:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:19:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:20:49 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:20:53 INFO  : Disconnected from the channel tcfchan#21.
10:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:20:54 INFO  : 'jtag frequency' command is executed.
10:20:54 INFO  : Context for 'APU' is selected.
10:20:54 INFO  : System reset is completed.
10:20:57 INFO  : 'after 3000' command is executed.
10:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:20:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:20:58 INFO  : Context for 'APU' is selected.
10:21:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:21:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:00 INFO  : Context for 'APU' is selected.
10:21:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:21:00 INFO  : 'ps7_init' command is executed.
10:21:00 INFO  : 'ps7_post_config' command is executed.
10:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:00 INFO  : Memory regions updated for context APU
10:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:00 INFO  : 'con' command is executed.
10:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:22:06 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:22:10 INFO  : Disconnected from the channel tcfchan#22.
10:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:22:10 INFO  : 'jtag frequency' command is executed.
10:22:10 INFO  : Context for 'APU' is selected.
10:22:11 INFO  : System reset is completed.
10:22:14 INFO  : 'after 3000' command is executed.
10:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:22:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:22:15 INFO  : Context for 'APU' is selected.
10:22:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:16 INFO  : Context for 'APU' is selected.
10:22:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:22:17 INFO  : 'ps7_init' command is executed.
10:22:17 INFO  : 'ps7_post_config' command is executed.
10:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:17 INFO  : Memory regions updated for context APU
10:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:17 INFO  : 'con' command is executed.
10:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:27:49 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:27:52 INFO  : Disconnected from the channel tcfchan#23.
10:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:27:53 INFO  : 'jtag frequency' command is executed.
10:27:53 INFO  : Context for 'APU' is selected.
10:27:53 INFO  : System reset is completed.
10:27:56 INFO  : 'after 3000' command is executed.
10:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:27:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:27:57 INFO  : Context for 'APU' is selected.
10:27:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:58 INFO  : Context for 'APU' is selected.
10:27:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:27:59 INFO  : 'ps7_init' command is executed.
10:27:59 INFO  : 'ps7_post_config' command is executed.
10:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:59 INFO  : Memory regions updated for context APU
10:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:59 INFO  : 'con' command is executed.
10:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:28:43 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:29:02 INFO  : Disconnected from the channel tcfchan#24.
10:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:29:03 INFO  : 'jtag frequency' command is executed.
10:29:03 INFO  : Context for 'APU' is selected.
10:29:03 INFO  : System reset is completed.
10:29:06 INFO  : 'after 3000' command is executed.
10:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:29:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:29:07 INFO  : Context for 'APU' is selected.
10:29:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:29:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:09 INFO  : Context for 'APU' is selected.
10:29:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:29:09 INFO  : 'ps7_init' command is executed.
10:29:09 INFO  : 'ps7_post_config' command is executed.
10:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:09 INFO  : Memory regions updated for context APU
10:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:09 INFO  : 'con' command is executed.
10:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:29:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:32:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:32:18 INFO  : Disconnected from the channel tcfchan#25.
10:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:32:18 INFO  : 'jtag frequency' command is executed.
10:32:18 INFO  : Context for 'APU' is selected.
10:32:18 INFO  : System reset is completed.
10:32:21 INFO  : 'after 3000' command is executed.
10:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:32:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:32:23 INFO  : Context for 'APU' is selected.
10:32:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:32:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:24 INFO  : Context for 'APU' is selected.
10:32:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:32:24 INFO  : 'ps7_init' command is executed.
10:32:24 INFO  : 'ps7_post_config' command is executed.
10:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:25 INFO  : Memory regions updated for context APU
10:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:25 INFO  : 'con' command is executed.
10:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:32:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:33:01 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:33:05 INFO  : Disconnected from the channel tcfchan#26.
10:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:33:05 INFO  : 'jtag frequency' command is executed.
10:33:05 INFO  : Context for 'APU' is selected.
10:33:05 INFO  : System reset is completed.
10:33:08 INFO  : 'after 3000' command is executed.
10:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:33:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:33:10 INFO  : Context for 'APU' is selected.
10:33:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:11 INFO  : Context for 'APU' is selected.
10:33:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:33:11 INFO  : 'ps7_init' command is executed.
10:33:11 INFO  : 'ps7_post_config' command is executed.
10:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:12 INFO  : Memory regions updated for context APU
10:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:12 INFO  : 'con' command is executed.
10:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:35:42 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:35:46 INFO  : Disconnected from the channel tcfchan#27.
10:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:35:47 INFO  : 'jtag frequency' command is executed.
10:35:47 INFO  : Context for 'APU' is selected.
10:35:47 INFO  : System reset is completed.
10:35:50 INFO  : 'after 3000' command is executed.
10:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:35:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:35:51 INFO  : Context for 'APU' is selected.
10:35:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:52 INFO  : Context for 'APU' is selected.
10:35:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:35:53 INFO  : 'ps7_init' command is executed.
10:35:53 INFO  : 'ps7_post_config' command is executed.
10:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:53 INFO  : Memory regions updated for context APU
10:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:53 INFO  : 'con' command is executed.
10:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:40:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:41:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:41:24 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:41:37 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:41:48 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:41:53 INFO  : Disconnected from the channel tcfchan#28.
10:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:41:53 INFO  : 'jtag frequency' command is executed.
10:41:53 INFO  : Context for 'APU' is selected.
10:41:53 INFO  : System reset is completed.
10:41:56 INFO  : 'after 3000' command is executed.
10:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:41:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:41:57 INFO  : Context for 'APU' is selected.
10:41:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:59 INFO  : Context for 'APU' is selected.
10:41:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:41:59 INFO  : 'ps7_init' command is executed.
10:41:59 INFO  : 'ps7_post_config' command is executed.
10:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:00 INFO  : Memory regions updated for context APU
10:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:00 INFO  : 'con' command is executed.
10:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:42:54 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:42:58 INFO  : Disconnected from the channel tcfchan#29.
10:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:42:58 INFO  : 'jtag frequency' command is executed.
10:42:58 INFO  : Context for 'APU' is selected.
10:42:58 INFO  : System reset is completed.
10:43:01 INFO  : 'after 3000' command is executed.
10:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:43:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:43:02 INFO  : Context for 'APU' is selected.
10:43:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:43:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:04 INFO  : Context for 'APU' is selected.
10:43:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:43:04 INFO  : 'ps7_init' command is executed.
10:43:04 INFO  : 'ps7_post_config' command is executed.
10:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:04 INFO  : Memory regions updated for context APU
10:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:05 INFO  : 'con' command is executed.
10:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:44:00 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:44:04 INFO  : Disconnected from the channel tcfchan#30.
10:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:44:04 INFO  : 'jtag frequency' command is executed.
10:44:04 INFO  : Context for 'APU' is selected.
10:44:04 INFO  : System reset is completed.
10:44:07 INFO  : 'after 3000' command is executed.
10:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:44:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:44:09 INFO  : Context for 'APU' is selected.
10:44:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:10 INFO  : Context for 'APU' is selected.
10:44:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:44:11 INFO  : 'ps7_init' command is executed.
10:44:11 INFO  : 'ps7_post_config' command is executed.
10:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:11 INFO  : Memory regions updated for context APU
10:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:11 INFO  : 'con' command is executed.
10:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:45:11 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:45:14 INFO  : Disconnected from the channel tcfchan#31.
10:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:45:14 INFO  : 'jtag frequency' command is executed.
10:45:14 INFO  : Context for 'APU' is selected.
10:45:14 INFO  : System reset is completed.
10:45:17 INFO  : 'after 3000' command is executed.
10:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:45:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:45:19 INFO  : Context for 'APU' is selected.
10:45:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:20 INFO  : Context for 'APU' is selected.
10:45:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:45:21 INFO  : 'ps7_init' command is executed.
10:45:21 INFO  : 'ps7_post_config' command is executed.
10:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:21 INFO  : Memory regions updated for context APU
10:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:21 INFO  : 'con' command is executed.
10:45:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:07:13 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
11:08:25 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:08:29 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:08:29 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:08:29 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:08:30 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
11:08:30 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:08:34 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
11:09:16 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:09:25 INFO  : Disconnected from the channel tcfchan#32.
11:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:09:25 INFO  : 'jtag frequency' command is executed.
11:09:25 INFO  : Context for 'APU' is selected.
11:09:25 INFO  : System reset is completed.
11:09:28 INFO  : 'after 3000' command is executed.
11:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:09:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:09:30 INFO  : Context for 'APU' is selected.
11:09:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:30 INFO  : Context for 'APU' is selected.
11:09:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:09:30 INFO  : 'ps7_init' command is executed.
11:09:30 INFO  : 'ps7_post_config' command is executed.
11:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:30 INFO  : Memory regions updated for context APU
11:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:30 INFO  : 'con' command is executed.
11:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:10:20 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:10:24 INFO  : Disconnected from the channel tcfchan#35.
11:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:10:24 INFO  : 'jtag frequency' command is executed.
11:10:24 INFO  : Context for 'APU' is selected.
11:10:24 INFO  : System reset is completed.
11:10:27 INFO  : 'after 3000' command is executed.
11:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:10:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:10:28 INFO  : Context for 'APU' is selected.
11:10:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:28 INFO  : Context for 'APU' is selected.
11:10:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:10:29 INFO  : 'ps7_init' command is executed.
11:10:29 INFO  : 'ps7_post_config' command is executed.
11:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:29 INFO  : Memory regions updated for context APU
11:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:29 INFO  : 'con' command is executed.
11:10:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:10:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:12:21 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:12:25 INFO  : Disconnected from the channel tcfchan#36.
11:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:12:25 INFO  : 'jtag frequency' command is executed.
11:12:25 INFO  : Context for 'APU' is selected.
11:12:26 INFO  : System reset is completed.
11:12:29 INFO  : 'after 3000' command is executed.
11:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:12:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:12:30 INFO  : Context for 'APU' is selected.
11:12:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:30 INFO  : Context for 'APU' is selected.
11:12:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:12:30 INFO  : 'ps7_init' command is executed.
11:12:30 INFO  : 'ps7_post_config' command is executed.
11:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:30 INFO  : Memory regions updated for context APU
11:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:31 INFO  : 'con' command is executed.
11:12:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:13:02 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:13:24 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:13:38 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:13:44 INFO  : Disconnected from the channel tcfchan#37.
11:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:13:44 INFO  : 'jtag frequency' command is executed.
11:13:44 INFO  : Context for 'APU' is selected.
11:13:44 INFO  : System reset is completed.
11:13:47 INFO  : 'after 3000' command is executed.
11:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:13:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:13:48 INFO  : Context for 'APU' is selected.
11:13:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:13:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:48 INFO  : Context for 'APU' is selected.
11:13:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:13:49 INFO  : 'ps7_init' command is executed.
11:13:49 INFO  : 'ps7_post_config' command is executed.
11:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:49 INFO  : Memory regions updated for context APU
11:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:49 INFO  : 'con' command is executed.
11:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:14:44 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:14:48 INFO  : Disconnected from the channel tcfchan#38.
11:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:14:48 INFO  : 'jtag frequency' command is executed.
11:14:49 INFO  : Context for 'APU' is selected.
11:14:49 INFO  : System reset is completed.
11:14:52 INFO  : 'after 3000' command is executed.
11:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:14:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:14:53 INFO  : Context for 'APU' is selected.
11:14:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:53 INFO  : Context for 'APU' is selected.
11:14:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:14:53 INFO  : 'ps7_init' command is executed.
11:14:53 INFO  : 'ps7_post_config' command is executed.
11:14:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:54 INFO  : Memory regions updated for context APU
11:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:54 INFO  : 'con' command is executed.
11:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:22:05 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:22:09 INFO  : Disconnected from the channel tcfchan#39.
11:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:22:09 INFO  : 'jtag frequency' command is executed.
11:22:09 INFO  : Context for 'APU' is selected.
11:22:09 INFO  : System reset is completed.
11:22:12 INFO  : 'after 3000' command is executed.
11:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:22:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:22:13 INFO  : Context for 'APU' is selected.
11:22:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:13 INFO  : Context for 'APU' is selected.
11:22:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:22:14 INFO  : 'ps7_init' command is executed.
11:22:14 INFO  : 'ps7_post_config' command is executed.
11:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:14 INFO  : Memory regions updated for context APU
11:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:14 INFO  : 'con' command is executed.
11:22:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:22:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:22:53 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:22:57 INFO  : Disconnected from the channel tcfchan#40.
11:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:22:57 INFO  : 'jtag frequency' command is executed.
11:22:57 INFO  : Context for 'APU' is selected.
11:22:57 INFO  : System reset is completed.
11:23:00 INFO  : 'after 3000' command is executed.
11:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:23:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:23:01 INFO  : Context for 'APU' is selected.
11:23:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:01 INFO  : Context for 'APU' is selected.
11:23:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:23:01 INFO  : 'ps7_init' command is executed.
11:23:01 INFO  : 'ps7_post_config' command is executed.
11:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:02 INFO  : Memory regions updated for context APU
11:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:02 INFO  : 'con' command is executed.
11:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:23:58 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:24:02 INFO  : Disconnected from the channel tcfchan#41.
11:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:24:02 INFO  : 'jtag frequency' command is executed.
11:24:02 INFO  : Context for 'APU' is selected.
11:24:02 INFO  : System reset is completed.
11:24:05 INFO  : 'after 3000' command is executed.
11:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:24:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:24:07 INFO  : 'ps7_init' command is executed.
11:24:07 INFO  : 'ps7_post_config' command is executed.
11:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:07 INFO  : Memory regions updated for context APU
11:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:07 INFO  : 'con' command is executed.
11:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:25:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:25:29 INFO  : Disconnected from the channel tcfchan#42.
11:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:25:30 INFO  : 'jtag frequency' command is executed.
11:25:30 INFO  : Context for 'APU' is selected.
11:25:30 INFO  : System reset is completed.
11:25:33 INFO  : 'after 3000' command is executed.
11:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:25:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:25:34 INFO  : Context for 'APU' is selected.
11:25:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:34 INFO  : Context for 'APU' is selected.
11:25:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:25:34 INFO  : 'ps7_init' command is executed.
11:25:34 INFO  : 'ps7_post_config' command is executed.
11:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:35 INFO  : Memory regions updated for context APU
11:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:35 INFO  : 'con' command is executed.
11:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:47:10 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:47:14 INFO  : Disconnected from the channel tcfchan#43.
11:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:47:14 INFO  : 'jtag frequency' command is executed.
11:47:14 INFO  : Context for 'APU' is selected.
11:47:14 INFO  : System reset is completed.
11:47:17 INFO  : 'after 3000' command is executed.
11:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:47:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:47:19 INFO  : Context for 'APU' is selected.
11:47:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:19 INFO  : Context for 'APU' is selected.
11:47:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:47:19 INFO  : 'ps7_init' command is executed.
11:47:19 INFO  : 'ps7_post_config' command is executed.
11:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:19 INFO  : Memory regions updated for context APU
11:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:19 INFO  : 'con' command is executed.
11:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:47:58 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:48:02 INFO  : Disconnected from the channel tcfchan#44.
11:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:48:02 INFO  : 'jtag frequency' command is executed.
11:48:02 INFO  : Context for 'APU' is selected.
11:48:02 INFO  : System reset is completed.
11:48:05 INFO  : 'after 3000' command is executed.
11:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:48:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:48:07 INFO  : Context for 'APU' is selected.
11:48:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:07 INFO  : Context for 'APU' is selected.
11:48:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:48:07 INFO  : 'ps7_init' command is executed.
11:48:07 INFO  : 'ps7_post_config' command is executed.
11:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:07 INFO  : Memory regions updated for context APU
11:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:07 INFO  : 'con' command is executed.
11:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:00:05 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
12:00:23 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:00:28 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:00:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:00:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
12:00:28 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
12:00:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:00:34 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
12:02:33 INFO  : Disconnected from the channel tcfchan#45.
12:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:02:34 INFO  : 'jtag frequency' command is executed.
12:02:34 INFO  : Context for 'APU' is selected.
12:02:34 INFO  : System reset is completed.
12:02:37 INFO  : 'after 3000' command is executed.
12:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:02:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:02:38 INFO  : Context for 'APU' is selected.
12:02:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:38 INFO  : Context for 'APU' is selected.
12:02:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:02:38 INFO  : 'ps7_init' command is executed.
12:02:38 INFO  : 'ps7_post_config' command is executed.
12:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:39 INFO  : Memory regions updated for context APU
12:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:39 INFO  : 'con' command is executed.
12:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:03:18 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:03:21 INFO  : Disconnected from the channel tcfchan#48.
12:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:03:22 INFO  : 'jtag frequency' command is executed.
12:03:22 INFO  : Context for 'APU' is selected.
12:03:22 INFO  : System reset is completed.
12:03:25 INFO  : 'after 3000' command is executed.
12:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:03:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:03:26 INFO  : Context for 'APU' is selected.
12:03:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:26 INFO  : Context for 'APU' is selected.
12:03:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:03:26 INFO  : 'ps7_init' command is executed.
12:03:26 INFO  : 'ps7_post_config' command is executed.
12:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:27 INFO  : Memory regions updated for context APU
12:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:27 INFO  : 'con' command is executed.
12:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:03:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:03:40 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:03:43 INFO  : Disconnected from the channel tcfchan#49.
12:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:03:43 INFO  : 'jtag frequency' command is executed.
12:03:43 INFO  : Context for 'APU' is selected.
12:03:43 INFO  : System reset is completed.
12:03:46 INFO  : 'after 3000' command is executed.
12:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:03:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:03:47 INFO  : Context for 'APU' is selected.
12:03:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:47 INFO  : Context for 'APU' is selected.
12:03:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:03:48 INFO  : 'ps7_init' command is executed.
12:03:48 INFO  : 'ps7_post_config' command is executed.
12:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:48 INFO  : Memory regions updated for context APU
12:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:48 INFO  : 'con' command is executed.
12:03:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:03:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:05:31 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:05:35 INFO  : Disconnected from the channel tcfchan#50.
12:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:05:35 INFO  : 'jtag frequency' command is executed.
12:05:35 INFO  : Context for 'APU' is selected.
12:05:35 INFO  : System reset is completed.
12:05:38 INFO  : 'after 3000' command is executed.
12:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:05:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:05:39 INFO  : Context for 'APU' is selected.
12:05:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:05:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:39 INFO  : Context for 'APU' is selected.
12:05:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:05:39 INFO  : 'ps7_init' command is executed.
12:05:39 INFO  : 'ps7_post_config' command is executed.
12:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:40 INFO  : Memory regions updated for context APU
12:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:40 INFO  : 'con' command is executed.
12:05:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:10:53 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:11:39 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:14:31 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:14:37 INFO  : Disconnected from the channel tcfchan#51.
12:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:14:37 INFO  : 'jtag frequency' command is executed.
12:14:37 INFO  : Context for 'APU' is selected.
12:14:38 INFO  : System reset is completed.
12:14:41 INFO  : 'after 3000' command is executed.
12:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:14:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:14:42 INFO  : Context for 'APU' is selected.
12:14:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:42 INFO  : Context for 'APU' is selected.
12:14:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:14:42 INFO  : 'ps7_init' command is executed.
12:14:42 INFO  : 'ps7_post_config' command is executed.
12:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:42 INFO  : Memory regions updated for context APU
12:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:43 INFO  : 'con' command is executed.
12:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:19:01 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:19:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:19:35 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:19:42 INFO  : Disconnected from the channel tcfchan#52.
12:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:19:43 INFO  : 'jtag frequency' command is executed.
12:19:43 INFO  : Context for 'APU' is selected.
12:19:43 INFO  : System reset is completed.
12:19:46 INFO  : 'after 3000' command is executed.
12:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:19:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:19:47 INFO  : Context for 'APU' is selected.
12:19:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:47 INFO  : Context for 'APU' is selected.
12:19:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:19:47 INFO  : 'ps7_init' command is executed.
12:19:47 INFO  : 'ps7_post_config' command is executed.
12:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:48 INFO  : Memory regions updated for context APU
12:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:48 INFO  : 'con' command is executed.
12:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:20:09 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:20:13 INFO  : Disconnected from the channel tcfchan#53.
12:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:20:13 INFO  : 'jtag frequency' command is executed.
12:20:13 INFO  : Context for 'APU' is selected.
12:20:13 INFO  : System reset is completed.
12:20:16 INFO  : 'after 3000' command is executed.
12:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:20:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:20:18 INFO  : Context for 'APU' is selected.
12:20:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:18 INFO  : Context for 'APU' is selected.
12:20:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:20:18 INFO  : 'ps7_init' command is executed.
12:20:18 INFO  : 'ps7_post_config' command is executed.
12:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:18 INFO  : Memory regions updated for context APU
12:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:18 INFO  : 'con' command is executed.
12:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:21:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:21:38 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:21:43 INFO  : Disconnected from the channel tcfchan#54.
12:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:21:43 INFO  : 'jtag frequency' command is executed.
12:21:43 INFO  : Context for 'APU' is selected.
12:21:43 INFO  : System reset is completed.
12:21:46 INFO  : 'after 3000' command is executed.
12:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:21:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:21:47 INFO  : Context for 'APU' is selected.
12:21:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:47 INFO  : Context for 'APU' is selected.
12:21:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:21:47 INFO  : 'ps7_init' command is executed.
12:21:47 INFO  : 'ps7_post_config' command is executed.
12:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:48 INFO  : Memory regions updated for context APU
12:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : 'con' command is executed.
12:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:22:59 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:23:03 INFO  : Disconnected from the channel tcfchan#55.
12:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:23:03 INFO  : 'jtag frequency' command is executed.
12:23:03 INFO  : Context for 'APU' is selected.
12:23:03 INFO  : System reset is completed.
12:23:06 INFO  : 'after 3000' command is executed.
12:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:23:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:23:07 INFO  : Context for 'APU' is selected.
12:23:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:08 INFO  : Context for 'APU' is selected.
12:23:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:23:08 INFO  : 'ps7_init' command is executed.
12:23:08 INFO  : 'ps7_post_config' command is executed.
12:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:09 INFO  : Memory regions updated for context APU
12:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:09 INFO  : 'con' command is executed.
12:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:27:33 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:27:38 INFO  : Disconnected from the channel tcfchan#56.
12:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:27:38 INFO  : 'jtag frequency' command is executed.
12:27:38 INFO  : Context for 'APU' is selected.
12:27:38 INFO  : System reset is completed.
12:27:41 INFO  : 'after 3000' command is executed.
12:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:27:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:27:43 INFO  : Context for 'APU' is selected.
12:27:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:43 INFO  : Context for 'APU' is selected.
12:27:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:27:43 INFO  : 'ps7_init' command is executed.
12:27:43 INFO  : 'ps7_post_config' command is executed.
12:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:43 INFO  : Memory regions updated for context APU
12:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:43 INFO  : 'con' command is executed.
12:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:55:55 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
12:56:16 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:56:21 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:56:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:56:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
12:56:21 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
12:56:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:56:28 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
12:57:28 INFO  : Disconnected from the channel tcfchan#57.
12:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:57:28 INFO  : 'jtag frequency' command is executed.
12:57:28 INFO  : Context for 'APU' is selected.
12:57:29 INFO  : System reset is completed.
12:57:32 INFO  : 'after 3000' command is executed.
12:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:57:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:57:33 INFO  : Context for 'APU' is selected.
12:57:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:33 INFO  : Context for 'APU' is selected.
12:57:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:57:33 INFO  : 'ps7_init' command is executed.
12:57:33 INFO  : 'ps7_post_config' command is executed.
12:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:33 INFO  : Memory regions updated for context APU
12:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:34 INFO  : 'con' command is executed.
12:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:58:31 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:58:35 INFO  : Disconnected from the channel tcfchan#60.
12:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:58:35 INFO  : 'jtag frequency' command is executed.
12:58:35 INFO  : Context for 'APU' is selected.
12:58:35 INFO  : System reset is completed.
12:58:38 INFO  : 'after 3000' command is executed.
12:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:58:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:58:39 INFO  : Context for 'APU' is selected.
12:58:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:39 INFO  : Context for 'APU' is selected.
12:58:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:58:40 INFO  : 'ps7_init' command is executed.
12:58:40 INFO  : 'ps7_post_config' command is executed.
12:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:40 INFO  : Memory regions updated for context APU
12:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:40 INFO  : 'con' command is executed.
12:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:01:46 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:02:04 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:02:09 INFO  : Disconnected from the channel tcfchan#61.
13:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:02:10 INFO  : 'jtag frequency' command is executed.
13:02:10 INFO  : Context for 'APU' is selected.
13:02:10 INFO  : System reset is completed.
13:02:13 INFO  : 'after 3000' command is executed.
13:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:02:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:02:14 INFO  : Context for 'APU' is selected.
13:02:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:14 INFO  : Context for 'APU' is selected.
13:02:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:02:14 INFO  : 'ps7_init' command is executed.
13:02:14 INFO  : 'ps7_post_config' command is executed.
13:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:15 INFO  : Memory regions updated for context APU
13:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:15 INFO  : 'con' command is executed.
13:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:02:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:04:40 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:05:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:05:56 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:06:00 INFO  : Disconnected from the channel tcfchan#62.
13:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:06:00 INFO  : 'jtag frequency' command is executed.
13:06:00 INFO  : Context for 'APU' is selected.
13:06:00 INFO  : System reset is completed.
13:06:03 INFO  : 'after 3000' command is executed.
13:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:06:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:06:04 INFO  : Context for 'APU' is selected.
13:06:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:04 INFO  : Context for 'APU' is selected.
13:06:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:06:05 INFO  : 'ps7_init' command is executed.
13:06:05 INFO  : 'ps7_post_config' command is executed.
13:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:05 INFO  : Memory regions updated for context APU
13:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:05 INFO  : 'con' command is executed.
13:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:10:13 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:13:33 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:13:37 INFO  : Disconnected from the channel tcfchan#63.
13:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:13:37 INFO  : 'jtag frequency' command is executed.
13:13:37 INFO  : Context for 'APU' is selected.
13:13:37 INFO  : System reset is completed.
13:13:40 INFO  : 'after 3000' command is executed.
13:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:13:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:13:41 INFO  : Context for 'APU' is selected.
13:13:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:41 INFO  : Context for 'APU' is selected.
13:13:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:13:42 INFO  : 'ps7_init' command is executed.
13:13:42 INFO  : 'ps7_post_config' command is executed.
13:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:42 INFO  : Memory regions updated for context APU
13:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:42 INFO  : 'con' command is executed.
13:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:14:37 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:14:40 INFO  : Disconnected from the channel tcfchan#64.
13:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:14:41 INFO  : 'jtag frequency' command is executed.
13:14:41 INFO  : Context for 'APU' is selected.
13:14:41 INFO  : System reset is completed.
13:14:44 INFO  : 'after 3000' command is executed.
13:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:14:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:14:45 INFO  : Context for 'APU' is selected.
13:14:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:45 INFO  : Context for 'APU' is selected.
13:14:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:14:45 INFO  : 'ps7_init' command is executed.
13:14:45 INFO  : 'ps7_post_config' command is executed.
13:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:46 INFO  : Memory regions updated for context APU
13:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:46 INFO  : 'con' command is executed.
13:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:14:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:21:09 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:21:14 INFO  : Disconnected from the channel tcfchan#65.
13:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:21:14 INFO  : 'jtag frequency' command is executed.
13:21:14 INFO  : Context for 'APU' is selected.
13:21:14 INFO  : System reset is completed.
13:21:17 INFO  : 'after 3000' command is executed.
13:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:21:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:21:18 INFO  : Context for 'APU' is selected.
13:21:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:18 INFO  : Context for 'APU' is selected.
13:21:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:21:19 INFO  : 'ps7_init' command is executed.
13:21:19 INFO  : 'ps7_post_config' command is executed.
13:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:19 INFO  : Memory regions updated for context APU
13:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:19 INFO  : 'con' command is executed.
13:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:21:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:36:55 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:37:00 INFO  : Disconnected from the channel tcfchan#66.
13:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:37:00 INFO  : 'jtag frequency' command is executed.
13:37:00 INFO  : Context for 'APU' is selected.
13:37:00 INFO  : System reset is completed.
13:37:03 INFO  : 'after 3000' command is executed.
13:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:37:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:37:04 INFO  : Context for 'APU' is selected.
13:37:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:04 INFO  : Context for 'APU' is selected.
13:37:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:37:05 INFO  : 'ps7_init' command is executed.
13:37:05 INFO  : 'ps7_post_config' command is executed.
13:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:05 INFO  : Memory regions updated for context APU
13:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:06 INFO  : 'con' command is executed.
13:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:37:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:38:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:38:19 INFO  : Disconnected from the channel tcfchan#67.
13:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:38:19 INFO  : 'jtag frequency' command is executed.
13:38:19 INFO  : Context for 'APU' is selected.
13:38:19 INFO  : System reset is completed.
13:38:22 INFO  : 'after 3000' command is executed.
13:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:38:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:38:23 INFO  : Context for 'APU' is selected.
13:38:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:23 INFO  : Context for 'APU' is selected.
13:38:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:38:24 INFO  : 'ps7_init' command is executed.
13:38:24 INFO  : 'ps7_post_config' command is executed.
13:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:24 INFO  : Memory regions updated for context APU
13:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:24 INFO  : 'con' command is executed.
13:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:40:54 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:40:58 INFO  : Disconnected from the channel tcfchan#68.
13:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:40:58 INFO  : 'jtag frequency' command is executed.
13:40:58 INFO  : Context for 'APU' is selected.
13:40:58 INFO  : System reset is completed.
13:41:01 INFO  : 'after 3000' command is executed.
13:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:41:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:41:02 INFO  : Context for 'APU' is selected.
13:41:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:02 INFO  : Context for 'APU' is selected.
13:41:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:41:03 INFO  : 'ps7_init' command is executed.
13:41:03 INFO  : 'ps7_post_config' command is executed.
13:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:03 INFO  : Memory regions updated for context APU
13:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:04 INFO  : 'con' command is executed.
13:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:41:23 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:41:27 INFO  : Disconnected from the channel tcfchan#69.
13:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:41:27 INFO  : 'jtag frequency' command is executed.
13:41:27 INFO  : Context for 'APU' is selected.
13:41:27 INFO  : System reset is completed.
13:41:30 INFO  : 'after 3000' command is executed.
13:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:41:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:41:31 INFO  : Context for 'APU' is selected.
13:41:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:41:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:31 INFO  : Context for 'APU' is selected.
13:41:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:41:32 INFO  : 'ps7_init' command is executed.
13:41:32 INFO  : 'ps7_post_config' command is executed.
13:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:32 INFO  : Memory regions updated for context APU
13:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:32 INFO  : 'con' command is executed.
13:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:47:50 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:47:55 INFO  : Disconnected from the channel tcfchan#70.
13:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:47:55 INFO  : 'jtag frequency' command is executed.
13:47:55 INFO  : Context for 'APU' is selected.
13:47:55 INFO  : System reset is completed.
13:47:58 INFO  : 'after 3000' command is executed.
13:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:47:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:47:59 INFO  : Context for 'APU' is selected.
13:47:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:59 INFO  : Context for 'APU' is selected.
13:47:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:47:59 INFO  : 'ps7_init' command is executed.
13:47:59 INFO  : 'ps7_post_config' command is executed.
13:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:00 INFO  : Memory regions updated for context APU
13:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:00 INFO  : 'con' command is executed.
13:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
15:37:46 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
15:37:54 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
15:38:00 INFO  : Disconnected from the channel tcfchan#71.
15:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:38:00 INFO  : 'jtag frequency' command is executed.
15:38:00 INFO  : Context for 'APU' is selected.
15:38:00 INFO  : System reset is completed.
15:38:03 INFO  : 'after 3000' command is executed.
15:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:38:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
15:38:04 INFO  : Context for 'APU' is selected.
15:38:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
15:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:04 INFO  : Context for 'APU' is selected.
15:38:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
15:38:04 INFO  : 'ps7_init' command is executed.
15:38:04 INFO  : 'ps7_post_config' command is executed.
15:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:05 INFO  : Memory regions updated for context APU
15:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:05 INFO  : 'con' command is executed.
15:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
15:38:53 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
15:38:58 INFO  : Disconnected from the channel tcfchan#72.
15:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:38:58 INFO  : 'jtag frequency' command is executed.
15:38:58 INFO  : Context for 'APU' is selected.
15:38:59 INFO  : System reset is completed.
15:39:02 INFO  : 'after 3000' command is executed.
15:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:39:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
15:39:03 INFO  : Context for 'APU' is selected.
15:39:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
15:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:03 INFO  : Context for 'APU' is selected.
15:39:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
15:39:03 INFO  : 'ps7_init' command is executed.
15:39:03 INFO  : 'ps7_post_config' command is executed.
15:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:03 INFO  : Memory regions updated for context APU
15:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:04 INFO  : 'con' command is executed.
15:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
15:42:10 INFO  : Disconnected from the channel tcfchan#73.
10:54:15 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
10:54:23 INFO  : XSCT server has started successfully.
10:54:23 INFO  : Successfully done setting XSCT server connection channel  
10:54:23 INFO  : plnx-install-location is set to ''
10:54:23 INFO  : Successfully done setting workspace for the tool. 
10:54:30 INFO  : Registering command handlers for Vitis TCF services
10:54:39 INFO  : Successfully done query RDI_DATADIR 
10:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:56:12 INFO  : 'jtag frequency' command is executed.
10:56:12 INFO  : Context for 'APU' is selected.
10:56:12 INFO  : System reset is completed.
10:56:15 INFO  : 'after 3000' command is executed.
10:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:56:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:56:16 INFO  : Context for 'APU' is selected.
10:56:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:16 INFO  : Context for 'APU' is selected.
10:56:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:56:17 INFO  : 'ps7_init' command is executed.
10:56:17 INFO  : 'ps7_post_config' command is executed.
10:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:17 INFO  : Memory regions updated for context APU
10:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:17 INFO  : 'con' command is executed.
10:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:03:18 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:03:26 INFO  : Disconnected from the channel tcfchan#1.
11:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:03:26 INFO  : 'jtag frequency' command is executed.
11:03:26 INFO  : Context for 'APU' is selected.
11:03:27 INFO  : System reset is completed.
11:03:30 INFO  : 'after 3000' command is executed.
11:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:03:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:03:31 INFO  : Context for 'APU' is selected.
11:03:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:32 INFO  : Context for 'APU' is selected.
11:03:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:03:33 INFO  : 'ps7_init' command is executed.
11:03:33 INFO  : 'ps7_post_config' command is executed.
11:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:33 INFO  : Memory regions updated for context APU
11:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:33 INFO  : 'con' command is executed.
11:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:06:42 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:06:51 INFO  : Disconnected from the channel tcfchan#2.
11:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:06:51 INFO  : 'jtag frequency' command is executed.
11:06:51 INFO  : Context for 'APU' is selected.
11:06:51 INFO  : System reset is completed.
11:06:54 INFO  : 'after 3000' command is executed.
11:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:06:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:06:56 INFO  : Context for 'APU' is selected.
11:06:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:58 INFO  : Context for 'APU' is selected.
11:06:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:06:58 INFO  : 'ps7_init' command is executed.
11:06:58 INFO  : 'ps7_post_config' command is executed.
11:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:58 INFO  : Memory regions updated for context APU
11:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:58 INFO  : 'con' command is executed.
11:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:06:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:07:11 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:07:15 INFO  : Disconnected from the channel tcfchan#3.
11:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:07:15 INFO  : 'jtag frequency' command is executed.
11:07:15 INFO  : Context for 'APU' is selected.
11:07:15 INFO  : System reset is completed.
11:07:18 INFO  : 'after 3000' command is executed.
11:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:07:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:07:20 INFO  : Context for 'APU' is selected.
11:07:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:21 INFO  : Context for 'APU' is selected.
11:07:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:07:21 INFO  : 'ps7_init' command is executed.
11:07:21 INFO  : 'ps7_post_config' command is executed.
11:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:22 INFO  : Memory regions updated for context APU
11:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:22 INFO  : 'con' command is executed.
11:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:07:50 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:07:55 INFO  : Disconnected from the channel tcfchan#4.
11:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:07:55 INFO  : 'jtag frequency' command is executed.
11:07:55 INFO  : Context for 'APU' is selected.
11:07:55 INFO  : System reset is completed.
11:07:58 INFO  : 'after 3000' command is executed.
11:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:07:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:07:59 INFO  : Context for 'APU' is selected.
11:08:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:08:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:01 INFO  : Context for 'APU' is selected.
11:08:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:08:01 INFO  : 'ps7_init' command is executed.
11:08:01 INFO  : 'ps7_post_config' command is executed.
11:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:01 INFO  : Memory regions updated for context APU
11:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:01 INFO  : 'con' command is executed.
11:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:47:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
11:47:13 INFO  : XSCT server has started successfully.
11:47:13 INFO  : Successfully done setting XSCT server connection channel  
11:47:13 INFO  : plnx-install-location is set to ''
11:47:13 INFO  : Successfully done setting workspace for the tool. 
11:47:17 INFO  : Registering command handlers for Vitis TCF services
11:47:27 INFO  : Successfully done query RDI_DATADIR 
11:48:51 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
11:49:05 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:49:11 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:49:11 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:49:11 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:49:11 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
11:49:11 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:49:16 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
11:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:49:30 INFO  : 'jtag frequency' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : System reset is completed.
11:49:33 INFO  : 'after 3000' command is executed.
11:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:49:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:49:34 INFO  : Context for 'APU' is selected.
11:49:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:34 INFO  : Context for 'APU' is selected.
11:49:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:49:35 INFO  : 'ps7_init' command is executed.
11:49:35 INFO  : 'ps7_post_config' command is executed.
11:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:35 INFO  : Memory regions updated for context APU
11:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:35 INFO  : 'con' command is executed.
11:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:51:01 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:51:11 INFO  : Disconnected from the channel tcfchan#3.
11:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:51:11 INFO  : 'jtag frequency' command is executed.
11:51:11 INFO  : Context for 'APU' is selected.
11:51:11 INFO  : System reset is completed.
11:51:14 INFO  : 'after 3000' command is executed.
11:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:51:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:51:15 INFO  : Context for 'APU' is selected.
11:51:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:16 INFO  : Context for 'APU' is selected.
11:51:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:51:16 INFO  : 'ps7_init' command is executed.
11:51:17 INFO  : 'ps7_post_config' command is executed.
11:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:17 INFO  : Memory regions updated for context APU
11:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : 'con' command is executed.
11:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:53:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:53:49 INFO  : Disconnected from the channel tcfchan#4.
11:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:53:49 INFO  : 'jtag frequency' command is executed.
11:53:49 INFO  : Context for 'APU' is selected.
11:53:49 INFO  : System reset is completed.
11:53:52 INFO  : 'after 3000' command is executed.
11:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:53:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:53:54 INFO  : Context for 'APU' is selected.
11:53:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:54 INFO  : Context for 'APU' is selected.
11:53:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:53:54 INFO  : 'ps7_init' command is executed.
11:53:54 INFO  : 'ps7_post_config' command is executed.
11:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:54 INFO  : Memory regions updated for context APU
11:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:54 INFO  : 'con' command is executed.
11:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:54:30 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:54:34 INFO  : Disconnected from the channel tcfchan#5.
11:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:54:34 INFO  : 'jtag frequency' command is executed.
11:54:34 INFO  : Context for 'APU' is selected.
11:54:34 INFO  : System reset is completed.
11:54:37 INFO  : 'after 3000' command is executed.
11:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:54:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:54:39 INFO  : Context for 'APU' is selected.
11:54:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:39 INFO  : Context for 'APU' is selected.
11:54:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:54:39 INFO  : 'ps7_init' command is executed.
11:54:39 INFO  : 'ps7_post_config' command is executed.
11:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:40 INFO  : Memory regions updated for context APU
11:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:40 INFO  : 'con' command is executed.
11:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:57:10 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:57:14 INFO  : Disconnected from the channel tcfchan#6.
11:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:57:15 INFO  : 'jtag frequency' command is executed.
11:57:15 INFO  : Context for 'APU' is selected.
11:57:15 INFO  : System reset is completed.
11:57:18 INFO  : 'after 3000' command is executed.
11:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:57:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:57:19 INFO  : Context for 'APU' is selected.
11:57:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:19 INFO  : Context for 'APU' is selected.
11:57:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:57:20 INFO  : 'ps7_init' command is executed.
11:57:20 INFO  : 'ps7_post_config' command is executed.
11:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:20 INFO  : Memory regions updated for context APU
11:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:20 INFO  : 'con' command is executed.
11:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:57:25 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:57:31 INFO  : Disconnected from the channel tcfchan#7.
11:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:57:31 INFO  : 'jtag frequency' command is executed.
11:57:31 INFO  : Context for 'APU' is selected.
11:57:31 INFO  : System reset is completed.
11:57:34 INFO  : 'after 3000' command is executed.
11:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:57:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:57:36 INFO  : Context for 'APU' is selected.
11:57:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:57:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:36 INFO  : Context for 'APU' is selected.
11:57:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:57:36 INFO  : 'ps7_init' command is executed.
11:57:36 INFO  : 'ps7_post_config' command is executed.
11:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:37 INFO  : Memory regions updated for context APU
11:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:37 INFO  : 'con' command is executed.
11:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:58:20 INFO  : Disconnected from the channel tcfchan#8.
11:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:58:21 INFO  : 'jtag frequency' command is executed.
11:58:21 INFO  : Context for 'APU' is selected.
11:58:21 INFO  : System reset is completed.
11:58:24 INFO  : 'after 3000' command is executed.
11:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:58:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:58:25 INFO  : Context for 'APU' is selected.
11:58:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:25 INFO  : Context for 'APU' is selected.
11:58:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:58:25 INFO  : 'ps7_init' command is executed.
11:58:25 INFO  : 'ps7_post_config' command is executed.
11:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:26 INFO  : Memory regions updated for context APU
11:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:26 INFO  : 'con' command is executed.
11:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:58:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:00:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:00:18 INFO  : Disconnected from the channel tcfchan#9.
12:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:00:18 INFO  : 'jtag frequency' command is executed.
12:00:18 INFO  : Context for 'APU' is selected.
12:00:18 INFO  : System reset is completed.
12:00:21 INFO  : 'after 3000' command is executed.
12:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:00:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:00:23 INFO  : Context for 'APU' is selected.
12:00:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:00:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:23 INFO  : Context for 'APU' is selected.
12:00:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:00:23 INFO  : 'ps7_init' command is executed.
12:00:24 INFO  : 'ps7_post_config' command is executed.
12:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:24 INFO  : Memory regions updated for context APU
12:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:24 INFO  : 'con' command is executed.
12:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:39:04 INFO  : Disconnected from the channel tcfchan#10.
12:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:39:05 INFO  : 'jtag frequency' command is executed.
12:39:05 INFO  : Context for 'APU' is selected.
12:39:05 INFO  : System reset is completed.
12:39:08 INFO  : 'after 3000' command is executed.
12:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:39:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:39:09 INFO  : Context for 'APU' is selected.
12:39:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:09 INFO  : Context for 'APU' is selected.
12:39:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:39:09 INFO  : 'ps7_init' command is executed.
12:39:09 INFO  : 'ps7_post_config' command is executed.
12:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:10 INFO  : Memory regions updated for context APU
12:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:10 INFO  : 'con' command is executed.
12:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:40:06 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:41:51 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:42:00 INFO  : Disconnected from the channel tcfchan#11.
12:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:42:00 INFO  : 'jtag frequency' command is executed.
12:42:00 INFO  : Context for 'APU' is selected.
12:42:00 INFO  : System reset is completed.
12:42:03 INFO  : 'after 3000' command is executed.
12:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:42:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:42:05 INFO  : Context for 'APU' is selected.
12:42:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:05 INFO  : Context for 'APU' is selected.
12:42:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:42:05 INFO  : 'ps7_init' command is executed.
12:42:05 INFO  : 'ps7_post_config' command is executed.
12:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:05 INFO  : Memory regions updated for context APU
12:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:06 INFO  : 'con' command is executed.
12:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:42:17 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:42:20 INFO  : Disconnected from the channel tcfchan#14.
12:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:42:20 INFO  : 'jtag frequency' command is executed.
12:42:20 INFO  : Context for 'APU' is selected.
12:42:20 INFO  : System reset is completed.
12:42:23 INFO  : 'after 3000' command is executed.
12:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:42:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:42:24 INFO  : Context for 'APU' is selected.
12:42:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:24 INFO  : Context for 'APU' is selected.
12:42:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:42:25 INFO  : 'ps7_init' command is executed.
12:42:25 INFO  : 'ps7_post_config' command is executed.
12:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:25 INFO  : Memory regions updated for context APU
12:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:25 INFO  : 'con' command is executed.
12:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:44:43 INFO  : Disconnected from the channel tcfchan#15.
12:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:44:44 INFO  : 'jtag frequency' command is executed.
12:44:44 INFO  : Context for 'APU' is selected.
12:44:44 INFO  : System reset is completed.
12:44:47 INFO  : 'after 3000' command is executed.
12:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:44:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:44:48 INFO  : Context for 'APU' is selected.
12:44:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:48 INFO  : Context for 'APU' is selected.
12:44:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:44:49 INFO  : 'ps7_init' command is executed.
12:44:49 INFO  : 'ps7_post_config' command is executed.
12:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:49 INFO  : Memory regions updated for context APU
12:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:49 INFO  : 'con' command is executed.
12:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:45:01 INFO  : Disconnected from the channel tcfchan#16.
12:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:45:01 INFO  : 'jtag frequency' command is executed.
12:45:01 INFO  : Context for 'APU' is selected.
12:45:01 INFO  : System reset is completed.
12:45:04 INFO  : 'after 3000' command is executed.
12:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:45:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:45:05 INFO  : Context for 'APU' is selected.
12:45:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:45:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:05 INFO  : Context for 'APU' is selected.
12:45:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:45:06 INFO  : 'ps7_init' command is executed.
12:45:06 INFO  : 'ps7_post_config' command is executed.
12:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:06 INFO  : Memory regions updated for context APU
12:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:06 INFO  : 'con' command is executed.
12:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:46:06 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
12:46:16 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:46:44 INFO  : Disconnected from the channel tcfchan#17.
12:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:46:44 INFO  : 'jtag frequency' command is executed.
12:46:44 INFO  : Context for 'APU' is selected.
12:46:44 INFO  : System reset is completed.
12:46:47 INFO  : 'after 3000' command is executed.
12:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:46:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:46:49 INFO  : Context for 'APU' is selected.
12:46:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:49 INFO  : Context for 'APU' is selected.
12:46:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:46:49 INFO  : 'ps7_init' command is executed.
12:46:49 INFO  : 'ps7_post_config' command is executed.
12:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:49 INFO  : Memory regions updated for context APU
12:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:49 INFO  : 'con' command is executed.
12:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:47:04 INFO  : Disconnected from the channel tcfchan#20.
12:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:47:04 INFO  : 'jtag frequency' command is executed.
12:47:04 INFO  : Context for 'APU' is selected.
12:47:04 INFO  : System reset is completed.
12:47:07 INFO  : 'after 3000' command is executed.
12:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:47:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:47:09 INFO  : Context for 'APU' is selected.
12:47:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:09 INFO  : Context for 'APU' is selected.
12:47:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:47:09 INFO  : 'ps7_init' command is executed.
12:47:09 INFO  : 'ps7_post_config' command is executed.
12:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:09 INFO  : Memory regions updated for context APU
12:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:09 INFO  : 'con' command is executed.
12:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:47:18 INFO  : Disconnected from the channel tcfchan#21.
12:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:47:18 INFO  : 'jtag frequency' command is executed.
12:47:18 INFO  : Context for 'APU' is selected.
12:47:18 INFO  : System reset is completed.
12:47:21 INFO  : 'after 3000' command is executed.
12:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:47:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:47:23 INFO  : Context for 'APU' is selected.
12:47:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:47:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:23 INFO  : Context for 'APU' is selected.
12:47:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:47:23 INFO  : 'ps7_init' command is executed.
12:47:23 INFO  : 'ps7_post_config' command is executed.
12:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:23 INFO  : Memory regions updated for context APU
12:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:23 INFO  : 'con' command is executed.
12:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:47:38 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:47:46 INFO  : Disconnected from the channel tcfchan#22.
12:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:47:47 INFO  : 'jtag frequency' command is executed.
12:47:47 INFO  : Context for 'APU' is selected.
12:47:47 INFO  : System reset is completed.
12:47:50 INFO  : 'after 3000' command is executed.
12:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:47:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:47:51 INFO  : Context for 'APU' is selected.
12:47:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:51 INFO  : Context for 'APU' is selected.
12:47:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:47:51 INFO  : 'ps7_init' command is executed.
12:47:51 INFO  : 'ps7_post_config' command is executed.
12:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:52 INFO  : Memory regions updated for context APU
12:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:52 INFO  : 'con' command is executed.
12:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:48:58 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:49:06 INFO  : Disconnected from the channel tcfchan#23.
12:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:49:07 INFO  : 'jtag frequency' command is executed.
12:49:07 INFO  : Context for 'APU' is selected.
12:49:07 INFO  : System reset is completed.
12:49:10 INFO  : 'after 3000' command is executed.
12:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:49:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:49:11 INFO  : Context for 'APU' is selected.
12:49:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:11 INFO  : Context for 'APU' is selected.
12:49:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:49:11 INFO  : 'ps7_init' command is executed.
12:49:11 INFO  : 'ps7_post_config' command is executed.
12:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:12 INFO  : Memory regions updated for context APU
12:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:12 INFO  : 'con' command is executed.
12:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:50:29 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:50:37 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:50:52 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:50:56 INFO  : Disconnected from the channel tcfchan#24.
12:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:50:56 INFO  : 'jtag frequency' command is executed.
12:50:56 INFO  : Context for 'APU' is selected.
12:50:56 INFO  : System reset is completed.
12:50:59 INFO  : 'after 3000' command is executed.
12:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:51:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:51:01 INFO  : Context for 'APU' is selected.
12:51:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:01 INFO  : Context for 'APU' is selected.
12:51:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:51:01 INFO  : 'ps7_init' command is executed.
12:51:01 INFO  : 'ps7_post_config' command is executed.
12:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:01 INFO  : Memory regions updated for context APU
12:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:01 INFO  : 'con' command is executed.
12:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:52:04 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:53:39 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:53:53 INFO  : Disconnected from the channel tcfchan#25.
12:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:53:53 INFO  : 'jtag frequency' command is executed.
12:53:53 INFO  : Context for 'APU' is selected.
12:53:53 INFO  : System reset is completed.
12:53:56 INFO  : 'after 3000' command is executed.
12:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:53:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:53:58 INFO  : Context for 'APU' is selected.
12:53:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:58 INFO  : Context for 'APU' is selected.
12:53:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:53:58 INFO  : 'ps7_init' command is executed.
12:53:58 INFO  : 'ps7_post_config' command is executed.
12:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:59 INFO  : Memory regions updated for context APU
12:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:59 INFO  : 'con' command is executed.
12:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
17:44:58 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
17:45:18 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
17:45:24 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:45:24 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:45:24 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
17:45:24 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
17:45:24 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:45:30 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
17:46:26 INFO  : Disconnected from the channel tcfchan#30.
17:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:46:27 INFO  : 'jtag frequency' command is executed.
17:46:27 INFO  : Context for 'APU' is selected.
17:46:27 INFO  : System reset is completed.
17:46:30 INFO  : 'after 3000' command is executed.
17:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:46:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
17:46:31 INFO  : Context for 'APU' is selected.
17:46:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
17:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:31 INFO  : Context for 'APU' is selected.
17:46:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
17:46:32 INFO  : 'ps7_init' command is executed.
17:46:32 INFO  : 'ps7_post_config' command is executed.
17:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:32 INFO  : Memory regions updated for context APU
17:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:32 INFO  : 'con' command is executed.
17:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
17:46:38 INFO  : Disconnected from the channel tcfchan#33.
17:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:46:38 INFO  : 'jtag frequency' command is executed.
17:46:38 INFO  : Context for 'APU' is selected.
17:46:38 INFO  : System reset is completed.
17:46:41 INFO  : 'after 3000' command is executed.
17:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:46:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
17:46:43 INFO  : Context for 'APU' is selected.
17:46:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
17:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:43 INFO  : Context for 'APU' is selected.
17:46:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
17:46:43 INFO  : 'ps7_init' command is executed.
17:46:43 INFO  : 'ps7_post_config' command is executed.
17:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:43 INFO  : Memory regions updated for context APU
17:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:43 INFO  : 'con' command is executed.
17:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:13:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
18:13:16 INFO  : XSCT server has started successfully.
18:13:16 INFO  : Successfully done setting XSCT server connection channel  
18:13:16 INFO  : plnx-install-location is set to ''
18:13:16 INFO  : Successfully done setting workspace for the tool. 
18:13:21 INFO  : Registering command handlers for Vitis TCF services
18:13:35 INFO  : Successfully done query RDI_DATADIR 
18:13:43 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
18:15:18 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
18:15:22 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:15:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:15:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
18:15:22 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
18:15:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:15:27 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
18:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:15:47 INFO  : 'jtag frequency' command is executed.
18:15:47 INFO  : Context for 'APU' is selected.
18:15:47 INFO  : System reset is completed.
18:15:50 INFO  : 'after 3000' command is executed.
18:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:15:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:15:51 INFO  : Context for 'APU' is selected.
18:15:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:51 INFO  : Context for 'APU' is selected.
18:15:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:15:52 INFO  : 'ps7_init' command is executed.
18:15:52 INFO  : 'ps7_post_config' command is executed.
18:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:53 INFO  : Memory regions updated for context APU
18:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:53 INFO  : 'con' command is executed.
18:15:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:16:19 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
18:16:26 INFO  : Disconnected from the channel tcfchan#3.
18:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:16:27 INFO  : 'jtag frequency' command is executed.
18:16:27 INFO  : Context for 'APU' is selected.
18:16:27 INFO  : System reset is completed.
18:16:30 INFO  : 'after 3000' command is executed.
18:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:16:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:16:31 INFO  : Context for 'APU' is selected.
18:16:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:31 INFO  : Context for 'APU' is selected.
18:16:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:16:32 INFO  : 'ps7_init' command is executed.
18:16:32 INFO  : 'ps7_post_config' command is executed.
18:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:32 INFO  : Memory regions updated for context APU
18:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:32 INFO  : 'con' command is executed.
18:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:16:51 INFO  : Disconnected from the channel tcfchan#4.
18:16:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:16:52 INFO  : 'jtag frequency' command is executed.
18:16:52 INFO  : Context for 'APU' is selected.
18:16:52 INFO  : System reset is completed.
18:16:55 INFO  : 'after 3000' command is executed.
18:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:16:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:16:56 INFO  : Context for 'APU' is selected.
18:16:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:16:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:56 INFO  : Context for 'APU' is selected.
18:16:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:16:56 INFO  : 'ps7_init' command is executed.
18:16:56 INFO  : 'ps7_post_config' command is executed.
18:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:57 INFO  : Memory regions updated for context APU
18:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:57 INFO  : 'con' command is executed.
18:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:29:59 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
18:30:14 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
18:30:19 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:30:19 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:30:19 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
18:30:19 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
18:30:19 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:30:24 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
18:30:49 INFO  : Disconnected from the channel tcfchan#5.
18:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:30:50 INFO  : 'jtag frequency' command is executed.
18:30:50 INFO  : Context for 'APU' is selected.
18:30:50 INFO  : System reset is completed.
18:30:53 INFO  : 'after 3000' command is executed.
18:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:30:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:30:55 INFO  : Context for 'APU' is selected.
18:30:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:55 INFO  : Context for 'APU' is selected.
18:30:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:30:55 INFO  : 'ps7_init' command is executed.
18:30:55 INFO  : 'ps7_post_config' command is executed.
18:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:55 INFO  : Memory regions updated for context APU
18:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:55 INFO  : 'con' command is executed.
18:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:31:39 INFO  : Disconnected from the channel tcfchan#8.
18:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:31:39 INFO  : 'jtag frequency' command is executed.
18:31:39 INFO  : Context for 'APU' is selected.
18:31:39 INFO  : System reset is completed.
18:31:42 INFO  : 'after 3000' command is executed.
18:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:31:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:31:43 INFO  : Context for 'APU' is selected.
18:31:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:43 INFO  : Context for 'APU' is selected.
18:31:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:31:44 INFO  : 'ps7_init' command is executed.
18:31:44 INFO  : 'ps7_post_config' command is executed.
18:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:44 INFO  : Memory regions updated for context APU
18:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:44 INFO  : 'con' command is executed.
18:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:31:51 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
18:31:57 INFO  : Disconnected from the channel tcfchan#9.
18:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:31:57 INFO  : 'jtag frequency' command is executed.
18:31:57 INFO  : Context for 'APU' is selected.
18:31:58 INFO  : System reset is completed.
18:32:01 INFO  : 'after 3000' command is executed.
18:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:32:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:32:02 INFO  : Context for 'APU' is selected.
18:32:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:02 INFO  : Context for 'APU' is selected.
18:32:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:32:03 INFO  : 'ps7_init' command is executed.
18:32:03 INFO  : 'ps7_post_config' command is executed.
18:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:03 INFO  : Memory regions updated for context APU
18:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:03 INFO  : 'con' command is executed.
18:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
18:54:21 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
18:54:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
18:54:50 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:54:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
18:54:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
18:54:51 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
18:54:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:54:56 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
18:55:37 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
18:55:39 INFO  : Disconnected from the channel tcfchan#10.
18:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:55:40 INFO  : 'jtag frequency' command is executed.
18:55:40 INFO  : Context for 'APU' is selected.
18:55:40 INFO  : System reset is completed.
18:55:43 INFO  : 'after 3000' command is executed.
18:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:55:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
18:55:44 INFO  : Context for 'APU' is selected.
18:55:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
18:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:44 INFO  : Context for 'APU' is selected.
18:55:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
18:55:45 INFO  : 'ps7_init' command is executed.
18:55:45 INFO  : 'ps7_post_config' command is executed.
18:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:45 INFO  : Memory regions updated for context APU
18:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:45 INFO  : 'con' command is executed.
18:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
19:11:13 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
19:11:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
19:11:32 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:11:32 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
19:11:32 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
19:11:32 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
19:11:32 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:11:38 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
19:13:54 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
19:14:00 INFO  : Disconnected from the channel tcfchan#13.
19:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:14:01 INFO  : 'jtag frequency' command is executed.
19:14:01 INFO  : Context for 'APU' is selected.
19:14:01 INFO  : System reset is completed.
19:14:04 INFO  : 'after 3000' command is executed.
19:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:14:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
19:14:05 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
19:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:05 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
19:14:06 INFO  : 'ps7_init' command is executed.
19:14:06 INFO  : 'ps7_post_config' command is executed.
19:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:06 INFO  : Memory regions updated for context APU
19:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:06 INFO  : 'con' command is executed.
19:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
19:15:21 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
19:15:25 INFO  : Disconnected from the channel tcfchan#16.
19:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:15:26 INFO  : 'jtag frequency' command is executed.
19:15:26 INFO  : Context for 'APU' is selected.
19:15:26 INFO  : System reset is completed.
19:15:29 INFO  : 'after 3000' command is executed.
19:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:15:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
19:15:31 INFO  : Context for 'APU' is selected.
19:15:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
19:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:31 INFO  : Context for 'APU' is selected.
19:15:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
19:15:31 INFO  : 'ps7_init' command is executed.
19:15:31 INFO  : 'ps7_post_config' command is executed.
19:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:32 INFO  : Memory regions updated for context APU
19:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:32 INFO  : 'con' command is executed.
19:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
19:16:13 INFO  : Disconnected from the channel tcfchan#17.
10:32:36 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
10:32:40 INFO  : XSCT server has started successfully.
10:32:40 INFO  : Successfully done setting XSCT server connection channel  
10:32:40 INFO  : plnx-install-location is set to ''
10:32:40 INFO  : Successfully done setting workspace for the tool. 
10:32:49 INFO  : Registering command handlers for Vitis TCF services
10:32:59 INFO  : Successfully done query RDI_DATADIR 
10:33:30 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:33:52 INFO  : 'jtag frequency' command is executed.
10:33:52 INFO  : Context for 'APU' is selected.
10:33:52 INFO  : System reset is completed.
10:33:55 INFO  : 'after 3000' command is executed.
10:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:33:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:33:57 INFO  : Context for 'APU' is selected.
10:33:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:57 INFO  : Context for 'APU' is selected.
10:33:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:33:57 INFO  : 'ps7_init' command is executed.
10:33:57 INFO  : 'ps7_post_config' command is executed.
10:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:58 INFO  : Memory regions updated for context APU
10:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:58 INFO  : 'con' command is executed.
10:33:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:34:10 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:34:12 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:34:13 INFO  : Disconnected from the channel tcfchan#1.
10:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:34:14 INFO  : 'jtag frequency' command is executed.
10:34:14 INFO  : Context for 'APU' is selected.
10:34:14 INFO  : System reset is completed.
10:34:17 INFO  : 'after 3000' command is executed.
10:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:34:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:34:18 INFO  : Context for 'APU' is selected.
10:34:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:20 INFO  : Context for 'APU' is selected.
10:34:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:34:20 INFO  : 'ps7_init' command is executed.
10:34:20 INFO  : 'ps7_post_config' command is executed.
10:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:20 INFO  : Memory regions updated for context APU
10:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:20 INFO  : 'con' command is executed.
10:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:34:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:34:51 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:34:54 INFO  : Disconnected from the channel tcfchan#2.
10:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:34:54 INFO  : 'jtag frequency' command is executed.
10:34:54 INFO  : Context for 'APU' is selected.
10:34:54 INFO  : System reset is completed.
10:34:57 INFO  : 'after 3000' command is executed.
10:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:34:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:34:59 INFO  : Context for 'APU' is selected.
10:35:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:00 INFO  : Context for 'APU' is selected.
10:35:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:35:01 INFO  : 'ps7_init' command is executed.
10:35:01 INFO  : 'ps7_post_config' command is executed.
10:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:01 INFO  : Memory regions updated for context APU
10:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:01 INFO  : 'con' command is executed.
10:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:35:22 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:35:28 INFO  : Disconnected from the channel tcfchan#3.
10:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:35:29 INFO  : 'jtag frequency' command is executed.
10:35:29 INFO  : Context for 'APU' is selected.
10:35:29 INFO  : System reset is completed.
10:35:32 INFO  : 'after 3000' command is executed.
10:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:35:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:35:33 INFO  : Context for 'APU' is selected.
10:35:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:35 INFO  : Context for 'APU' is selected.
10:35:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:35:35 INFO  : 'ps7_init' command is executed.
10:35:35 INFO  : 'ps7_post_config' command is executed.
10:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:35 INFO  : Memory regions updated for context APU
10:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:36 INFO  : 'con' command is executed.
10:35:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:35:53 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:35:56 INFO  : Disconnected from the channel tcfchan#4.
10:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:35:56 INFO  : 'jtag frequency' command is executed.
10:35:56 INFO  : Context for 'APU' is selected.
10:35:56 INFO  : System reset is completed.
10:35:59 INFO  : 'after 3000' command is executed.
10:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:36:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:36:03 INFO  : Context for 'APU' is selected.
10:36:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:04 INFO  : Context for 'APU' is selected.
10:36:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:36:05 INFO  : 'ps7_init' command is executed.
10:36:05 INFO  : 'ps7_post_config' command is executed.
10:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:05 INFO  : Memory regions updated for context APU
10:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:05 INFO  : 'con' command is executed.
10:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:37:00 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:37:02 INFO  : Disconnected from the channel tcfchan#5.
10:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:37:02 INFO  : 'jtag frequency' command is executed.
10:37:02 INFO  : Context for 'APU' is selected.
10:37:02 INFO  : System reset is completed.
10:37:05 INFO  : 'after 3000' command is executed.
10:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:37:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:37:07 INFO  : Context for 'APU' is selected.
10:37:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:37:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:08 INFO  : Context for 'APU' is selected.
10:37:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:37:08 INFO  : 'ps7_init' command is executed.
10:37:08 INFO  : 'ps7_post_config' command is executed.
10:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:09 INFO  : Memory regions updated for context APU
10:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:09 INFO  : 'con' command is executed.
10:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:37:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:41:35 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:41:58 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:42:01 INFO  : Disconnected from the channel tcfchan#6.
10:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:42:01 INFO  : 'jtag frequency' command is executed.
10:42:01 INFO  : Context for 'APU' is selected.
10:42:01 INFO  : System reset is completed.
10:42:04 INFO  : 'after 3000' command is executed.
10:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:42:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:42:05 INFO  : Context for 'APU' is selected.
10:42:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:07 INFO  : Context for 'APU' is selected.
10:42:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:42:07 INFO  : 'ps7_init' command is executed.
10:42:07 INFO  : 'ps7_post_config' command is executed.
10:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:07 INFO  : Memory regions updated for context APU
10:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:08 INFO  : 'con' command is executed.
10:42:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:42:08 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
10:42:11 INFO  : Disconnected from the channel tcfchan#7.
10:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:42:11 INFO  : 'jtag frequency' command is executed.
10:42:11 INFO  : Context for 'APU' is selected.
10:42:11 INFO  : System reset is completed.
10:42:14 INFO  : 'after 3000' command is executed.
10:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:42:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
10:42:16 INFO  : Context for 'APU' is selected.
10:42:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
10:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:17 INFO  : Context for 'APU' is selected.
10:42:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
10:42:18 INFO  : 'ps7_init' command is executed.
10:42:18 INFO  : 'ps7_post_config' command is executed.
10:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:18 INFO  : Memory regions updated for context APU
10:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:18 INFO  : 'con' command is executed.
10:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
10:42:33 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:10:40 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
11:11:17 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:11:22 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:11:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
11:11:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
11:11:22 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
11:11:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:11:27 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
11:11:53 INFO  : Disconnected from the channel tcfchan#8.
11:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:11:54 INFO  : 'jtag frequency' command is executed.
11:11:54 INFO  : Context for 'APU' is selected.
11:11:54 INFO  : System reset is completed.
11:11:57 INFO  : 'after 3000' command is executed.
11:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:11:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:11:58 INFO  : Context for 'APU' is selected.
11:11:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:58 INFO  : Context for 'APU' is selected.
11:11:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:11:58 INFO  : 'ps7_init' command is executed.
11:11:58 INFO  : 'ps7_post_config' command is executed.
11:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:59 INFO  : Memory regions updated for context APU
11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : 'con' command is executed.
11:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:11:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:12:22 INFO  : Disconnected from the channel tcfchan#11.
11:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:12:22 INFO  : 'jtag frequency' command is executed.
11:12:22 INFO  : Context for 'APU' is selected.
11:12:22 INFO  : System reset is completed.
11:12:25 INFO  : 'after 3000' command is executed.
11:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:12:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:12:26 INFO  : Context for 'APU' is selected.
11:12:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:26 INFO  : Context for 'APU' is selected.
11:12:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:12:27 INFO  : 'ps7_init' command is executed.
11:12:27 INFO  : 'ps7_post_config' command is executed.
11:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:27 INFO  : Memory regions updated for context APU
11:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:27 INFO  : 'con' command is executed.
11:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:12:34 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:12:43 INFO  : Disconnected from the channel tcfchan#12.
11:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:12:43 INFO  : 'jtag frequency' command is executed.
11:12:43 INFO  : Context for 'APU' is selected.
11:12:43 INFO  : System reset is completed.
11:12:46 INFO  : 'after 3000' command is executed.
11:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:12:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:12:48 INFO  : Context for 'APU' is selected.
11:12:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:48 INFO  : Context for 'APU' is selected.
11:12:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:12:48 INFO  : 'ps7_init' command is executed.
11:12:48 INFO  : 'ps7_post_config' command is executed.
11:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:48 INFO  : Memory regions updated for context APU
11:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:48 INFO  : 'con' command is executed.
11:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:13:19 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:13:22 INFO  : Disconnected from the channel tcfchan#14.
11:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:13:22 INFO  : 'jtag frequency' command is executed.
11:13:22 INFO  : Context for 'APU' is selected.
11:13:22 INFO  : System reset is completed.
11:13:25 INFO  : 'after 3000' command is executed.
11:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:13:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:13:26 INFO  : Context for 'APU' is selected.
11:13:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:26 INFO  : Context for 'APU' is selected.
11:13:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:13:26 INFO  : 'ps7_init' command is executed.
11:13:26 INFO  : 'ps7_post_config' command is executed.
11:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:27 INFO  : Memory regions updated for context APU
11:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:27 INFO  : 'con' command is executed.
11:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:13:59 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:14:06 INFO  : Disconnected from the channel tcfchan#15.
11:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:14:06 INFO  : 'jtag frequency' command is executed.
11:14:06 INFO  : Context for 'APU' is selected.
11:14:06 INFO  : System reset is completed.
11:14:09 INFO  : 'after 3000' command is executed.
11:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:14:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:14:10 INFO  : Context for 'APU' is selected.
11:14:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:11 INFO  : Context for 'APU' is selected.
11:14:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:14:11 INFO  : 'ps7_init' command is executed.
11:14:11 INFO  : 'ps7_post_config' command is executed.
11:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:11 INFO  : Memory regions updated for context APU
11:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:11 INFO  : 'con' command is executed.
11:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:14:28 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:14:30 INFO  : Disconnected from the channel tcfchan#16.
11:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:14:30 INFO  : 'jtag frequency' command is executed.
11:14:30 INFO  : Context for 'APU' is selected.
11:14:30 INFO  : System reset is completed.
11:14:33 INFO  : 'after 3000' command is executed.
11:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:14:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:14:35 INFO  : Context for 'APU' is selected.
11:14:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:35 INFO  : Context for 'APU' is selected.
11:14:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:14:35 INFO  : 'ps7_init' command is executed.
11:14:35 INFO  : 'ps7_post_config' command is executed.
11:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:35 INFO  : Memory regions updated for context APU
11:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:35 INFO  : 'con' command is executed.
11:14:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:15:15 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:15:22 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:15:24 INFO  : Disconnected from the channel tcfchan#17.
11:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:15:24 INFO  : 'jtag frequency' command is executed.
11:15:25 INFO  : Context for 'APU' is selected.
11:15:25 INFO  : System reset is completed.
11:15:28 INFO  : 'after 3000' command is executed.
11:15:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:15:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:15:29 INFO  : Context for 'APU' is selected.
11:15:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:29 INFO  : Context for 'APU' is selected.
11:15:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:15:29 INFO  : 'ps7_init' command is executed.
11:15:29 INFO  : 'ps7_post_config' command is executed.
11:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:29 INFO  : Memory regions updated for context APU
11:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:30 INFO  : 'con' command is executed.
11:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
11:33:34 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
11:33:36 INFO  : Disconnected from the channel tcfchan#18.
11:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:33:37 INFO  : 'jtag frequency' command is executed.
11:33:37 INFO  : Context for 'APU' is selected.
11:33:37 INFO  : System reset is completed.
11:33:40 INFO  : 'after 3000' command is executed.
11:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:33:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
11:33:41 INFO  : Context for 'APU' is selected.
11:33:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
11:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:41 INFO  : Context for 'APU' is selected.
11:33:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
11:33:41 INFO  : 'ps7_init' command is executed.
11:33:41 INFO  : 'ps7_post_config' command is executed.
11:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:42 INFO  : Memory regions updated for context APU
11:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:42 INFO  : 'con' command is executed.
11:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:03:59 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
12:04:50 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:04:54 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:04:54 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:04:54 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
12:04:54 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
12:04:54 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:05:00 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
12:05:58 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:06:01 INFO  : Disconnected from the channel tcfchan#19.
12:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:06:01 INFO  : 'jtag frequency' command is executed.
12:06:01 INFO  : Context for 'APU' is selected.
12:06:01 INFO  : System reset is completed.
12:06:04 INFO  : 'after 3000' command is executed.
12:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:06:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:06:05 INFO  : Context for 'APU' is selected.
12:06:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:05 INFO  : Context for 'APU' is selected.
12:06:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:06:06 INFO  : 'ps7_init' command is executed.
12:06:06 INFO  : 'ps7_post_config' command is executed.
12:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:06 INFO  : Memory regions updated for context APU
12:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:06 INFO  : 'con' command is executed.
12:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:06:28 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:06:41 INFO  : Disconnected from the channel tcfchan#22.
12:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:06:41 INFO  : 'jtag frequency' command is executed.
12:06:41 INFO  : Context for 'APU' is selected.
12:06:41 INFO  : System reset is completed.
12:06:44 INFO  : 'after 3000' command is executed.
12:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:06:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:06:45 INFO  : Context for 'APU' is selected.
12:06:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:06:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:45 INFO  : Context for 'APU' is selected.
12:06:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:06:46 INFO  : 'ps7_init' command is executed.
12:06:46 INFO  : 'ps7_post_config' command is executed.
12:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:46 INFO  : Memory regions updated for context APU
12:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:46 INFO  : 'con' command is executed.
12:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:26:43 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
12:29:13 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
12:29:30 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:29:34 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:29:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
12:29:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
12:29:34 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
12:29:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:29:40 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
12:31:26 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:31:51 INFO  : Disconnected from the channel tcfchan#23.
12:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:31:51 INFO  : 'jtag frequency' command is executed.
12:31:51 INFO  : Context for 'APU' is selected.
12:31:51 INFO  : System reset is completed.
12:31:54 INFO  : 'after 3000' command is executed.
12:31:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:31:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:31:56 INFO  : Context for 'APU' is selected.
12:31:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:31:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:56 INFO  : Context for 'APU' is selected.
12:31:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:31:56 INFO  : 'ps7_init' command is executed.
12:31:56 INFO  : 'ps7_post_config' command is executed.
12:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:57 INFO  : Memory regions updated for context APU
12:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:57 INFO  : 'con' command is executed.
12:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:32:36 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:33:48 INFO  : Disconnected from the channel tcfchan#27.
12:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:33:48 INFO  : 'jtag frequency' command is executed.
12:33:48 INFO  : Context for 'APU' is selected.
12:33:48 INFO  : System reset is completed.
12:33:51 INFO  : 'after 3000' command is executed.
12:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:33:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:33:52 INFO  : Context for 'APU' is selected.
12:33:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:52 INFO  : Context for 'APU' is selected.
12:33:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:33:52 INFO  : 'ps7_init' command is executed.
12:33:52 INFO  : 'ps7_post_config' command is executed.
12:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:53 INFO  : Memory regions updated for context APU
12:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:53 INFO  : 'con' command is executed.
12:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
12:37:16 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
12:37:25 INFO  : Disconnected from the channel tcfchan#29.
12:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:37:25 INFO  : 'jtag frequency' command is executed.
12:37:25 INFO  : Context for 'APU' is selected.
12:37:25 INFO  : System reset is completed.
12:37:28 INFO  : 'after 3000' command is executed.
12:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:37:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
12:37:30 INFO  : Context for 'APU' is selected.
12:37:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
12:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:30 INFO  : Context for 'APU' is selected.
12:37:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
12:37:30 INFO  : 'ps7_init' command is executed.
12:37:30 INFO  : 'ps7_post_config' command is executed.
12:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:30 INFO  : Memory regions updated for context APU
12:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:30 INFO  : 'con' command is executed.
12:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
13:02:24 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
13:03:05 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:03:10 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:03:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
13:03:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
13:03:10 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
13:03:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:03:15 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
13:03:56 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
13:04:09 INFO  : Disconnected from the channel tcfchan#31.
13:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:04:10 INFO  : 'jtag frequency' command is executed.
13:04:10 INFO  : Context for 'APU' is selected.
13:04:10 INFO  : System reset is completed.
13:04:13 INFO  : 'after 3000' command is executed.
13:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:04:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
13:04:14 INFO  : Context for 'APU' is selected.
13:04:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
13:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:14 INFO  : Context for 'APU' is selected.
13:04:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
13:04:15 INFO  : 'ps7_init' command is executed.
13:04:15 INFO  : 'ps7_post_config' command is executed.
13:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:15 INFO  : Memory regions updated for context APU
13:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:15 INFO  : 'con' command is executed.
13:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
16:32:31 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
16:32:52 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
16:32:57 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:32:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
16:32:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
16:32:57 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
16:32:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:33:03 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
16:34:22 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
16:35:27 INFO  : Disconnected from the channel tcfchan#35.
16:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:35:27 INFO  : 'jtag frequency' command is executed.
16:35:27 INFO  : Context for 'APU' is selected.
16:35:27 INFO  : System reset is completed.
16:35:30 INFO  : 'after 3000' command is executed.
16:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:35:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
16:35:32 INFO  : Context for 'APU' is selected.
16:35:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
16:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:32 INFO  : Context for 'APU' is selected.
16:35:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
16:35:32 INFO  : 'ps7_init' command is executed.
16:35:32 INFO  : 'ps7_post_config' command is executed.
16:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:33 INFO  : Memory regions updated for context APU
16:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:33 INFO  : 'con' command is executed.
16:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
16:47:20 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
16:47:41 INFO  : Disconnected from the channel tcfchan#39.
16:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:47:41 INFO  : 'jtag frequency' command is executed.
16:47:41 INFO  : Context for 'APU' is selected.
16:47:41 INFO  : System reset is completed.
16:47:44 INFO  : 'after 3000' command is executed.
16:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:47:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
16:47:45 INFO  : Context for 'APU' is selected.
16:47:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
16:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:45 INFO  : Context for 'APU' is selected.
16:47:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
16:47:46 INFO  : 'ps7_init' command is executed.
16:47:46 INFO  : 'ps7_post_config' command is executed.
16:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:47 INFO  : Memory regions updated for context APU
16:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:47 INFO  : 'con' command is executed.
16:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
17:06:32 INFO  : Hardware specification for platform project 'Env2_1_cora' is updated.
17:07:11 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
17:07:16 INFO  : The hardware specfication used by project 'env2_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:07:16 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
17:07:16 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.mmi' stored in project is removed.
17:07:16 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream' in project 'env2_1'.
17:07:16 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:07:24 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit' in project 'env2_1'.
17:10:30 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
17:10:33 INFO  : XSCT server has started successfully.
17:10:33 INFO  : plnx-install-location is set to ''
17:10:33 INFO  : Successfully done setting XSCT server connection channel  
17:10:33 INFO  : Successfully done setting workspace for the tool. 
17:10:43 INFO  : Registering command handlers for Vitis TCF services
17:10:53 INFO  : Successfully done query RDI_DATADIR 
17:11:45 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
17:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:14:08 INFO  : 'jtag frequency' command is executed.
17:14:08 INFO  : Context for 'APU' is selected.
17:14:08 INFO  : System reset is completed.
17:14:11 INFO  : 'after 3000' command is executed.
17:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:14:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
17:14:13 INFO  : Context for 'APU' is selected.
17:14:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
17:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:13 INFO  : Context for 'APU' is selected.
17:14:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
17:14:14 INFO  : 'ps7_init' command is executed.
17:14:14 INFO  : 'ps7_post_config' command is executed.
17:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:15 INFO  : Memory regions updated for context APU
17:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:15 INFO  : 'con' command is executed.
17:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
17:15:10 INFO  : Checking for BSP changes to sync application flags for project 'env2_1'...
17:15:28 INFO  : Disconnected from the channel tcfchan#3.
17:15:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:15:29 INFO  : 'jtag frequency' command is executed.
17:15:29 INFO  : Context for 'APU' is selected.
17:15:29 INFO  : System reset is completed.
17:15:32 INFO  : 'after 3000' command is executed.
17:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:15:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit"
17:15:33 INFO  : Context for 'APU' is selected.
17:15:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa'.
17:15:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:33 INFO  : Context for 'APU' is selected.
17:15:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl' is done.
17:15:33 INFO  : 'ps7_init' command is executed.
17:15:33 INFO  : 'ps7_post_config' command is executed.
17:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/Env2_1_cora/export/Env2_1_cora/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/env2_1/Debug/env2_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:34 INFO  : Memory regions updated for context APU
17:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:34 INFO  : 'con' command is executed.
17:15:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_env2_1_system_standalone.tcl'
17:55:14 INFO  : Disconnected from the channel tcfchan#5.
15:19:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env2_1_cora/temp_xsdb_launch_script.tcl
15:19:08 INFO  : Registering command handlers for Vitis TCF services
15:19:08 INFO  : XSCT server has started successfully.
15:19:08 INFO  : plnx-install-location is set to ''
15:19:08 INFO  : Successfully done setting XSCT server connection channel  
15:19:08 INFO  : Successfully done query RDI_DATADIR 
15:19:08 INFO  : Successfully done setting workspace for the tool. 
