<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="IDMAC status register"><title>esp32p4::sdhost::idsts - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32p4" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (d18480b84 2024-03-04)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32p4/index.html">esp32p4</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">Module idsts</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In esp32p4::sdhost</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32p4/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">esp32p4</a>::<wbr><a href="../index.html">sdhost</a>::<wbr><a class="mod" href="#">idsts</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32p4/sdhost/idsts.rs.html#1-191">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>IDMAC status register</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.IDSTS_SPEC.html" title="struct esp32p4::sdhost::idsts::IDSTS_SPEC">IDSTS_SPEC</a></div><div class="desc docblock-short">IDMAC status register</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.AIS_R.html" title="type esp32p4::sdhost::idsts::AIS_R">AIS_R</a></div><div class="desc docblock-short">Field <code>AIS</code> reader - Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.AIS_W.html" title="type esp32p4::sdhost::idsts::AIS_W">AIS_W</a></div><div class="desc docblock-short">Field <code>AIS</code> writer - Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.CES_R.html" title="type esp32p4::sdhost::idsts::CES_R">CES_R</a></div><div class="desc docblock-short">Field <code>CES</code> reader - Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits: EBE : End Bit Error; RTO : Response Timeout/Boot Ack Timeout; RCRC : Response CRC; SBE : Start Bit Error; DRTO : Data Read Timeout/BDS timeout; DCRC : Data CRC for Receive; RE : Response Error. Writing 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error.</div></li><li><div class="item-name"><a class="type" href="type.CES_W.html" title="type esp32p4::sdhost::idsts::CES_W">CES_W</a></div><div class="desc docblock-short">Field <code>CES</code> writer - Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits: EBE : End Bit Error; RTO : Response Timeout/Boot Ack Timeout; RCRC : Response CRC; SBE : Start Bit Error; DRTO : Data Read Timeout/BDS timeout; DCRC : Data CRC for Receive; RE : Response Error. Writing 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error.</div></li><li><div class="item-name"><a class="type" href="type.DU_R.html" title="type esp32p4::sdhost::idsts::DU_R">DU_R</a></div><div class="desc docblock-short">Field <code>DU</code> reader - Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.DU_W.html" title="type esp32p4::sdhost::idsts::DU_W">DU_W</a></div><div class="desc docblock-short">Field <code>DU</code> writer - Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.FBE_CODE_R.html" title="type esp32p4::sdhost::idsts::FBE_CODE_R">FBE_CODE_R</a></div><div class="desc docblock-short">Field <code>FBE_CODE</code> reader - Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt. 001: Host Abort received during transmission; 010: Host Abort received during reception; Others: Reserved.</div></li><li><div class="item-name"><a class="type" href="type.FBE_CODE_W.html" title="type esp32p4::sdhost::idsts::FBE_CODE_W">FBE_CODE_W</a></div><div class="desc docblock-short">Field <code>FBE_CODE</code> writer - Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt. 001: Host Abort received during transmission; 010: Host Abort received during reception; Others: Reserved.</div></li><li><div class="item-name"><a class="type" href="type.FBE_R.html" title="type esp32p4::sdhost::idsts::FBE_R">FBE_R</a></div><div class="desc docblock-short">Field <code>FBE</code> reader - Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.FBE_W.html" title="type esp32p4::sdhost::idsts::FBE_W">FBE_W</a></div><div class="desc docblock-short">Field <code>FBE</code> writer - Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.FSM_R.html" title="type esp32p4::sdhost::idsts::FSM_R">FSM_R</a></div><div class="desc docblock-short">Field <code>FSM</code> reader - DMAC FSM present state. 0: DMA_IDLE (idle state); 1: DMA_SUSPEND (suspend state); 2: DESC_RD (descriptor reading state); 3: DESC_CHK (descriptor checking state); 4: DMA_RD_REQ_WAIT (read-data request waiting state); 5: DMA_WR_REQ_WAIT (write-data request waiting state); 6: DMA_RD (data-read state); 7: DMA_WR (data-write state); 8: DESC_CLOSE (descriptor close state).</div></li><li><div class="item-name"><a class="type" href="type.FSM_W.html" title="type esp32p4::sdhost::idsts::FSM_W">FSM_W</a></div><div class="desc docblock-short">Field <code>FSM</code> writer - DMAC FSM present state. 0: DMA_IDLE (idle state); 1: DMA_SUSPEND (suspend state); 2: DESC_RD (descriptor reading state); 3: DESC_CHK (descriptor checking state); 4: DMA_RD_REQ_WAIT (read-data request waiting state); 5: DMA_WR_REQ_WAIT (write-data request waiting state); 6: DMA_RD (data-read state); 7: DMA_WR (data-write state); 8: DESC_CLOSE (descriptor close state).</div></li><li><div class="item-name"><a class="type" href="type.NIS_R.html" title="type esp32p4::sdhost::idsts::NIS_R">NIS_R</a></div><div class="desc docblock-short">Field <code>NIS</code> reader - Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.NIS_W.html" title="type esp32p4::sdhost::idsts::NIS_W">NIS_W</a></div><div class="desc docblock-short">Field <code>NIS</code> writer - Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.R.html" title="type esp32p4::sdhost::idsts::R">R</a></div><div class="desc docblock-short">Register <code>IDSTS</code> reader</div></li><li><div class="item-name"><a class="type" href="type.RI_R.html" title="type esp32p4::sdhost::idsts::RI_R">RI_R</a></div><div class="desc docblock-short">Field <code>RI</code> reader - Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.RI_W.html" title="type esp32p4::sdhost::idsts::RI_W">RI_W</a></div><div class="desc docblock-short">Field <code>RI</code> writer - Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.TI_R.html" title="type esp32p4::sdhost::idsts::TI_R">TI_R</a></div><div class="desc docblock-short">Field <code>TI</code> reader - Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.TI_W.html" title="type esp32p4::sdhost::idsts::TI_W">TI_W</a></div><div class="desc docblock-short">Field <code>TI</code> writer - Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit.</div></li><li><div class="item-name"><a class="type" href="type.W.html" title="type esp32p4::sdhost::idsts::W">W</a></div><div class="desc docblock-short">Register <code>IDSTS</code> writer</div></li></ul></section></div></main></body></html>