// Seed: 611433397
module module_0;
  wire id_2;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_2 = 0;
  wire id_3 = id_3;
endmodule
macromodule module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2,
    input supply1 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  generate
    wire id_7;
    assign id_1 = 1;
  endgenerate
  wire id_8;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  supply1 id_2;
  assign #1 id_2 = 1;
endmodule
module module_3 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4
    , id_25,
    input wire id_5,
    output wire id_6,
    output uwire id_7,
    output tri id_8,
    input uwire id_9,
    input wand id_10,
    input wand id_11,
    output tri id_12,
    input wor id_13,
    input wand id_14,
    input tri id_15,
    output supply1 id_16,
    input wire id_17,
    output wor id_18,
    input tri0 id_19,
    input tri id_20,
    output tri id_21,
    output wor id_22,
    output uwire id_23
);
  wire id_26;
  assign id_22 = id_1;
  assign id_21 = 1;
  or primCall (
      id_2,
      id_5,
      id_14,
      id_19,
      id_17,
      id_4,
      id_25,
      id_10,
      id_13,
      id_1,
      id_3,
      id_26,
      id_11,
      id_9,
      id_15,
      id_20
  );
  module_2 modCall_1 (id_25);
  assign id_21 = 1;
  assign id_23 = 1;
  wire id_27;
endmodule
