# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/e5-tp2/EV - 20/Simulacion/Simulations.mpf}
# Loading project Simulations
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/preLoadPC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1136) Unknown identifier "B3".
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1136) Unknown identifier "B3".
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Program.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Program
# -- Compiling architecture SYN of program
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(43): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(43): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1590) Bad expression in left operand of infix expression '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(43): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(36): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BOOLEAN' to 'ieee.std_logic_1164.STD_LOGIC' (not closely related).
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BOOLEAN' to 'ieee.std_logic_1164.STD_LOGIC' (not closely related).
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BOOLEAN' to 'ieee.std_logic_1164.STD_LOGIC' (not closely related).
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BOOLEAN' to 'ieee.std_logic_1164.STD_LOGIC' (not closely related).
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(40): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.BOOLEAN' to 'ieee.std_logic_1164.STD_LOGIC' (not closely related).
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(43): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(38): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(32): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/uc2.vhd(41): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# 
# 
