<stg><name>cnn_Pipeline_VITIS_LOOP_80_1439</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem140 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem140"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul138 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul138"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sum_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sum_25

]]></Node>
<StgValue><ssdm name="sum_25_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %store_ln80 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %store_ln79 = store i16 %sum_25_read, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i24 0, i24 %phi_mul138

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i12 0, i12 %phi_urem140

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body147.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body147.8:0 %j_6 = load i12 %j

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.8:1 %icmp_ln80 = icmp_eq  i12 %j_6, i12 2352

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.8:2 %add_ln80 = add i12 %j_6, i12 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body147.8:3 %br_ln80 = br i1 %icmp_ln80, void %for.body147.8.split, void %for.end158.8.exitStub

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body147.8.split:1 %phi_mul138_load = load i24 %phi_mul138

]]></Node>
<StgValue><ssdm name="phi_mul138_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="12">
<![CDATA[
for.body147.8.split:6 %zext_ln81 = zext i12 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body147.8.split:7 %add_ln81 = add i15 %zext_ln81, i15 18816

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="15">
<![CDATA[
for.body147.8.split:8 %zext_ln81_11 = zext i15 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81_11"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:9 %W1_addr = getelementptr i16 %W1, i64 0, i64 %zext_ln81_11

]]></Node>
<StgValue><ssdm name="W1_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body147.8.split:13 %add_ln79 = add i24 %phi_mul138_load, i24 4682

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body147.8.split:14 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %phi_mul138_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.body147.8.split:15 %zext_ln79 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
for.body147.8.split:17 %W1_load = load i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:19 %flattened_output_addr = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:20 %flattened_output_1_addr = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:21 %flattened_output_2_addr = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:22 %flattened_output_3_addr = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:23 %flattened_output_4_addr = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_4_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:24 %flattened_output_5_addr = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:25 %flattened_output_6_addr = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_6_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:26 %flattened_output_7_addr = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_7_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:27 %flattened_output_8_addr = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_8_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:28 %flattened_output_9_addr = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_9_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:29 %flattened_output_10_addr = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_10_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:30 %flattened_output_11_addr = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_11_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:31 %flattened_output_12_addr = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_12_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.8.split:32 %flattened_output_13_addr = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_13_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:33 %flattened_output_load = load i8 %flattened_output_addr

]]></Node>
<StgValue><ssdm name="flattened_output_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:34 %flattened_output_1_load = load i8 %flattened_output_1_addr

]]></Node>
<StgValue><ssdm name="flattened_output_1_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:35 %flattened_output_2_load = load i8 %flattened_output_2_addr

]]></Node>
<StgValue><ssdm name="flattened_output_2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:36 %flattened_output_3_load = load i8 %flattened_output_3_addr

]]></Node>
<StgValue><ssdm name="flattened_output_3_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:37 %flattened_output_4_load = load i8 %flattened_output_4_addr

]]></Node>
<StgValue><ssdm name="flattened_output_4_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:38 %flattened_output_5_load = load i8 %flattened_output_5_addr

]]></Node>
<StgValue><ssdm name="flattened_output_5_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:39 %flattened_output_6_load = load i8 %flattened_output_6_addr

]]></Node>
<StgValue><ssdm name="flattened_output_6_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:40 %flattened_output_7_load = load i8 %flattened_output_7_addr

]]></Node>
<StgValue><ssdm name="flattened_output_7_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:41 %flattened_output_8_load = load i8 %flattened_output_8_addr

]]></Node>
<StgValue><ssdm name="flattened_output_8_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:42 %flattened_output_9_load = load i8 %flattened_output_9_addr

]]></Node>
<StgValue><ssdm name="flattened_output_9_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:43 %flattened_output_10_load = load i8 %flattened_output_10_addr

]]></Node>
<StgValue><ssdm name="flattened_output_10_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:44 %flattened_output_11_load = load i8 %flattened_output_11_addr

]]></Node>
<StgValue><ssdm name="flattened_output_11_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:45 %flattened_output_12_load = load i8 %flattened_output_12_addr

]]></Node>
<StgValue><ssdm name="flattened_output_12_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:46 %flattened_output_13_load = load i8 %flattened_output_13_addr

]]></Node>
<StgValue><ssdm name="flattened_output_13_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.8.split:53 %store_ln80 = store i12 %add_ln80, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.8.split:55 %store_ln79 = store i24 %add_ln79, i24 %phi_mul138

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body147.8.split:0 %phi_urem140_load = load i12 %phi_urem140

]]></Node>
<StgValue><ssdm name="phi_urem140_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.8.split:3 %add_ln80_6 = add i12 %phi_urem140_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln80_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.8.split:4 %icmp_ln80_6 = icmp_ult  i12 %add_ln80_6, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln80_6"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body147.8.split:5 %select_ln80 = select i1 %icmp_ln80_6, i12 %add_ln80_6, i12 0

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="12">
<![CDATA[
for.body147.8.split:16 %trunc_ln79 = trunc i12 %phi_urem140_load

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
for.body147.8.split:17 %W1_load = load i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="16">
<![CDATA[
for.body147.8.split:18 %sext_ln81 = sext i16 %W1_load

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:33 %flattened_output_load = load i8 %flattened_output_addr

]]></Node>
<StgValue><ssdm name="flattened_output_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:34 %flattened_output_1_load = load i8 %flattened_output_1_addr

]]></Node>
<StgValue><ssdm name="flattened_output_1_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:35 %flattened_output_2_load = load i8 %flattened_output_2_addr

]]></Node>
<StgValue><ssdm name="flattened_output_2_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:36 %flattened_output_3_load = load i8 %flattened_output_3_addr

]]></Node>
<StgValue><ssdm name="flattened_output_3_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:37 %flattened_output_4_load = load i8 %flattened_output_4_addr

]]></Node>
<StgValue><ssdm name="flattened_output_4_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:38 %flattened_output_5_load = load i8 %flattened_output_5_addr

]]></Node>
<StgValue><ssdm name="flattened_output_5_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:39 %flattened_output_6_load = load i8 %flattened_output_6_addr

]]></Node>
<StgValue><ssdm name="flattened_output_6_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:40 %flattened_output_7_load = load i8 %flattened_output_7_addr

]]></Node>
<StgValue><ssdm name="flattened_output_7_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:41 %flattened_output_8_load = load i8 %flattened_output_8_addr

]]></Node>
<StgValue><ssdm name="flattened_output_8_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:42 %flattened_output_9_load = load i8 %flattened_output_9_addr

]]></Node>
<StgValue><ssdm name="flattened_output_9_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:43 %flattened_output_10_load = load i8 %flattened_output_10_addr

]]></Node>
<StgValue><ssdm name="flattened_output_10_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:44 %flattened_output_11_load = load i8 %flattened_output_11_addr

]]></Node>
<StgValue><ssdm name="flattened_output_11_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:45 %flattened_output_12_load = load i8 %flattened_output_12_addr

]]></Node>
<StgValue><ssdm name="flattened_output_12_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="8">
<![CDATA[
for.body147.8.split:46 %flattened_output_13_load = load i8 %flattened_output_13_addr

]]></Node>
<StgValue><ssdm name="flattened_output_13_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="15" op_3_bw="4" op_4_bw="15" op_5_bw="4" op_6_bw="15" op_7_bw="4" op_8_bw="15" op_9_bw="4" op_10_bw="15" op_11_bw="4" op_12_bw="15" op_13_bw="4" op_14_bw="15" op_15_bw="4" op_16_bw="15" op_17_bw="4" op_18_bw="15" op_19_bw="4" op_20_bw="15" op_21_bw="4" op_22_bw="15" op_23_bw="4" op_24_bw="15" op_25_bw="4" op_26_bw="15" op_27_bw="4" op_28_bw="15" op_29_bw="15" op_30_bw="4">
<![CDATA[
for.body147.8.split:47 %sext_ln81_s = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.14i15.i15.i4, i4 0, i15 %flattened_output_load, i4 1, i15 %flattened_output_1_load, i4 2, i15 %flattened_output_2_load, i4 3, i15 %flattened_output_3_load, i4 4, i15 %flattened_output_4_load, i4 5, i15 %flattened_output_5_load, i4 6, i15 %flattened_output_6_load, i4 7, i15 %flattened_output_7_load, i4 8, i15 %flattened_output_8_load, i4 9, i15 %flattened_output_9_load, i4 10, i15 %flattened_output_10_load, i4 11, i15 %flattened_output_11_load, i4 12, i15 %flattened_output_12_load, i4 13, i15 %flattened_output_13_load, i15 0, i4 %trunc_ln79

]]></Node>
<StgValue><ssdm name="sext_ln81_s"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="15">
<![CDATA[
for.body147.8.split:48 %zext_ln81_8 = zext i15 %sext_ln81_s

]]></Node>
<StgValue><ssdm name="zext_ln81_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.8.split:49 %mul_ln81 = mul i22 %zext_ln81_8, i22 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.8.split:56 %store_ln80 = store i12 %select_ln80, i12 %phi_urem140

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.8.split:49 %mul_ln81 = mul i22 %zext_ln81_8, i22 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body147.8.split:2 %sum_load_6 = load i16 %sum

]]></Node>
<StgValue><ssdm name="sum_load_6"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.8.split:49 %mul_ln81 = mul i22 %zext_ln81_8, i22 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
for.body147.8.split:50 %shl_ln81_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_load_6, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln81_8"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.8.split:51 %add_ln81_6 = add i22 %shl_ln81_8, i22 %mul_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end158.8.exitStub:0 %sum_load = load i16 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end158.8.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_29_out, i16 %sum_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
for.end158.8.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body147.8.split:10 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body147.8.split:11 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body147.8.split:12 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.8.split:51 %add_ln81_6 = add i22 %shl_ln81_8, i22 %mul_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_6"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body147.8.split:52 %sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln81_6, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.8.split:54 %store_ln79 = store i16 %sum_6, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.body147.8.split:57 %br_ln80 = br void %for.body147.8

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="118" name="sum_25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_25"/></StgValue>
</port>
<port id="119" name="W1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="W1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="flattened_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="flattened_output_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="flattened_output_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="flattened_output_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="flattened_output_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="flattened_output_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="flattened_output_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="flattened_output_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="flattened_output_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="flattened_output_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="flattened_output_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="flattened_output_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="flattened_output_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="flattened_output_13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flattened_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="sum_29_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_29_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="136" from="StgValue_135" to="phi_urem140" fromId="135" toId="8">
</dataflow>
<dataflow id="137" from="StgValue_135" to="phi_mul138" fromId="135" toId="9">
</dataflow>
<dataflow id="138" from="StgValue_135" to="sum" fromId="135" toId="10">
</dataflow>
<dataflow id="139" from="StgValue_135" to="j" fromId="135" toId="11">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="140" toId="12">
</dataflow>
<dataflow id="142" from="W1" to="specinterface_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="144" from="empty" to="specinterface_ln0" fromId="143" toId="12">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="147" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="12">
</dataflow>
<dataflow id="152" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="156" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="157" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="158" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="159" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="162" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i16" to="sum_25_read" fromId="164" toId="13">
</dataflow>
<dataflow id="166" from="sum_25" to="sum_25_read" fromId="118" toId="13">
</dataflow>
<dataflow id="168" from="StgValue_167" to="store_ln80" fromId="167" toId="14">
</dataflow>
<dataflow id="169" from="j" to="store_ln80" fromId="11" toId="14">
</dataflow>
<dataflow id="170" from="sum_25_read" to="store_ln79" fromId="13" toId="15">
</dataflow>
<dataflow id="171" from="sum" to="store_ln79" fromId="10" toId="15">
</dataflow>
<dataflow id="173" from="StgValue_172" to="store_ln0" fromId="172" toId="16">
</dataflow>
<dataflow id="174" from="phi_mul138" to="store_ln0" fromId="9" toId="16">
</dataflow>
<dataflow id="175" from="StgValue_167" to="store_ln0" fromId="167" toId="17">
</dataflow>
<dataflow id="176" from="phi_urem140" to="store_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="177" from="j" to="j_6" fromId="11" toId="19">
</dataflow>
<dataflow id="178" from="j_6" to="icmp_ln80" fromId="19" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_179" to="icmp_ln80" fromId="179" toId="20">
</dataflow>
<dataflow id="181" from="j_6" to="add_ln80" fromId="19" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_182" to="add_ln80" fromId="182" toId="21">
</dataflow>
<dataflow id="184" from="icmp_ln80" to="br_ln80" fromId="20" toId="22">
</dataflow>
<dataflow id="185" from="phi_mul138" to="phi_mul138_load" fromId="9" toId="23">
</dataflow>
<dataflow id="186" from="j_6" to="zext_ln81" fromId="19" toId="24">
</dataflow>
<dataflow id="187" from="zext_ln81" to="add_ln81" fromId="24" toId="25">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln81" fromId="188" toId="25">
</dataflow>
<dataflow id="190" from="add_ln81" to="zext_ln81_11" fromId="25" toId="26">
</dataflow>
<dataflow id="191" from="W1" to="W1_addr" fromId="119" toId="27">
</dataflow>
<dataflow id="193" from="StgValue_192" to="W1_addr" fromId="192" toId="27">
</dataflow>
<dataflow id="194" from="zext_ln81_11" to="W1_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="195" from="phi_mul138_load" to="add_ln79" fromId="23" toId="28">
</dataflow>
<dataflow id="197" from="StgValue_196" to="add_ln79" fromId="196" toId="28">
</dataflow>
<dataflow id="199" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="tmp" fromId="198" toId="29">
</dataflow>
<dataflow id="200" from="phi_mul138_load" to="tmp" fromId="23" toId="29">
</dataflow>
<dataflow id="202" from="StgValue_201" to="tmp" fromId="201" toId="29">
</dataflow>
<dataflow id="204" from="StgValue_203" to="tmp" fromId="203" toId="29">
</dataflow>
<dataflow id="205" from="tmp" to="zext_ln79" fromId="29" toId="30">
</dataflow>
<dataflow id="206" from="W1_addr" to="W1_load" fromId="27" toId="31">
</dataflow>
<dataflow id="207" from="flattened_output" to="flattened_output_addr" fromId="120" toId="32">
</dataflow>
<dataflow id="208" from="StgValue_192" to="flattened_output_addr" fromId="192" toId="32">
</dataflow>
<dataflow id="209" from="zext_ln79" to="flattened_output_addr" fromId="30" toId="32">
</dataflow>
<dataflow id="210" from="flattened_output_1" to="flattened_output_1_addr" fromId="121" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_192" to="flattened_output_1_addr" fromId="192" toId="33">
</dataflow>
<dataflow id="212" from="zext_ln79" to="flattened_output_1_addr" fromId="30" toId="33">
</dataflow>
<dataflow id="213" from="flattened_output_2" to="flattened_output_2_addr" fromId="122" toId="34">
</dataflow>
<dataflow id="214" from="StgValue_192" to="flattened_output_2_addr" fromId="192" toId="34">
</dataflow>
<dataflow id="215" from="zext_ln79" to="flattened_output_2_addr" fromId="30" toId="34">
</dataflow>
<dataflow id="216" from="flattened_output_3" to="flattened_output_3_addr" fromId="123" toId="35">
</dataflow>
<dataflow id="217" from="StgValue_192" to="flattened_output_3_addr" fromId="192" toId="35">
</dataflow>
<dataflow id="218" from="zext_ln79" to="flattened_output_3_addr" fromId="30" toId="35">
</dataflow>
<dataflow id="219" from="flattened_output_4" to="flattened_output_4_addr" fromId="124" toId="36">
</dataflow>
<dataflow id="220" from="StgValue_192" to="flattened_output_4_addr" fromId="192" toId="36">
</dataflow>
<dataflow id="221" from="zext_ln79" to="flattened_output_4_addr" fromId="30" toId="36">
</dataflow>
<dataflow id="222" from="flattened_output_5" to="flattened_output_5_addr" fromId="125" toId="37">
</dataflow>
<dataflow id="223" from="StgValue_192" to="flattened_output_5_addr" fromId="192" toId="37">
</dataflow>
<dataflow id="224" from="zext_ln79" to="flattened_output_5_addr" fromId="30" toId="37">
</dataflow>
<dataflow id="225" from="flattened_output_6" to="flattened_output_6_addr" fromId="126" toId="38">
</dataflow>
<dataflow id="226" from="StgValue_192" to="flattened_output_6_addr" fromId="192" toId="38">
</dataflow>
<dataflow id="227" from="zext_ln79" to="flattened_output_6_addr" fromId="30" toId="38">
</dataflow>
<dataflow id="228" from="flattened_output_7" to="flattened_output_7_addr" fromId="127" toId="39">
</dataflow>
<dataflow id="229" from="StgValue_192" to="flattened_output_7_addr" fromId="192" toId="39">
</dataflow>
<dataflow id="230" from="zext_ln79" to="flattened_output_7_addr" fromId="30" toId="39">
</dataflow>
<dataflow id="231" from="flattened_output_8" to="flattened_output_8_addr" fromId="128" toId="40">
</dataflow>
<dataflow id="232" from="StgValue_192" to="flattened_output_8_addr" fromId="192" toId="40">
</dataflow>
<dataflow id="233" from="zext_ln79" to="flattened_output_8_addr" fromId="30" toId="40">
</dataflow>
<dataflow id="234" from="flattened_output_9" to="flattened_output_9_addr" fromId="129" toId="41">
</dataflow>
<dataflow id="235" from="StgValue_192" to="flattened_output_9_addr" fromId="192" toId="41">
</dataflow>
<dataflow id="236" from="zext_ln79" to="flattened_output_9_addr" fromId="30" toId="41">
</dataflow>
<dataflow id="237" from="flattened_output_10" to="flattened_output_10_addr" fromId="130" toId="42">
</dataflow>
<dataflow id="238" from="StgValue_192" to="flattened_output_10_addr" fromId="192" toId="42">
</dataflow>
<dataflow id="239" from="zext_ln79" to="flattened_output_10_addr" fromId="30" toId="42">
</dataflow>
<dataflow id="240" from="flattened_output_11" to="flattened_output_11_addr" fromId="131" toId="43">
</dataflow>
<dataflow id="241" from="StgValue_192" to="flattened_output_11_addr" fromId="192" toId="43">
</dataflow>
<dataflow id="242" from="zext_ln79" to="flattened_output_11_addr" fromId="30" toId="43">
</dataflow>
<dataflow id="243" from="flattened_output_12" to="flattened_output_12_addr" fromId="132" toId="44">
</dataflow>
<dataflow id="244" from="StgValue_192" to="flattened_output_12_addr" fromId="192" toId="44">
</dataflow>
<dataflow id="245" from="zext_ln79" to="flattened_output_12_addr" fromId="30" toId="44">
</dataflow>
<dataflow id="246" from="flattened_output_13" to="flattened_output_13_addr" fromId="133" toId="45">
</dataflow>
<dataflow id="247" from="StgValue_192" to="flattened_output_13_addr" fromId="192" toId="45">
</dataflow>
<dataflow id="248" from="zext_ln79" to="flattened_output_13_addr" fromId="30" toId="45">
</dataflow>
<dataflow id="249" from="flattened_output_addr" to="flattened_output_load" fromId="32" toId="46">
</dataflow>
<dataflow id="250" from="flattened_output_1_addr" to="flattened_output_1_load" fromId="33" toId="47">
</dataflow>
<dataflow id="251" from="flattened_output_2_addr" to="flattened_output_2_load" fromId="34" toId="48">
</dataflow>
<dataflow id="252" from="flattened_output_3_addr" to="flattened_output_3_load" fromId="35" toId="49">
</dataflow>
<dataflow id="253" from="flattened_output_4_addr" to="flattened_output_4_load" fromId="36" toId="50">
</dataflow>
<dataflow id="254" from="flattened_output_5_addr" to="flattened_output_5_load" fromId="37" toId="51">
</dataflow>
<dataflow id="255" from="flattened_output_6_addr" to="flattened_output_6_load" fromId="38" toId="52">
</dataflow>
<dataflow id="256" from="flattened_output_7_addr" to="flattened_output_7_load" fromId="39" toId="53">
</dataflow>
<dataflow id="257" from="flattened_output_8_addr" to="flattened_output_8_load" fromId="40" toId="54">
</dataflow>
<dataflow id="258" from="flattened_output_9_addr" to="flattened_output_9_load" fromId="41" toId="55">
</dataflow>
<dataflow id="259" from="flattened_output_10_addr" to="flattened_output_10_load" fromId="42" toId="56">
</dataflow>
<dataflow id="260" from="flattened_output_11_addr" to="flattened_output_11_load" fromId="43" toId="57">
</dataflow>
<dataflow id="261" from="flattened_output_12_addr" to="flattened_output_12_load" fromId="44" toId="58">
</dataflow>
<dataflow id="262" from="flattened_output_13_addr" to="flattened_output_13_load" fromId="45" toId="59">
</dataflow>
<dataflow id="263" from="add_ln80" to="store_ln80" fromId="21" toId="60">
</dataflow>
<dataflow id="264" from="j" to="store_ln80" fromId="11" toId="60">
</dataflow>
<dataflow id="265" from="add_ln79" to="store_ln79" fromId="28" toId="61">
</dataflow>
<dataflow id="266" from="phi_mul138" to="store_ln79" fromId="9" toId="61">
</dataflow>
<dataflow id="267" from="phi_urem140" to="phi_urem140_load" fromId="8" toId="62">
</dataflow>
<dataflow id="268" from="phi_urem140_load" to="add_ln80_6" fromId="62" toId="63">
</dataflow>
<dataflow id="269" from="StgValue_182" to="add_ln80_6" fromId="182" toId="63">
</dataflow>
<dataflow id="270" from="add_ln80_6" to="icmp_ln80_6" fromId="63" toId="64">
</dataflow>
<dataflow id="272" from="StgValue_271" to="icmp_ln80_6" fromId="271" toId="64">
</dataflow>
<dataflow id="273" from="icmp_ln80_6" to="select_ln80" fromId="64" toId="65">
</dataflow>
<dataflow id="274" from="add_ln80_6" to="select_ln80" fromId="63" toId="65">
</dataflow>
<dataflow id="275" from="StgValue_167" to="select_ln80" fromId="167" toId="65">
</dataflow>
<dataflow id="276" from="phi_urem140_load" to="trunc_ln79" fromId="62" toId="66">
</dataflow>
<dataflow id="277" from="W1_addr" to="W1_load" fromId="27" toId="67">
</dataflow>
<dataflow id="278" from="W1_load" to="sext_ln81" fromId="67" toId="68">
</dataflow>
<dataflow id="279" from="flattened_output_addr" to="flattened_output_load" fromId="32" toId="69">
</dataflow>
<dataflow id="280" from="flattened_output_1_addr" to="flattened_output_1_load" fromId="33" toId="70">
</dataflow>
<dataflow id="281" from="flattened_output_2_addr" to="flattened_output_2_load" fromId="34" toId="71">
</dataflow>
<dataflow id="282" from="flattened_output_3_addr" to="flattened_output_3_load" fromId="35" toId="72">
</dataflow>
<dataflow id="283" from="flattened_output_4_addr" to="flattened_output_4_load" fromId="36" toId="73">
</dataflow>
<dataflow id="284" from="flattened_output_5_addr" to="flattened_output_5_load" fromId="37" toId="74">
</dataflow>
<dataflow id="285" from="flattened_output_6_addr" to="flattened_output_6_load" fromId="38" toId="75">
</dataflow>
<dataflow id="286" from="flattened_output_7_addr" to="flattened_output_7_load" fromId="39" toId="76">
</dataflow>
<dataflow id="287" from="flattened_output_8_addr" to="flattened_output_8_load" fromId="40" toId="77">
</dataflow>
<dataflow id="288" from="flattened_output_9_addr" to="flattened_output_9_load" fromId="41" toId="78">
</dataflow>
<dataflow id="289" from="flattened_output_10_addr" to="flattened_output_10_load" fromId="42" toId="79">
</dataflow>
<dataflow id="290" from="flattened_output_11_addr" to="flattened_output_11_load" fromId="43" toId="80">
</dataflow>
<dataflow id="291" from="flattened_output_12_addr" to="flattened_output_12_load" fromId="44" toId="81">
</dataflow>
<dataflow id="292" from="flattened_output_13_addr" to="flattened_output_13_load" fromId="45" toId="82">
</dataflow>
<dataflow id="294" from="_ssdm_op_SparseMux.ap_auto.14i15.i15.i4" to="sext_ln81_s" fromId="293" toId="83">
</dataflow>
<dataflow id="296" from="StgValue_295" to="sext_ln81_s" fromId="295" toId="83">
</dataflow>
<dataflow id="297" from="flattened_output_load" to="sext_ln81_s" fromId="69" toId="83">
</dataflow>
<dataflow id="299" from="StgValue_298" to="sext_ln81_s" fromId="298" toId="83">
</dataflow>
<dataflow id="300" from="flattened_output_1_load" to="sext_ln81_s" fromId="70" toId="83">
</dataflow>
<dataflow id="302" from="StgValue_301" to="sext_ln81_s" fromId="301" toId="83">
</dataflow>
<dataflow id="303" from="flattened_output_2_load" to="sext_ln81_s" fromId="71" toId="83">
</dataflow>
<dataflow id="305" from="StgValue_304" to="sext_ln81_s" fromId="304" toId="83">
</dataflow>
<dataflow id="306" from="flattened_output_3_load" to="sext_ln81_s" fromId="72" toId="83">
</dataflow>
<dataflow id="308" from="StgValue_307" to="sext_ln81_s" fromId="307" toId="83">
</dataflow>
<dataflow id="309" from="flattened_output_4_load" to="sext_ln81_s" fromId="73" toId="83">
</dataflow>
<dataflow id="311" from="StgValue_310" to="sext_ln81_s" fromId="310" toId="83">
</dataflow>
<dataflow id="312" from="flattened_output_5_load" to="sext_ln81_s" fromId="74" toId="83">
</dataflow>
<dataflow id="314" from="StgValue_313" to="sext_ln81_s" fromId="313" toId="83">
</dataflow>
<dataflow id="315" from="flattened_output_6_load" to="sext_ln81_s" fromId="75" toId="83">
</dataflow>
<dataflow id="317" from="StgValue_316" to="sext_ln81_s" fromId="316" toId="83">
</dataflow>
<dataflow id="318" from="flattened_output_7_load" to="sext_ln81_s" fromId="76" toId="83">
</dataflow>
<dataflow id="320" from="StgValue_319" to="sext_ln81_s" fromId="319" toId="83">
</dataflow>
<dataflow id="321" from="flattened_output_8_load" to="sext_ln81_s" fromId="77" toId="83">
</dataflow>
<dataflow id="323" from="StgValue_322" to="sext_ln81_s" fromId="322" toId="83">
</dataflow>
<dataflow id="324" from="flattened_output_9_load" to="sext_ln81_s" fromId="78" toId="83">
</dataflow>
<dataflow id="326" from="StgValue_325" to="sext_ln81_s" fromId="325" toId="83">
</dataflow>
<dataflow id="327" from="flattened_output_10_load" to="sext_ln81_s" fromId="79" toId="83">
</dataflow>
<dataflow id="329" from="StgValue_328" to="sext_ln81_s" fromId="328" toId="83">
</dataflow>
<dataflow id="330" from="flattened_output_11_load" to="sext_ln81_s" fromId="80" toId="83">
</dataflow>
<dataflow id="332" from="StgValue_331" to="sext_ln81_s" fromId="331" toId="83">
</dataflow>
<dataflow id="333" from="flattened_output_12_load" to="sext_ln81_s" fromId="81" toId="83">
</dataflow>
<dataflow id="335" from="StgValue_334" to="sext_ln81_s" fromId="334" toId="83">
</dataflow>
<dataflow id="336" from="flattened_output_13_load" to="sext_ln81_s" fromId="82" toId="83">
</dataflow>
<dataflow id="338" from="StgValue_337" to="sext_ln81_s" fromId="337" toId="83">
</dataflow>
<dataflow id="339" from="trunc_ln79" to="sext_ln81_s" fromId="66" toId="83">
</dataflow>
<dataflow id="340" from="sext_ln81_s" to="zext_ln81_8" fromId="83" toId="84">
</dataflow>
<dataflow id="341" from="zext_ln81_8" to="mul_ln81" fromId="84" toId="85">
</dataflow>
<dataflow id="342" from="sext_ln81" to="mul_ln81" fromId="68" toId="85">
</dataflow>
<dataflow id="343" from="select_ln80" to="store_ln80" fromId="65" toId="86">
</dataflow>
<dataflow id="344" from="phi_urem140" to="store_ln80" fromId="8" toId="86">
</dataflow>
<dataflow id="345" from="zext_ln81_8" to="mul_ln81" fromId="84" toId="87">
</dataflow>
<dataflow id="346" from="sext_ln81" to="mul_ln81" fromId="68" toId="87">
</dataflow>
<dataflow id="347" from="sum" to="sum_load_6" fromId="10" toId="88">
</dataflow>
<dataflow id="348" from="zext_ln81_8" to="mul_ln81" fromId="84" toId="89">
</dataflow>
<dataflow id="349" from="sext_ln81" to="mul_ln81" fromId="68" toId="89">
</dataflow>
<dataflow id="351" from="_ssdm_op_BitConcatenate.i22.i16.i6" to="shl_ln81_8" fromId="350" toId="90">
</dataflow>
<dataflow id="352" from="sum_load_6" to="shl_ln81_8" fromId="88" toId="90">
</dataflow>
<dataflow id="354" from="StgValue_353" to="shl_ln81_8" fromId="353" toId="90">
</dataflow>
<dataflow id="355" from="shl_ln81_8" to="add_ln81_6" fromId="90" toId="91">
</dataflow>
<dataflow id="356" from="mul_ln81" to="add_ln81_6" fromId="89" toId="91">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecPipeline" to="specpipeline_ln79" fromId="357" toId="92">
</dataflow>
<dataflow id="359" from="StgValue_150" to="specpipeline_ln79" fromId="150" toId="92">
</dataflow>
<dataflow id="360" from="StgValue_145" to="specpipeline_ln79" fromId="145" toId="92">
</dataflow>
<dataflow id="361" from="StgValue_145" to="specpipeline_ln79" fromId="145" toId="92">
</dataflow>
<dataflow id="362" from="StgValue_145" to="specpipeline_ln79" fromId="145" toId="92">
</dataflow>
<dataflow id="363" from="empty_0" to="specpipeline_ln79" fromId="148" toId="92">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln79" fromId="364" toId="93">
</dataflow>
<dataflow id="367" from="StgValue_366" to="speclooptripcount_ln79" fromId="366" toId="93">
</dataflow>
<dataflow id="368" from="StgValue_366" to="speclooptripcount_ln79" fromId="366" toId="93">
</dataflow>
<dataflow id="369" from="StgValue_366" to="speclooptripcount_ln79" fromId="366" toId="93">
</dataflow>
<dataflow id="371" from="_ssdm_op_SpecLoopName" to="specloopname_ln80" fromId="370" toId="94">
</dataflow>
<dataflow id="373" from="empty_2" to="specloopname_ln80" fromId="372" toId="94">
</dataflow>
<dataflow id="374" from="shl_ln81_8" to="add_ln81_6" fromId="90" toId="95">
</dataflow>
<dataflow id="375" from="mul_ln81" to="add_ln81_6" fromId="89" toId="95">
</dataflow>
<dataflow id="377" from="_ssdm_op_PartSelect.i16.i22.i32.i32" to="sum_6" fromId="376" toId="96">
</dataflow>
<dataflow id="378" from="add_ln81_6" to="sum_6" fromId="95" toId="96">
</dataflow>
<dataflow id="380" from="StgValue_379" to="sum_6" fromId="379" toId="96">
</dataflow>
<dataflow id="382" from="StgValue_381" to="sum_6" fromId="381" toId="96">
</dataflow>
<dataflow id="383" from="sum_6" to="store_ln79" fromId="96" toId="97">
</dataflow>
<dataflow id="384" from="sum" to="store_ln79" fromId="10" toId="97">
</dataflow>
<dataflow id="385" from="sum" to="sum_load" fromId="10" toId="99">
</dataflow>
<dataflow id="387" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="386" toId="100">
</dataflow>
<dataflow id="388" from="sum_29_out" to="write_ln0" fromId="134" toId="100">
</dataflow>
<dataflow id="389" from="sum_load" to="write_ln0" fromId="99" toId="100">
</dataflow>
<dataflow id="390" from="icmp_ln80" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="391" from="icmp_ln80" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
