// Seed: 753951759
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output wire  id_7,
    input  tri0  id_8
);
  logic id_10, id_11, id_12;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    output supply1 id_6,
    output wor id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10
    , id_21,
    input wire id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wand id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    input tri id_18,
    output uwire id_19
);
  parameter id_22 = -1;
  assign id_3  = -1;
  assign id_12 = id_0;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_4,
      id_9,
      id_11,
      id_4,
      id_12,
      id_17
  );
  assign modCall_1.id_1 = 0;
endmodule
