{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733514642371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733514642371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 13:50:42 2024 " "Processing started: Fri Dec  6 13:50:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733514642371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514642371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514642371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733514642609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733514642609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_string.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_string-transmit " "Found design unit 1: UART_TX_string-transmit" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648612 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_string " "Found entity 1: UART_TX_string" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_byte-TX_BYTE " "Found design unit 1: UART_TX_byte-TX_BYTE" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_byte.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648613 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_byte " "Found entity 1: UART_TX_byte" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_byte.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_rx_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_rx_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_byte-Reception " "Found design unit 1: UART_RX_byte-Reception" {  } { { "Components/UART/UART_RX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_RX_byte.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648614 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_byte " "Found entity 1: UART_RX_byte" {  } { { "Components/UART/UART_RX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_RX_byte.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-rtl " "Found design unit 1: PWM-rtl" {  } { { "Components/PWM.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648615 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "Components/PWM.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flow_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flow_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flow_counter-rtl " "Found design unit 1: Flow_counter-rtl" {  } { { "Components/Flow_counter.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flow_counter " "Found entity 1: Flow_counter" {  } { { "Components/Flow_counter.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/display_bcd/display_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/display_bcd/display_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY_BCD-rtl " "Found design unit 1: DISPLAY_BCD-rtl" {  } { { "Components/Display_BCD/DISPLAY_BCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648618 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_BCD " "Found entity 1: DISPLAY_BCD" {  } { { "Components/Display_BCD/DISPLAY_BCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/display_bcd/bcd_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/display_bcd/bcd_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_4bit-rtl " "Found design unit 1: BCD_4bit-rtl" {  } { { "Components/Display_BCD/BCD_4bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/BCD_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648619 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_4bit " "Found entity 1: BCD_4bit" {  } { { "Components/Display_BCD/BCD_4bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/BCD_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-DIV " "Found design unit 1: CLK_DIV-DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648620 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adc_0804lcn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adc_0804lcn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_0804LCN-rtl " "Found design unit 1: ADC_0804LCN-rtl" {  } { { "Components/ADC_0804LCN.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648621 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_0804LCN " "Found entity 1: ADC_0804LCN" {  } { { "Components/ADC_0804LCN.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smart_traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Smart_traffic_light-rtl " "Found design unit 1: Smart_traffic_light-rtl" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648622 ""} { "Info" "ISGN_ENTITY_NAME" "1 Smart_traffic_light " "Found entity 1: Smart_traffic_light" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514648622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514648622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Smart_traffic_light " "Elaborating entity \"Smart_traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733514648681 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_BUZZER Smart_traffic_light.vhd(64) " "VHDL Signal Declaration warning at Smart_traffic_light.vhd(64): used implicit default value for signal \"o_BUZZER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733514648682 "|Smart_traffic_light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:c_STL_CLK " "Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:c_STL_CLK\"" {  } { { "Smart_traffic_light.vhd" "c_STL_CLK" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514648701 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clks_max CLK_DIV.vhd(24) " "VHDL Signal Declaration warning at CLK_DIV.vhd(24): used explicit default value for signal \"clks_max\" because signal was never assigned a value" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733514648702 "|Smart_traffic_light|ADC_0804LCN:c_ADC_0804LCN|CLK_DIV:c_ADC_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flow_counter Flow_counter:NORTH_SOUTH " "Elaborating entity \"Flow_counter\" for hierarchy \"Flow_counter:NORTH_SOUTH\"" {  } { { "Smart_traffic_light.vhd" "NORTH_SOUTH" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514648702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PTL_NS_0 " "Elaborating entity \"PWM\" for hierarchy \"PWM:PTL_NS_0\"" {  } { { "Smart_traffic_light.vhd" "PTL_NS_0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514648705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_BCD DISPLAY_BCD:c_DISPLAY_BCD " "Elaborating entity \"DISPLAY_BCD\" for hierarchy \"DISPLAY_BCD:c_DISPLAY_BCD\"" {  } { { "Smart_traffic_light.vhd" "c_DISPLAY_BCD" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514648710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_4bit DISPLAY_BCD:c_DISPLAY_BCD\|BCD_4bit:BCD_4bit_0 " "Elaborating entity \"BCD_4bit\" for hierarchy \"DISPLAY_BCD:c_DISPLAY_BCD\|BCD_4bit:BCD_4bit_0\"" {  } { { "Components/Display_BCD/DISPLAY_BCD.vhd" "BCD_4bit_0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514648712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_0804LCN ADC_0804LCN:c_ADC_POT " "Elaborating entity \"ADC_0804LCN\" for hierarchy \"ADC_0804LCN:c_ADC_POT\"" {  } { { "Smart_traffic_light.vhd" "c_ADC_POT" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514648714 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Smart_traffic_light.vhd" "Mult1" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733514649525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Smart_traffic_light.vhd" "Div1" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733514649525 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733514649525 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Smart_traffic_light.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 208 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733514649525 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733514649525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649552 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733514649552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649657 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 380 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733514649657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7jm " "Found entity 1: lpm_divide_7jm" {  } { { "db/lpm_divide_7jm.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_7jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i7f " "Found entity 1: alt_u_div_i7f" {  } { { "db/alt_u_div_i7f.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_i7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649768 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733514649768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514649807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733514649807 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733514649807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_6jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733514649854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514649854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_DISP_SEG\[7\] VCC " "Pin \"o_DISP_SEG\[7\]\" is stuck at VCC" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733514650540 "|Smart_traffic_light|o_DISP_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BUZZER GND " "Pin \"o_BUZZER\" is stuck at GND" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733514650540 "|Smart_traffic_light|o_BUZZER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733514650540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733514650624 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733514651098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733514651252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733514651252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1643 " "Implemented 1643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733514651342 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733514651342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1576 " "Implemented 1576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733514651342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733514651342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733514651359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 13:50:51 2024 " "Processing ended: Fri Dec  6 13:50:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733514651359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733514651359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733514651359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733514651359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733514652360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733514652360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 13:50:52 2024 " "Processing started: Fri Dec  6 13:50:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733514652360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733514652360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733514652360 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733514652426 ""}
{ "Info" "0" "" "Project  = Smart_traffic_light" {  } {  } 0 0 "Project  = Smart_traffic_light" 0 0 "Fitter" 0 0 1733514652426 ""}
{ "Info" "0" "" "Revision = Smart_traffic_light" {  } {  } 0 0 "Revision = Smart_traffic_light" 0 0 "Fitter" 0 0 1733514652427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733514652484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733514652484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Smart_traffic_light EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Smart_traffic_light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733514652493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733514652524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733514652524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733514652605 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733514652609 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733514652683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733514652683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733514652683 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733514652683 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733514652686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733514652686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733514652686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733514652686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733514652686 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733514652686 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733514652688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_traffic_light.sdc " "Synopsys Design Constraints File file not found: 'Smart_traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733514653087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733514653087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733514653099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733514653101 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733514653101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_DIV:c_STL_CLK\|CLK  " "Automatically promoted node CLK_DIV:c_STL_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_DIV:c_STL_CLK\|CLK~0 " "Destination node CLK_DIV:c_STL_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "Automatically promoted node ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK~0 " "Destination node ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_CLK_IN0~output " "Destination node o_CLK_IN0~output" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "Automatically promoted node ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK~0 " "Destination node ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_CLK_IN1~output " "Destination node o_CLK_IN1~output" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "Automatically promoted node DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK~0 " "Destination node DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "Automatically promoted node PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK~0 " "Destination node PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "Automatically promoted node PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK~0 " "Destination node PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "Automatically promoted node PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK~0 " "Destination node PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "Automatically promoted node PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK~0 " "Destination node PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "Automatically promoted node PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733514653167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK~0 " "Destination node PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 3388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733514653167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733514653167 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733514653167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733514653364 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733514653365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733514653365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733514653367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733514653368 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733514653370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733514653370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733514653371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733514653440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733514653442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733514653442 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733514653489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733514653493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733514653810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733514654009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733514654023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733514655893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733514655893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733514656163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733514657093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733514657093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733514658238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733514658238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733514658242 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733514658334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733514658344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733514658502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733514658503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733514658702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733514659058 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_RST 3.3-V LVTTL 25 " "Pin i_RST uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_RST } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_RST" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_CLK 3.3-V LVTTL 23 " "Pin i_CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLK" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_PBUTTON_NS 3.3-V LVTTL 74 " "Pin i_PBUTTON_NS uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_PBUTTON_NS } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_PBUTTON_NS" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_PBUTTON_EW 3.3-V LVTTL 76 " "Pin i_PBUTTON_EW uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_PBUTTON_EW } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_PBUTTON_EW" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[7\] 3.3-V LVTTL 30 " "Pin i_DATA0\[7\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[7\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[6\] 3.3-V LVTTL 32 " "Pin i_DATA0\[6\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[6\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[5\] 3.3-V LVTTL 34 " "Pin i_DATA0\[5\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[5\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[4\] 3.3-V LVTTL 39 " "Pin i_DATA0\[4\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[4\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[3\] 3.3-V LVTTL 43 " "Pin i_DATA0\[3\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[3\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[2\] 3.3-V LVTTL 46 " "Pin i_DATA0\[2\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[2\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[0\] 3.3-V LVTTL 52 " "Pin i_DATA0\[0\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[0\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA0\[1\] 3.3-V LVTTL 50 " "Pin i_DATA0\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA0[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA0\[1\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[6\] 3.3-V LVTTL 7 " "Pin i_DATA1\[6\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[6\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[7\] 3.3-V LVTTL 11 " "Pin i_DATA1\[7\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[7\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[4\] 3.3-V LVTTL 144 " "Pin i_DATA1\[4\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[4\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[5\] 3.3-V LVTTL 2 " "Pin i_DATA1\[5\] uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[5\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[3\] 3.3-V LVTTL 142 " "Pin i_DATA1\[3\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[3\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[2\] 3.3-V LVTTL 138 " "Pin i_DATA1\[2\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[2\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[0\] 3.3-V LVTTL 10 " "Pin i_DATA1\[0\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[0\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA1\[1\] 3.3-V LVTTL 24 " "Pin i_DATA1\[1\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_DATA1[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA1\[1\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_INTR0 3.3-V LVTTL 54 " "Pin i_INTR0 uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_INTR0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_INTR0" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_INTR1 3.3-V LVTTL 3 " "Pin i_INTR1 uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_INTR1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_INTR1" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_N\[0\] 3.3-V LVTTL 53 " "Pin i_SENSOR_N\[0\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_N[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_N\[0\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_E\[0\] 3.3-V LVTTL 66 " "Pin i_SENSOR_E\[0\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_E[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_E\[0\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_S\[0\] 3.3-V LVTTL 59 " "Pin i_SENSOR_S\[0\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_S[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_S\[0\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_S\[1\] 3.3-V LVTTL 64 " "Pin i_SENSOR_S\[1\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_S[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_S\[1\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_W\[1\] 3.3-V LVTTL 72 " "Pin i_SENSOR_W\[1\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_W[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_W\[1\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_N\[1\] 3.3-V LVTTL 55 " "Pin i_SENSOR_N\[1\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_N[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_N\[1\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_W\[0\] 3.3-V LVTTL 70 " "Pin i_SENSOR_W\[0\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_W[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_W\[0\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SENSOR_E\[1\] 3.3-V LVTTL 68 " "Pin i_SENSOR_E\[1\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_SENSOR_E[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SENSOR_E\[1\]" } } } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733514659245 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733514659245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/output_files/Smart_traffic_light.fit.smsg " "Generated suppressed messages file C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/output_files/Smart_traffic_light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733514659311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5647 " "Peak virtual memory: 5647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733514659637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 13:50:59 2024 " "Processing ended: Fri Dec  6 13:50:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733514659637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733514659637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733514659637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733514659637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733514660550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733514660551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 13:51:00 2024 " "Processing started: Fri Dec  6 13:51:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733514660551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733514660551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733514660551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733514660759 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733514660974 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733514660986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733514661101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 13:51:01 2024 " "Processing ended: Fri Dec  6 13:51:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733514661101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733514661101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733514661101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733514661101 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733514661698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733514662080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733514662080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 13:51:01 2024 " "Processing started: Fri Dec  6 13:51:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733514662080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733514662080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Smart_traffic_light -c Smart_traffic_light " "Command: quartus_sta Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733514662080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733514662148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733514662253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733514662253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514662291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514662291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_traffic_light.sdc " "Synopsys Design Constraints File file not found: 'Smart_traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733514662427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514662427 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DIV:c_STL_CLK\|CLK CLK_DIV:c_STL_CLK\|CLK " "create_clock -period 1.000 -name CLK_DIV:c_STL_CLK\|CLK CLK_DIV:c_STL_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " "create_clock -period 1.000 -name DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733514662431 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733514662431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733514662438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733514662440 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733514662441 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733514662448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733514662517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733514662517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.164 " "Worst-case setup slack is -35.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.164            -247.819 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "  -35.164            -247.819 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.418             -38.756 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.418             -38.756 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.259             -39.302 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.259             -39.302 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.853             -38.624 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.853             -38.624 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.622             -39.172 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.622             -39.172 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.556             -38.401 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.556             -38.401 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.515             -38.486 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.515             -38.486 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.819             -37.013 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -28.819             -37.013 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.446             -37.342 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -28.446             -37.342 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.276             -37.479 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -28.276             -37.479 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.012             -37.169 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -28.012             -37.169 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.003             -36.375 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -28.003             -36.375 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.587             -36.758 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.587             -36.758 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.483           -1154.270 CLK_DIV:c_STL_CLK\|CLK  " "   -8.483           -1154.270 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -283.216 i_CLK  " "   -4.555            -283.216 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -11.080 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.398             -11.080 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157              -9.489 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.157              -9.489 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514662519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 i_CLK  " "    0.380               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 CLK_DIV:c_STL_CLK\|CLK  " "    0.432               0.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.452               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.454               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "    0.465               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.735               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.763               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.770               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.770               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.772               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.794               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.794               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.795               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.795               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.801               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.801               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.801               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514662529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733514662532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733514662534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.960 i_CLK  " "   -3.000            -121.960 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -278.069 CLK_DIV:c_STL_CLK\|CLK  " "   -1.487            -278.069 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514662536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514662536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733514662938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733514662953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733514663191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733514663273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733514663297 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733514663297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.100 " "Worst-case setup slack is -32.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.100            -225.961 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "  -32.100            -225.961 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.627             -34.509 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.627             -34.509 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.483             -35.121 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.483             -35.121 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.101             -34.535 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.101             -34.535 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.893             -34.955 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.893             -34.955 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.830             -34.404 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.830             -34.404 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.802             -34.315 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.802             -34.315 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.154             -32.916 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.154             -32.916 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.831             -33.305 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -25.831             -33.305 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.663             -33.421 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -25.663             -33.421 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.398             -32.392 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -25.398             -32.392 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.390             -33.155 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -25.390             -33.155 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.982             -32.696 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -24.982             -32.696 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.638           -1068.461 CLK_DIV:c_STL_CLK\|CLK  " "   -7.638           -1068.461 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.230            -259.147 i_CLK  " "   -4.230            -259.147 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -9.597 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.262              -9.597 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023              -7.798 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.023              -7.798 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514663304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 i_CLK  " "    0.358               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLK_DIV:c_STL_CLK\|CLK  " "    0.382               0.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.401               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.402               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "    0.416               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.682               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.707               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.715               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.717               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.719               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.734               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.734               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.736               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.737               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.741               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.742               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.743               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514663319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733514663326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733514663337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.960 i_CLK  " "   -3.000            -121.960 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -278.069 CLK_DIV:c_STL_CLK\|CLK  " "   -1.487            -278.069 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514663345 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733514663856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733514663947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733514663954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733514663954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.393 " "Worst-case setup slack is -14.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.393             -99.417 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "  -14.393             -99.417 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.746             -13.120 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.746             -13.120 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.693             -13.309 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.693             -13.309 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.399             -12.948 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.399             -12.948 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.294             -13.161 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.294             -13.161 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.254             -12.907 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.254             -12.907 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.244             -12.929 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.244             -12.929 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.915             -12.187 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.915             -12.187 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.746             -12.284 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.746             -12.284 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.706             -12.352 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.706             -12.352 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.667             -11.946 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.667             -11.946 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.654             -12.224 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.654             -12.224 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.434             -12.061 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.434             -12.061 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.202            -405.831 CLK_DIV:c_STL_CLK\|CLK  " "   -3.202            -405.831 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -75.525 i_CLK  " "   -1.466             -75.525 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.058 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -0.029              -0.058 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.075               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514663963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 i_CLK  " "    0.174               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLK_DIV:c_STL_CLK\|CLK  " "    0.178               0.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.187               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.187               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "    0.193               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.293               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.305               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.310               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.310               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.311               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.319               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.319               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.320               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.320               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.324               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.324               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.324               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514663982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514663982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733514663991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733514664001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -106.808 i_CLK  " "   -3.000            -106.808 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -187.000 CLK_DIV:c_STL_CLK\|CLK  " "   -1.000            -187.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.000             -17.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.000             -17.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.000             -13.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733514664011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733514664011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733514664941 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733514664942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733514665068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 13:51:05 2024 " "Processing ended: Fri Dec  6 13:51:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733514665068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733514665068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733514665068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733514665068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733514666018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733514666018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 13:51:05 2024 " "Processing started: Fri Dec  6 13:51:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733514666018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733514666018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733514666018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733514666296 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Smart_traffic_light.vo C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/simulation/questa/ simulation " "Generated file Smart_traffic_light.vo in folder \"C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733514666428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733514666452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 13:51:06 2024 " "Processing ended: Fri Dec  6 13:51:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733514666452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733514666452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733514666452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733514666452 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733514667089 ""}
