// Seed: 1988473601
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3 = id_3;
  assign id_3 = -1;
  wire id_4;
  wire id_5 = id_2;
  logic [-1 : -1] id_6, id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input supply0 id_16,
    output wor id_17,
    input wire id_18,
    output wire id_19,
    output wor id_20,
    output wand id_21,
    output supply0 id_22,
    input wand id_23,
    input tri id_24,
    input tri1 id_25,
    input supply1 id_26
);
  wire id_28;
  final $clog2(9);
  ;
  module_0 modCall_1 (
      id_28,
      id_28
  );
  assign modCall_1.id_3 = 0;
endmodule
