Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:24:30 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult/post_route_timing.rpt
| Design       : dummy_mult
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
opA[16]                        result_reg[11]__0/D            inf           
opA[16]                        result_reg[10]__0/D            inf           
opA[16]                        result_reg[14]__0/D            inf           
opA[16]                        result_reg[2]__0/D             inf           
opA[16]                        result_reg[6]__0/D             inf           
opA[16]                        result_reg[0]__0/D             inf           
opA[16]                        result_reg[12]__0/D            inf           
opA[16]                        result_reg[4]__0/D             inf           
opA[16]                        result_reg[16]__0/D            inf           
opA[16]                        result_reg[9]__0/D             inf           
opA[16]                        result_reg[15]__0/D            inf           
opA[16]                        result_reg[3]__0/D             inf           
opA[16]                        result_reg[7]__0/D             inf           
opA[16]                        result_reg[13]__0/D            inf           
opA[16]                        result_reg[1]__0/D             inf           
opA[16]                        result_reg[5]__0/D             inf           
opA[16]                        result_reg[8]__0/D             inf           
opA[16]                        result_reg/PCIN[0]             inf           
opA[16]                        result_reg/PCIN[10]            inf           
opA[16]                        result_reg/PCIN[11]            inf           
opA[16]                        result_reg/PCIN[12]            inf           
opA[16]                        result_reg/PCIN[13]            inf           
opA[16]                        result_reg/PCIN[14]            inf           
opA[16]                        result_reg/PCIN[15]            inf           
opA[16]                        result_reg/PCIN[16]            inf           
opA[16]                        result_reg/PCIN[17]            inf           
opA[16]                        result_reg/PCIN[18]            inf           
opA[16]                        result_reg/PCIN[19]            inf           
opA[16]                        result_reg/PCIN[1]             inf           
opA[16]                        result_reg/PCIN[20]            inf           
opA[16]                        result_reg/PCIN[21]            inf           
opA[16]                        result_reg/PCIN[22]            inf           
opA[16]                        result_reg/PCIN[23]            inf           
opA[16]                        result_reg/PCIN[24]            inf           
opA[16]                        result_reg/PCIN[25]            inf           
opA[16]                        result_reg/PCIN[26]            inf           
opA[16]                        result_reg/PCIN[27]            inf           
opA[16]                        result_reg/PCIN[28]            inf           
opA[16]                        result_reg/PCIN[29]            inf           
opA[16]                        result_reg/PCIN[2]             inf           
opA[16]                        result_reg/PCIN[30]            inf           
opA[16]                        result_reg/PCIN[31]            inf           
opA[16]                        result_reg/PCIN[32]            inf           
opA[16]                        result_reg/PCIN[33]            inf           
opA[16]                        result_reg/PCIN[34]            inf           
opA[16]                        result_reg/PCIN[35]            inf           
opA[16]                        result_reg/PCIN[36]            inf           
opA[16]                        result_reg/PCIN[37]            inf           
opA[16]                        result_reg/PCIN[38]            inf           
opA[16]                        result_reg/PCIN[39]            inf           
opA[16]                        result_reg/PCIN[3]             inf           
opA[16]                        result_reg/PCIN[40]            inf           
opA[16]                        result_reg/PCIN[41]            inf           
opA[16]                        result_reg/PCIN[42]            inf           
opA[16]                        result_reg/PCIN[43]            inf           
opA[16]                        result_reg/PCIN[44]            inf           
opA[16]                        result_reg/PCIN[45]            inf           
opA[16]                        result_reg/PCIN[46]            inf           
opA[16]                        result_reg/PCIN[47]            inf           
opA[16]                        result_reg/PCIN[4]             inf           
opA[16]                        result_reg/PCIN[5]             inf           
opA[16]                        result_reg/PCIN[6]             inf           
opA[16]                        result_reg/PCIN[7]             inf           
opA[16]                        result_reg/PCIN[8]             inf           
opA[16]                        result_reg/PCIN[9]             inf           
opB_mux_out[0]                 result0/A[0]                   inf           
opB_mux_out[10]                result0/A[10]                  inf           
opB_mux_out[11]                result0/A[11]                  inf           
opB_mux_out[12]                result0/A[12]                  inf           
opB_mux_out[13]                result0/A[13]                  inf           
opB_mux_out[14]                result0/A[14]                  inf           
opB_mux_out[15]                result0/A[15]                  inf           
opB_mux_out[16]                result0/A[16]                  inf           
opB_mux_out[1]                 result0/A[1]                   inf           
opB_mux_out[2]                 result0/A[2]                   inf           
opB_mux_out[3]                 result0/A[3]                   inf           
opB_mux_out[4]                 result0/A[4]                   inf           
opB_mux_out[5]                 result0/A[5]                   inf           
opB_mux_out[6]                 result0/A[6]                   inf           
opB_mux_out[7]                 result0/A[7]                   inf           
opB_mux_out[8]                 result0/A[8]                   inf           
opB_mux_out[9]                 result0/A[9]                   inf           
opA[17]                        result0/B[0]                   inf           
opA[27]                        result0/B[10]                  inf           
opA[28]                        result0/B[11]                  inf           
opA[29]                        result0/B[12]                  inf           
opA[30]                        result0/B[13]                  inf           
opA[31]                        result0/B[14]                  inf           
opA[18]                        result0/B[1]                   inf           
opA[19]                        result0/B[2]                   inf           
opA[20]                        result0/B[3]                   inf           
opA[21]                        result0/B[4]                   inf           
opA[22]                        result0/B[5]                   inf           
opA[23]                        result0/B[6]                   inf           
opA[24]                        result0/B[7]                   inf           
opA[25]                        result0/B[8]                   inf           
opA[26]                        result0/B[9]                   inf           
resetn                         result0/RSTP                   inf           
opB_mux_out[17]                result_reg/B[0]                inf           
opB_mux_out[27]                result_reg/B[10]               inf           



