# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ALU_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity add_sub
# -- Compiling architecture synth of add_sub
# vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/comparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparator
# -- Compiling architecture synth of comparator
# vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/logic_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_unit
# -- Compiling architecture synth of logic_unit
# vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplexer
# -- Compiling architecture synth of multiplexer
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd(24): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
# 
# ** Error: Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd(33): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ALU_run_msim_rtl_vhdl.do line 11
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd}"
