# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/bit_add/sim/bit_add.vhd" \
"../../../../labo2_ta3_zebi.srcs/sources_1/bd/bit_add/hdl/bit_add_wrapper.vhd" \

# Do not sort compile order
nosort
