

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Sun Feb 21 01:44:50 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.555|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1235|  1235|  1235|  1235|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    20|    20|         2|          -|          -|    10|    no    |
        |- fc_layer3_label10   |  1162|  1162|        14|          -|          -|    83|    no    |
        | + fc_layer3_label42  |    12|    12|         5|          -|          -|     2|    no    |
        |- fc_layer3_label14   |    50|    50|         5|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond2)
	10  / (exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond17_2)
	4  / (exitcond17_2)
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / (!exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.54>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 15 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_505 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 16 'specinterface' 'empty_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_V = alloca [120 x i24], align 4" [nnet.cpp:386]   --->   Operation 17 'alloca' 'output_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [120 x i24]* %output_V, i64 0, i64 0" [nnet.cpp:386]   --->   Operation 18 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "store i24 0, i24* %output_V_addr, align 16" [nnet.cpp:386]   --->   Operation 19 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%tmp_V_952 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [nnet.cpp:392]   --->   Operation 20 'read' 'tmp_V_952' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_V_952 to i9" [nnet.cpp:393]   --->   Operation 21 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%r_V = add i9 %lhs_V, 2" [nnet.cpp:393]   --->   Operation 22 'add' 'r_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%read_temp_V_cast = sext i9 %r_V to i17" [nnet.cpp:393]   --->   Operation 23 'sext' 'read_temp_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [nnet.cpp:394]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %arrayctor.loop.preheader ], [ %i_2, %1 ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %arrayctor.loop.preheader ], [ %next_mul, %1 ]"   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i10 %phi_mul to i64" [nnet.cpp:394]   --->   Operation 27 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %i, -6" [nnet.cpp:394]   --->   Operation 28 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 29 'speclooptripcount' 'empty_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i, 1" [nnet.cpp:394]   --->   Operation 30 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader314.preheader, label %1" [nnet.cpp:394]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, 84"   --->   Operation 32 'add' 'next_mul' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %phi_mul_cast" [nnet.cpp:395]   --->   Operation 33 'getelementptr' 'fc_layer3_weights_V_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i8* %fc_layer3_weights_V_s, align 4" [nnet.cpp:395]   --->   Operation 34 'load' 'fc_layer3_weights_V_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader314" [nnet.cpp:397]   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i to i64" [nnet.cpp:395]   --->   Operation 36 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i8* %fc_layer3_weights_V_s, align 4" [nnet.cpp:395]   --->   Operation 37 'load' 'fc_layer3_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = sext i8 %fc_layer3_weights_V_1 to i17" [nnet.cpp:395]   --->   Operation 38 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (4.35ns)   --->   "%p_1 = mul i17 %read_temp_V_cast, %p_cast" [nnet.cpp:395]   --->   Operation 39 'mul' 'p_1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_1_cast = sext i17 %p_1 to i24" [nnet.cpp:395]   --->   Operation 40 'sext' 'p_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_s" [nnet.cpp:395]   --->   Operation 41 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i24 %p_1_cast, i24* %output_V_addr_1, align 4" [nnet.cpp:395]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [nnet.cpp:394]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.54>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_1, %5 ], [ 1, %.preheader314.preheader ]"   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %j, -44" [nnet.cpp:397]   --->   Operation 45 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 83, i64 83, i64 83)"   --->   Operation 46 'speclooptripcount' 'empty_507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [nnet.cpp:397]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str74) nounwind" [nnet.cpp:397]   --->   Operation 48 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str74)" [nnet.cpp:397]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_V_953 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [nnet.cpp:398]   --->   Operation 50 'read' 'tmp_V_953' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %tmp_V_953 to i9" [nnet.cpp:399]   --->   Operation 51 'sext' 'lhs_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%r_V_1 = add i9 %lhs_V_1, 2" [nnet.cpp:399]   --->   Operation 52 'add' 'r_V_1' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = zext i7 %j to i11" [nnet.cpp:400]   --->   Operation 53 'zext' 'tmp_1_cast1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i7 %j to i10" [nnet.cpp:400]   --->   Operation 54 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_2_cast = sext i9 %r_V_1 to i17" [nnet.cpp:400]   --->   Operation 55 'sext' 'p_2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %3" [nnet.cpp:400]   --->   Operation 56 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet.cpp:404]   --->   Operation 57 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 9.63>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ 0, %2 ], [ %i_4_3, %4 ]" [nnet.cpp:400]   --->   Operation 58 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %i1 to i10" [nnet.cpp:401]   --->   Operation 59 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.36ns)   --->   "%tmp_1 = mul i10 %tmp_3_cast, 84" [nnet.cpp:401]   --->   Operation 60 'mul' 'tmp_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (3.02ns)   --->   "%tmp_5 = add i10 %tmp_1_cast, %tmp_1" [nnet.cpp:401]   --->   Operation 61 'add' 'tmp_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i10 %tmp_5 to i64" [nnet.cpp:401]   --->   Operation 62 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_2 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_12_cast" [nnet.cpp:401]   --->   Operation 63 'getelementptr' 'fc_layer3_weights_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i8* %fc_layer3_weights_V_2, align 1" [nnet.cpp:401]   --->   Operation 64 'load' 'fc_layer3_weights_V_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i_4_s = or i4 %i1, 1" [nnet.cpp:400]   --->   Operation 65 'or' 'i_4_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_48_1_cast = zext i4 %i_4_s to i11" [nnet.cpp:401]   --->   Operation 66 'zext' 'tmp_48_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.36ns)   --->   "%tmp_11 = mul i11 %tmp_48_1_cast, 84" [nnet.cpp:401]   --->   Operation 67 'mul' 'tmp_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.02ns)   --->   "%tmp_12 = add i11 %tmp_1_cast1, %tmp_11" [nnet.cpp:401]   --->   Operation 68 'add' 'tmp_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i11 %tmp_12 to i64" [nnet.cpp:401]   --->   Operation 69 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_4 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_14_cast" [nnet.cpp:401]   --->   Operation 70 'getelementptr' 'fc_layer3_weights_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i8* %fc_layer3_weights_V_4, align 1" [nnet.cpp:401]   --->   Operation 71 'load' 'fc_layer3_weights_V_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i1 to i64" [nnet.cpp:401]   --->   Operation 72 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i8* %fc_layer3_weights_V_2, align 1" [nnet.cpp:401]   --->   Operation 73 'load' 'fc_layer3_weights_V_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_3" [nnet.cpp:401]   --->   Operation 74 'getelementptr' 'output_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%output_V_load = load i24* %output_V_addr_3, align 4" [nnet.cpp:401]   --->   Operation 75 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_48_1 = zext i4 %i_4_s to i64" [nnet.cpp:401]   --->   Operation 76 'zext' 'tmp_48_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i8* %fc_layer3_weights_V_4, align 1" [nnet.cpp:401]   --->   Operation 77 'load' 'fc_layer3_weights_V_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_48_1" [nnet.cpp:401]   --->   Operation 78 'getelementptr' 'output_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%output_V_load_1 = load i24* %output_V_addr_4, align 4" [nnet.cpp:401]   --->   Operation 79 'load' 'output_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>

State 7 <SV = 5> <Delay = 9.63>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str75) nounwind" [nnet.cpp:400]   --->   Operation 80 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_3_cast = sext i8 %fc_layer3_weights_V_3 to i17" [nnet.cpp:401]   --->   Operation 81 'sext' 'p_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (3.36ns)   --->   "%p_4 = mul i17 %p_2_cast, %p_3_cast" [nnet.cpp:401]   --->   Operation 82 'mul' 'p_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_4_cast = sext i17 %p_4 to i24" [nnet.cpp:401]   --->   Operation 83 'sext' 'p_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%output_V_load = load i24* %output_V_addr_3, align 4" [nnet.cpp:401]   --->   Operation 84 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 85 [1/1] (3.02ns)   --->   "%tmp_4 = add i24 %output_V_load, %p_4_cast" [nnet.cpp:401]   --->   Operation 85 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (3.25ns)   --->   "store i24 %tmp_4, i24* %output_V_addr_3, align 4" [nnet.cpp:401]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_3_1_cast = sext i8 %fc_layer3_weights_V_5 to i17" [nnet.cpp:401]   --->   Operation 87 'sext' 'p_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (3.36ns)   --->   "%p_4_1 = mul i17 %p_2_cast, %p_3_1_cast" [nnet.cpp:401]   --->   Operation 88 'mul' 'p_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%p_4_1_cast = sext i17 %p_4_1 to i24" [nnet.cpp:401]   --->   Operation 89 'sext' 'p_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (3.25ns)   --->   "%output_V_load_1 = load i24* %output_V_addr_4, align 4" [nnet.cpp:401]   --->   Operation 90 'load' 'output_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 91 [1/1] (3.02ns)   --->   "%tmp_49_1 = add i24 %output_V_load_1, %p_4_1_cast" [nnet.cpp:401]   --->   Operation 91 'add' 'tmp_49_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (3.25ns)   --->   "store i24 %tmp_49_1, i24* %output_V_addr_4, align 4" [nnet.cpp:401]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%i_4_1 = or i4 %i1, 2" [nnet.cpp:400]   --->   Operation 93 'or' 'i_4_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.30ns)   --->   "%exitcond17_2 = icmp eq i4 %i_4_1, -6" [nnet.cpp:400]   --->   Operation 94 'icmp' 'exitcond17_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 95 'speclooptripcount' 'empty_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond17_2, label %5, label %4" [nnet.cpp:400]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_48_2_cast = zext i4 %i_4_1 to i11" [nnet.cpp:401]   --->   Operation 97 'zext' 'tmp_48_2_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (3.36ns)   --->   "%tmp_14 = mul i11 84, %tmp_48_2_cast" [nnet.cpp:401]   --->   Operation 98 'mul' 'tmp_14' <Predicate = (!exitcond17_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (3.02ns)   --->   "%tmp_15 = add i11 %tmp_1_cast1, %tmp_14" [nnet.cpp:401]   --->   Operation 99 'add' 'tmp_15' <Predicate = (!exitcond17_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i11 %tmp_15 to i64" [nnet.cpp:401]   --->   Operation 100 'sext' 'tmp_16_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_6 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_16_cast" [nnet.cpp:401]   --->   Operation 101 'getelementptr' 'fc_layer3_weights_V_6' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i8* %fc_layer3_weights_V_6, align 1" [nnet.cpp:401]   --->   Operation 102 'load' 'fc_layer3_weights_V_7' <Predicate = (!exitcond17_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i4 %i1 to i3" [nnet.cpp:400]   --->   Operation 103 'trunc' 'tmp_22' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%i_4_2 = or i3 %tmp_22, 3" [nnet.cpp:400]   --->   Operation 104 'or' 'i_4_2' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_48_3_cast = zext i3 %i_4_2 to i10" [nnet.cpp:401]   --->   Operation 105 'zext' 'tmp_48_3_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (3.36ns)   --->   "%tmp_16 = mul i10 84, %tmp_48_3_cast" [nnet.cpp:401]   --->   Operation 106 'mul' 'tmp_16' <Predicate = (!exitcond17_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (3.02ns)   --->   "%tmp_17 = add i10 %tmp_1_cast, %tmp_16" [nnet.cpp:401]   --->   Operation 107 'add' 'tmp_17' <Predicate = (!exitcond17_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %tmp_17 to i64" [nnet.cpp:401]   --->   Operation 108 'zext' 'tmp_18_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_8 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_18_cast" [nnet.cpp:401]   --->   Operation 109 'getelementptr' 'fc_layer3_weights_V_8' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_9 = load i8* %fc_layer3_weights_V_8, align 1" [nnet.cpp:401]   --->   Operation 110 'load' 'fc_layer3_weights_V_9' <Predicate = (!exitcond17_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_7 : Operation 111 [1/1] (1.73ns)   --->   "%i_4_3 = add i4 4, %i1" [nnet.cpp:400]   --->   Operation 111 'add' 'i_4_3' <Predicate = (!exitcond17_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%empty_509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str74, i32 %tmp)" [nnet.cpp:403]   --->   Operation 112 'specregionend' 'empty_509' <Predicate = (exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, 1" [nnet.cpp:397]   --->   Operation 113 'add' 'j_1' <Predicate = (exitcond17_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader314" [nnet.cpp:397]   --->   Operation 114 'br' <Predicate = (exitcond17_2)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_48_2 = zext i4 %i_4_1 to i64" [nnet.cpp:401]   --->   Operation 115 'zext' 'tmp_48_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i8* %fc_layer3_weights_V_6, align 1" [nnet.cpp:401]   --->   Operation 116 'load' 'fc_layer3_weights_V_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_48_2" [nnet.cpp:401]   --->   Operation 117 'getelementptr' 'output_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%output_V_load_2 = load i24* %output_V_addr_5, align 4" [nnet.cpp:401]   --->   Operation 118 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_48_3 = zext i3 %i_4_2 to i64" [nnet.cpp:401]   --->   Operation 119 'zext' 'tmp_48_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_9 = load i8* %fc_layer3_weights_V_8, align 1" [nnet.cpp:401]   --->   Operation 120 'load' 'fc_layer3_weights_V_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_48_3" [nnet.cpp:401]   --->   Operation 121 'getelementptr' 'output_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (3.25ns)   --->   "%output_V_load_3 = load i24* %output_V_addr_6, align 4" [nnet.cpp:401]   --->   Operation 122 'load' 'output_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>

State 9 <SV = 7> <Delay = 9.63>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_3_2_cast = sext i8 %fc_layer3_weights_V_7 to i17" [nnet.cpp:401]   --->   Operation 123 'sext' 'p_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (3.36ns)   --->   "%p_4_2 = mul i17 %p_2_cast, %p_3_2_cast" [nnet.cpp:401]   --->   Operation 124 'mul' 'p_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_4_2_cast = sext i17 %p_4_2 to i24" [nnet.cpp:401]   --->   Operation 125 'sext' 'p_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/2] (3.25ns)   --->   "%output_V_load_2 = load i24* %output_V_addr_5, align 4" [nnet.cpp:401]   --->   Operation 126 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 127 [1/1] (3.02ns)   --->   "%tmp_49_2 = add i24 %output_V_load_2, %p_4_2_cast" [nnet.cpp:401]   --->   Operation 127 'add' 'tmp_49_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 128 [1/1] (3.25ns)   --->   "store i24 %tmp_49_2, i24* %output_V_addr_5, align 4" [nnet.cpp:401]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%p_3_3_cast = sext i8 %fc_layer3_weights_V_9 to i17" [nnet.cpp:401]   --->   Operation 129 'sext' 'p_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.36ns)   --->   "%p_4_3 = mul i17 %p_2_cast, %p_3_3_cast" [nnet.cpp:401]   --->   Operation 130 'mul' 'p_4_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_4_3_cast = sext i17 %p_4_3 to i24" [nnet.cpp:401]   --->   Operation 131 'sext' 'p_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%output_V_load_3 = load i24* %output_V_addr_6, align 4" [nnet.cpp:401]   --->   Operation 132 'load' 'output_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 133 [1/1] (3.02ns)   --->   "%tmp_49_3 = add i24 %output_V_load_3, %p_4_3_cast" [nnet.cpp:401]   --->   Operation 133 'add' 'tmp_49_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 134 [1/1] (3.25ns)   --->   "store i24 %tmp_49_3, i24* %output_V_addr_6, align 4" [nnet.cpp:401]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [nnet.cpp:400]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%i2 = phi i4 [ %i_3, %"ap_fixed_base<57, 29, true, 5, 3, 0>.exit_ifconv" ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i2, -6" [nnet.cpp:404]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 138 'speclooptripcount' 'empty_510' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i2, 1" [nnet.cpp:404]   --->   Operation 139 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %"ap_fixed_base<57, 29, true, 5, 3, 0>.exit_ifconv"" [nnet.cpp:404]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %i2 to i64" [nnet.cpp:406]   --->   Operation 141 'zext' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_2" [nnet.cpp:406]   --->   Operation 142 'getelementptr' 'output_V_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 143 [2/2] (3.25ns)   --->   "%f_op_V = load i24* %output_V_addr_2, align 4" [nnet.cpp:406]   --->   Operation 143 'load' 'f_op_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%fc_layer3_bias_V_add = getelementptr [10 x i10]* @fc_layer3_bias_V, i64 0, i64 %tmp_2" [nnet.cpp:406]   --->   Operation 144 'getelementptr' 'fc_layer3_bias_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 145 [2/2] (3.25ns)   --->   "%f_op_V_1 = load i10* %fc_layer3_bias_V_add, align 2" [nnet.cpp:406]   --->   Operation 145 'load' 'f_op_V_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "ret void" [nnet.cpp:408]   --->   Operation 146 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 9.79>
ST_11 : Operation 147 [1/2] (3.25ns)   --->   "%f_op_V = load i24* %output_V_addr_2, align 4" [nnet.cpp:406]   --->   Operation 147 'load' 'f_op_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i24 %f_op_V to i44" [nnet.cpp:406]   --->   Operation 148 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (6.54ns)   --->   "%p_Val2_s = mul i44 647684, %OP1_V_cast" [nnet.cpp:406]   --->   Operation 149 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/2] (3.25ns)   --->   "%f_op_V_1 = load i10* %fc_layer3_bias_V_add, align 2" [nnet.cpp:406]   --->   Operation 150 'load' 'f_op_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 12 <SV = 5> <Delay = 13.5>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_cast = sext i10 %f_op_V_1 to i31" [nnet.cpp:406]   --->   Operation 151 'sext' 'OP1_V_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (3.36ns)   --->   "%p_Val2_1 = mul i31 647673, %OP1_V_1_cast_cast" [nnet.cpp:406]   --->   Operation 152 'mul' 'p_Val2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i31 %p_Val2_1 to i44" [nnet.cpp:406]   --->   Operation 153 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (3.02ns)   --->   "%p_Val2_2 = add i44 %p_Val2_s, %tmp_4_cast" [nnet.cpp:406]   --->   Operation 154 'add' 'p_Val2_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %p_Val2_2, i32 43)" [nnet.cpp:406]   --->   Operation 155 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %p_Val2_2, i32 28, i32 43)" [nnet.cpp:406]   --->   Operation 156 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = sext i16 %tmp_6 to i17" [nnet.cpp:406]   --->   Operation 157 'sext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %p_Val2_2, i32 27)" [nnet.cpp:406]   --->   Operation 158 'bitselect' 'qbit' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i44 %p_Val2_2 to i27" [nnet.cpp:406]   --->   Operation 159 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.45ns)   --->   "%r = icmp ne i27 %tmp_19, 0" [nnet.cpp:406]   --->   Operation 160 'icmp' 'r' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%not_s_i_i1 = xor i1 %tmp_13, true" [nnet.cpp:406]   --->   Operation 161 'xor' 'not_s_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%r_i_i1 = or i1 %r, %not_s_i_i1" [nnet.cpp:406]   --->   Operation 162 'or' 'r_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%qb_assign_1 = and i1 %r_i_i1, %qbit" [nnet.cpp:406]   --->   Operation 163 'and' 'qb_assign_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i1 %qb_assign_1 to i17" [nnet.cpp:406]   --->   Operation 164 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i44.i32.i32(i44 %p_Val2_2, i32 28, i32 35)" [nnet.cpp:406]   --->   Operation 165 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (2.07ns)   --->   "%p_Val2_3 = add i17 %p_Val2_3_cast, %tmp_6_cast" [nnet.cpp:406]   --->   Operation 166 'add' 'p_Val2_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3, i32 16)" [nnet.cpp:406]   --->   Operation 167 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i17.i32.i32(i17 %p_Val2_3, i32 8, i32 16)" [nnet.cpp:406]   --->   Operation 168 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.66ns)   --->   "%p_not_i = icmp ne i9 %tmp_10, 0" [nnet.cpp:406]   --->   Operation 169 'icmp' 'p_not_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.66ns)   --->   "%p_not38_i = icmp ne i9 %tmp_10, -1" [nnet.cpp:406]   --->   Operation 170 'icmp' 'p_not38_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.38>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_8 = zext i1 %qb_assign_1 to i8" [nnet.cpp:406]   --->   Operation 171 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.91ns)   --->   "%p_Val2_4 = add i8 %tmp_7, %tmp_8" [nnet.cpp:406]   --->   Operation 172 'add' 'p_Val2_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [nnet.cpp:406]   --->   Operation 173 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%brmerge_i = or i1 %newsignbit, %p_not_i" [nnet.cpp:406]   --->   Operation 174 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_9 = xor i1 %isneg, true" [nnet.cpp:406]   --->   Operation 175 'xor' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %brmerge_i, %tmp_9" [nnet.cpp:406]   --->   Operation 176 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%newsignbit_0_not_i = xor i1 %newsignbit, true" [nnet.cpp:406]   --->   Operation 177 'xor' 'newsignbit_0_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%brmerge39_i = or i1 %p_not38_i, %newsignbit_0_not_i" [nnet.cpp:406]   --->   Operation 178 'or' 'brmerge39_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %brmerge39_i, %isneg" [nnet.cpp:406]   --->   Operation 179 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_mux)   --->   "%brmerge_i_i = or i1 %underflow, %overflow" [nnet.cpp:406]   --->   Operation 180 'or' 'brmerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%underflow_not = xor i1 %underflow, true" [nnet.cpp:406]   --->   Operation 181 'xor' 'underflow_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%brmerge = or i1 %overflow, %underflow_not" [nnet.cpp:406]   --->   Operation 182 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_11_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_4" [nnet.cpp:406]   --->   Operation 183 'select' 'p_Val2_11_mux' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%p_Val2_s_511 = select i1 %underflow, i8 -128, i8 %p_Val2_4" [nnet.cpp:406]   --->   Operation 184 'select' 'p_Val2_s_511' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (1.24ns) (out node of the LUT)   --->   "%this_assign_1 = select i1 %brmerge, i8 %p_Val2_11_mux, i8 %p_Val2_s_511" [nnet.cpp:406]   --->   Operation 185 'select' 'this_assign_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 7> <Delay = 10.0>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str76) nounwind" [nnet.cpp:406]   --->   Operation 186 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i8 %this_assign_1 to i32" [nnet.cpp:406]   --->   Operation 187 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (6.38ns)   --->   "%tmp_V = mul i32 12600860, %OP1_V_3" [nnet.cpp:406]   --->   Operation 188 'mul' 'tmp_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [nnet.cpp:406]   --->   Operation 189 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet.cpp:404]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 5.55ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet.cpp:392) [10]  (3.63 ns)
	'add' operation ('r.V', nnet.cpp:393) [12]  (1.92 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [17]  (0 ns)
	'getelementptr' operation ('fc_layer3_weights_V_s', nnet.cpp:395) [26]  (0 ns)
	'load' operation ('fc_layer3_weights_V_1', nnet.cpp:395) on array 'fc_layer3_weights_V' [27]  (3.25 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	'load' operation ('fc_layer3_weights_V_1', nnet.cpp:395) on array 'fc_layer3_weights_V' [27]  (3.25 ns)
	'mul' operation ('p_1', nnet.cpp:395) [29]  (4.35 ns)
	'store' operation (nnet.cpp:395) of variable 'p_1_cast', nnet.cpp:395 on array 'output.V', nnet.cpp:386 [32]  (3.25 ns)

 <State 4>: 5.55ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet.cpp:398) [44]  (3.63 ns)
	'add' operation ('r.V', nnet.cpp:399) [46]  (1.92 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'phi' operation ('i1', nnet.cpp:400) with incoming values : ('i_4_3', nnet.cpp:400) [52]  (0 ns)
	'or' operation ('i_4_s', nnet.cpp:400) [68]  (0 ns)
	'mul' operation ('tmp_11', nnet.cpp:401) [71]  (3.36 ns)
	'add' operation ('tmp_12', nnet.cpp:401) [72]  (3.02 ns)
	'getelementptr' operation ('fc_layer3_weights_V_4', nnet.cpp:401) [74]  (0 ns)
	'load' operation ('fc_layer3_weights_V_5', nnet.cpp:401) on array 'fc_layer3_weights_V' [75]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr_3', nnet.cpp:401) [64]  (0 ns)
	'load' operation ('output_V_load', nnet.cpp:401) on array 'output.V', nnet.cpp:386 [65]  (3.25 ns)

 <State 7>: 9.63ns
The critical path consists of the following:
	'mul' operation ('p_4', nnet.cpp:401) [62]  (3.36 ns)
	'add' operation ('tmp_4', nnet.cpp:401) [66]  (3.02 ns)
	'store' operation (nnet.cpp:401) of variable 'tmp_4', nnet.cpp:401 on array 'output.V', nnet.cpp:386 [67]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr_5', nnet.cpp:401) [98]  (0 ns)
	'load' operation ('output_V_load_2', nnet.cpp:401) on array 'output.V', nnet.cpp:386 [99]  (3.25 ns)

 <State 9>: 9.63ns
The critical path consists of the following:
	'mul' operation ('p_4_2', nnet.cpp:401) [96]  (3.36 ns)
	'add' operation ('tmp_49_2', nnet.cpp:401) [100]  (3.02 ns)
	'store' operation (nnet.cpp:401) of variable 'tmp_49_2', nnet.cpp:401 on array 'output.V', nnet.cpp:386 [101]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet.cpp:404) [127]  (0 ns)
	'getelementptr' operation ('fc_layer3_bias_V_add', nnet.cpp:406) [139]  (0 ns)
	'load' operation ('f_op.V', nnet.cpp:406) on array 'fc_layer3_bias_V' [140]  (3.25 ns)

 <State 11>: 9.79ns
The critical path consists of the following:
	'load' operation ('f_op.V', nnet.cpp:406) on array 'output.V', nnet.cpp:386 [136]  (3.25 ns)
	'mul' operation ('p_Val2_s', nnet.cpp:406) [138]  (6.54 ns)

 <State 12>: 13.6ns
The critical path consists of the following:
	'mul' operation ('__Val2__', nnet.cpp:406) [142]  (3.36 ns)
	'add' operation ('__Val2__', nnet.cpp:406) [144]  (3.02 ns)
	'icmp' operation ('r', nnet.cpp:406) [150]  (2.46 ns)
	'or' operation ('r_i_i1', nnet.cpp:406) [152]  (0 ns)
	'and' operation ('qb', nnet.cpp:406) [153]  (0.978 ns)
	'add' operation ('__Val2__', nnet.cpp:406) [157]  (2.08 ns)
	'icmp' operation ('p_not38_i', nnet.cpp:406) [167]  (1.66 ns)

 <State 13>: 5.39ns
The critical path consists of the following:
	'add' operation ('__Val2__', nnet.cpp:406) [159]  (1.92 ns)
	'or' operation ('brmerge_i', nnet.cpp:406) [163]  (0 ns)
	'and' operation ('overflow', nnet.cpp:406) [165]  (0.978 ns)
	'or' operation ('brmerge_i_i', nnet.cpp:406) [170]  (0 ns)
	'select' operation ('p_Val2_11_mux', nnet.cpp:406) [173]  (1.25 ns)
	'select' operation ('this_assign_1', nnet.cpp:406) [175]  (1.25 ns)

 <State 14>: 10ns
The critical path consists of the following:
	'mul' operation ('tmp.V', nnet.cpp:406) [177]  (6.38 ns)
	fifo write on port 'out_V_V' (nnet.cpp:406) [178]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
