m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/simulation
Egeneral_controller
Z1 w1725300669
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd
Z8 FC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd
l0
L25
VlXnk`PgcC`RH>1ZjD37<L3
!s100 n2MFT9TL_Q8Yl4@k??J;80
Z9 OW;C;10.5c;63
33
Z10 !s110 1725300776
!i10b 1
Z11 !s108 1725300775.000000
Z12 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd|
Z13 !s107 C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd|
!i113 1
Z14 o-2008 -explicit -work presynth -O0
Z15 tCvgOpt 0
Aarchitecture_general_controller
R2
R3
R4
R5
R6
DEx4 work 18 general_controller 0 22 lXnk`PgcC`RH>1ZjD37<L3
l205
L96
VJYe4nT:3g0ZjZFW8QQQF?3
!s100 3O4N>D9Xjl@RLKc4RU07C1
R9
33
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Egeneral_controller_testbench
Z16 w1725037095
R5
R6
R0
Z17 8C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
Z18 FC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
l0
L32
VIkUUQRC?33=nD1Z53ZfOX2
!s100 63L[A>_BbKgc`NfI^`]cZ1
R9
33
R10
!i10b 1
Z19 !s108 1725300776.000000
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd|
Z21 !s107 C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
Z22 DEx4 work 28 general_controller_testbench 0 22 IkUUQRC?33=nD1Z53ZfOX2
l187
L35
Z23 V=jicGOG0@<`giT17^=6Ag2
Z24 !s100 7DLiQ5VT`aSW^@5nHOdNP0
R9
33
R10
!i10b 1
R19
R20
R21
!i113 1
R14
R15
Esweeptable
Z25 w1724920937
R5
R6
R0
Z26 8C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd
Z27 FC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd
l0
L8
V`UK0aGXI[9GGSdFE6<V5Q2
!s100 ERS?mY4?@hgeZck51Bm_42
R9
33
Z28 !s110 1725300775
!i10b 1
R11
Z29 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd|
Z30 !s107 C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd|
!i113 1
R14
R15
Adef_arch
R5
R6
DEx4 work 10 sweeptable 0 22 `UK0aGXI[9GGSdFE6<V5Q2
l112
L22
V4]blzL=lDd:OIEb]LP;8L0
!s100 NTH3]aI@[HZ@<RG]lC?[D3
R9
33
R28
!i10b 1
R11
R29
R30
!i113 1
R14
R15
