{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730829154296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730829154296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:52:34 2024 " "Processing started: Tue Nov 05 12:52:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730829154296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730829154296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johns -c johns " "Command: quartus_map --read_settings_files=on --write_settings_files=off johns -c johns" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730829154296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730829154616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Johns-Behavior " "Found design unit 1: Johns-Behavior" {  } { { "johns.vhd" "" { Text "C:/altera/lab4/johns(w.modfied)/johns.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730829155064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Johns " "Found entity 1: Johns" {  } { { "johns.vhd" "" { Text "C:/altera/lab4/johns(w.modfied)/johns.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730829155064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730829155064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_jonhs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_jonhs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_j-Behavior " "Found design unit 1: sseg_j-Behavior" {  } { { "sseg_jonhs.vhd" "" { Text "C:/altera/lab4/johns(w.modfied)/sseg_jonhs.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730829155066 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_j " "Found entity 1: sseg_j" {  } { { "sseg_jonhs.vhd" "" { Text "C:/altera/lab4/johns(w.modfied)/sseg_jonhs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730829155066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730829155066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johns_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file johns_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 johns_block " "Found entity 1: johns_block" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730829155067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730829155067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "johns_block " "Elaborating entity \"johns_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730829155094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_j sseg_j:inst4 " "Elaborating entity \"sseg_j\" for hierarchy \"sseg_j:inst4\"" {  } { { "johns_block.bdf" "inst4" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 112 704 896 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730829155097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Johns Johns:inst3 " "Elaborating entity \"Johns\" for hierarchy \"Johns:inst3\"" {  } { { "johns_block.bdf" "inst3" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 112 216 368 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730829155098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qreg johns.vhd(29) " "VHDL Process Statement warning at johns.vhd(29): signal \"Qreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johns.vhd" "" { Text "C:/altera/lab4/johns(w.modfied)/johns.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730829155099 "|johns_block|Johns:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds_mag\[1\] GND " "Pin \"leds_mag\[1\]\" is stuck at GND" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 136 928 1104 152 "leds_mag\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_mag[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[0\] VCC " "Pin \"leds_sign\[0\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[1\] VCC " "Pin \"leds_sign\[1\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[2\] VCC " "Pin \"leds_sign\[2\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[3\] VCC " "Pin \"leds_sign\[3\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[4\] VCC " "Pin \"leds_sign\[4\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[5\] VCC " "Pin \"leds_sign\[5\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign\[6\] VCC " "Pin \"leds_sign\[6\]\" is stuck at VCC" {  } { { "johns_block.bdf" "" { Schematic "C:/altera/lab4/johns(w.modfied)/johns_block.bdf" { { 152 928 1104 168 "leds_sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730829155341 "|johns_block|leds_sign[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730829155341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730829155481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730829155481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730829155508 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730829155508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730829155508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730829155508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730829155532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:52:35 2024 " "Processing ended: Tue Nov 05 12:52:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730829155532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730829155532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730829155532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730829155532 ""}
