#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 13 23:35:28 2024
# Process ID: 19580
# Current directory: C:/Xilinx/Vivado/EE415/projectTest19vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32404 C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest19vga/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest19vga\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :25769 MB
# Total Virtual     :42312 MB
# Available Virtual :28844 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NoahG/Downloads/ttte2/ttte/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_1_100M_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_1_100M_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_1_100M_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_1_100M_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_1_100M_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_util_vector_logic_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_axi_intc_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_axi_intc_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_axi_intc_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_axi_intc_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_riscv_0_axi_intc_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_2_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_2_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_2_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_2_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_2_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_smartconnect_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_smartconnect_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_smartconnect_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_smartconnect_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_smartconnect_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_1_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_tx_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_tx_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_tx_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_tx_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_tx_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_vga_0_1' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_vga_0_1/design_1_axi_vga_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_vga_0_1' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_vga_0_1/design_1_axi_vga_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_vga_0_1' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_vga_0_1/design_1_axi_vga_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_vga_0_1' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_vga_0_1/design_1_axi_vga_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_vga_0_1' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_axi_vga_0_1/design_1_axi_vga_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_displayModule_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_displayModule_0_0/design_1_displayModule_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_displayModule_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_displayModule_0_0/design_1_displayModule_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_displayModule_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_displayModule_0_0/design_1_displayModule_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_displayModule_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_displayModule_0_0/design_1_displayModule_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_displayModule_0_0' generated file not found 'c:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.gen/sources_1/bd/design_1/ip/design_1_displayModule_0_0/design_1_displayModule_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1729.840 ; gain = 463.875
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_riscv_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_riscv_0_xlconcat
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- realdigital.org:realdigital:hdmi_tx:1.0 - hdmi_tx_0
Adding component instance block -- user.org:user:axi_vga:1.0 - axi_vga_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:displayModule:1.0 - displayModule_0
Successfully read diagram <design_1> from block design file <C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd>
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vga_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_hdmi_tx_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mdm_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_microblaze_riscv_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_microblaze_riscv_0_axi_intc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_smartconnect_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_vector_logic_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_vector_logic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vga_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hdmi_tx_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_riscv_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mdm_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_riscv_0_axi_intc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_1_100M_0
[Wed Nov 13 23:36:44 2024] Launched design_1_mig_7series_0_0_synth_1, design_1_hdmi_tx_0_0_synth_1, design_1_smartconnect_1_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_microblaze_riscv_0_axi_intc_0_synth_1, design_1_microblaze_riscv_0_0_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_mdm_2_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_axi_vga_0_1_synth_1, design_1_displayModule_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_mig_7series_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_mig_7series_0_0_synth_1/runme.log
design_1_hdmi_tx_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_hdmi_tx_0_0_synth_1/runme.log
design_1_smartconnect_1_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_smartconnect_1_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_microblaze_riscv_0_axi_intc_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_microblaze_riscv_0_axi_intc_0_synth_1/runme.log
design_1_microblaze_riscv_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_microblaze_riscv_0_0_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_mdm_2_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_mdm_2_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_axi_vga_0_1_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_vga_0_1_synth_1/runme.log
design_1_displayModule_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_displayModule_0_0_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/synth_1/runme.log
[Wed Nov 13 23:36:45 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run design_1_smartconnect_1_0_synth_1
reset_run synth_1
reset_run design_1_displayModule_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_1_0
[Wed Nov 13 23:41:11 2024] Launched design_1_smartconnect_1_0_synth_1, design_1_displayModule_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_smartconnect_1_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_smartconnect_1_0_synth_1/runme.log
design_1_displayModule_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_displayModule_0_0_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/synth_1/runme.log
[Wed Nov 13 23:41:11 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\textMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\text_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\imports\MyVGA\displayModule.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\new\vga.v:]
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_displayModule_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pix_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pix_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'pix_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'pix_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pix_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pix_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'pix_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'pix_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_displayModule_0_0 to use current project options
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 23:46:54 2024...
