Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Tue Mar  1 04:00:04 2016
| Host         : vlsifarm-04 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_utilization -hierarchical -file /mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/mkBridge/mkBridge.runs/impl_1/mkBridge_utilization_placed_hierarchical.rpt
| Design       : mkBridge
| Device       : xc7vx485t
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                           Instance                          |                 Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| mkBridge                                                    |                                  (top) |      20493 |      20410 |      82 |    1 | 14418 |     14 |      0 |            0 |
|   (mkBridge)                                                |                                  (top) |        368 |        368 |       0 |    0 |  3057 |      0 |      0 |            0 |
|   scemi_1_outFifo                                           |                                  FIFO2 |        370 |        370 |       0 |    0 |   150 |      0 |      0 |            0 |
|   scemi_bridge                                              |                    mkPCIEtoBNoCSceMi_4 |      12961 |      12957 |       4 |    0 |  4160 |      6 |      0 |            0 |
|     (scemi_bridge)                                          |                    mkPCIEtoBNoCSceMi_4 |       6003 |       6003 |       0 |    0 |  2055 |      0 |      0 |            0 |
|     pbb_arbiter                                             |                           mkTLPArbiter |        870 |        870 |       0 |    0 |   851 |      0 |      0 |            0 |
|       (pbb_arbiter)                                         |                           mkTLPArbiter |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|       tlp_out_cfg_fifo                                      |              FIFO2__parameterized0_188 |        340 |        340 |       0 |    0 |   281 |      0 |      0 |            0 |
|       tlp_out_dma_fifo                                      |              FIFO2__parameterized0_189 |        369 |        369 |       0 |    0 |   277 |      0 |      0 |            0 |
|       tlp_out_fifo                                          |              FIFO2__parameterized0_190 |        161 |        161 |       0 |    0 |   289 |      0 |      0 |            0 |
|     pbb_csr_clock_control                                   |              FIFO2__parameterized1_181 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|     pbb_csr_clock_status                                    |              FIFO2__parameterized1_182 |         51 |         51 |       0 |    0 |    34 |      0 |      0 |            0 |
|     pbb_csr_intr_info                                       |                  FIFO2__parameterized2 |        140 |        140 |       0 |    0 |   190 |      0 |      0 |            0 |
|     pbb_csr_rd_addr_queue                                   |                  FIFO2__parameterized3 |        709 |        709 |       0 |    0 |    28 |      0 |      0 |            0 |
|     pbb_dispatcher                                          |                        mkTLPDispatcher |       3216 |       3216 |       0 |    0 |   818 |      0 |      0 |            0 |
|       (pbb_dispatcher)                                      |                        mkTLPDispatcher |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       tlp_in_cfg_fifo                                       |                  FIFO2__parameterized0 |       1507 |       1507 |       0 |    0 |   276 |      0 |      0 |            0 |
|       tlp_in_dma_fifo                                       |              FIFO2__parameterized0_186 |       1401 |       1401 |       0 |    0 |   264 |      0 |      0 |            0 |
|       tlp_in_fifo                                           |              FIFO2__parameterized0_187 |        308 |        308 |       0 |    0 |   276 |      0 |      0 |            0 |
|     pbb_dma_dont_wait_out                                   |              FIFO2__parameterized4_183 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|     pbb_dma_intr_info                                       |              FIFO2__parameterized2_184 |        182 |        182 |       0 |    0 |    96 |      0 |      0 |            0 |
|     pbb_dma_last_tag_queue                                  |                              SizedFIFO |        101 |         97 |       4 |    0 |    18 |      0 |      0 |            0 |
|     pbb_dma_msg_len_out                                     |                  FIFO2__parameterized5 |       1377 |       1377 |       0 |    0 |    20 |      0 |      0 |            0 |
|     pbb_dma_rd_buffer_queue_memory                          |                                  BRAM2 |        136 |        136 |       0 |    0 |     0 |      3 |      0 |            0 |
|     pbb_dma_wr_buffer_queue_memory                          |                              BRAM2_185 |        157 |        157 |       0 |    0 |     0 |      3 |      0 |            0 |
|   scemi_clk_port_scemi_clkgen                               |                              MakeClock |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_inv_rstgen                    |                             MakeResetA |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     rstSync                                                 |                         SyncResetA_180 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_rstgen                        |                             MakeReset0 |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_didreset                             |                  FIFO2__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_m_dut                                |                           mkDutWrapper |       1991 |       1978 |      12 |    1 |  2703 |      0 |      0 |            0 |
|     (scemi_dut_dut_dutIfc_m_dut)                            |                           mkDutWrapper |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fromApSyncQ                                             |                           SyncFIFO_116 |         22 |         10 |      12 |    0 |    38 |      0 |      0 |            0 |
|     p_chunker_infifo                                        |                  FIFO2__parameterized6 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     p_chunker_outfifo                                       |                  FIFO2__parameterized7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|     p_fft                                                   |                       mkSynthesizedFFT |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fft_fft_inputFIFO                                     |              FIFO2__parameterized7_178 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fft_fft_outputFIFO                                    |              FIFO2__parameterized7_179 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|     p_fir                                                   |                 mkSynthesizedFIRFilter |         15 |         15 |       0 |    0 |    22 |      0 |      0 |            0 |
|       fir_infifo                                            |              FIFO2__parameterized8_159 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_0                                               |                           mkMultiplier |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_177 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_1                                               |                       mkMultiplier_160 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_176 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_2                                               |                       mkMultiplier_161 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_175 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_3                                               |                       mkMultiplier_162 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_174 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_4                                               |                       mkMultiplier_163 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_173 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_5                                               |                       mkMultiplier_164 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_172 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_6                                               |                       mkMultiplier_165 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_171 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_7                                               |                       mkMultiplier_166 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_170 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_m_8                                               |                       mkMultiplier_167 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         results                                             |              FIFO2__parameterized1_169 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fir_outfifo                                           |              FIFO2__parameterized8_168 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     p_from_mp                                               |                    mkSynthesizedFromMP |         82 |         82 |       0 |    0 |    81 |      0 |      0 |            0 |
|       (p_from_mp)                                           |                    mkSynthesizedFromMP |         16 |         16 |       0 |    0 |    45 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_0_infifo                         |              FIFO2__parameterized9_141 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_0_outfifo                        |              FIFO2__parameterized6_142 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_1_infifo                         |              FIFO2__parameterized9_143 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_1_outfifo                        |              FIFO2__parameterized6_144 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_2_infifo                         |              FIFO2__parameterized9_145 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_2_outfifo                        |              FIFO2__parameterized6_146 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_3_infifo                         |              FIFO2__parameterized9_147 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_3_outfifo                        |              FIFO2__parameterized6_148 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_4_infifo                         |              FIFO2__parameterized9_149 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_4_outfifo                        |              FIFO2__parameterized6_150 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_5_infifo                         |              FIFO2__parameterized9_151 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_5_outfifo                        |              FIFO2__parameterized6_152 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_6_infifo                         |              FIFO2__parameterized9_153 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_6_outfifo                        |              FIFO2__parameterized6_154 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_7_infifo                         |              FIFO2__parameterized9_155 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_cordicFromMP_7_outfifo                        |              FIFO2__parameterized6_156 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_inputFIFO                                     |             FIFO2__parameterized10_157 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       from_mp_outputFIFO                                    |              FIFO2__parameterized7_158 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     p_ifft                                                  |                      mkSynthesizedIFFT |        153 |        153 |       0 |    0 |   198 |      0 |      0 |            0 |
|       (p_ifft)                                              |                      mkSynthesizedIFFT |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       ifft_fft_fft_inputFIFO                                |              FIFO2__parameterized7_138 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       ifft_fft_fft_outputFIFO                               |              FIFO2__parameterized7_139 |         58 |         58 |       0 |    0 |    58 |      0 |      0 |            0 |
|       ifft_outfifo                                          |              FIFO2__parameterized7_140 |         93 |         93 |       0 |    0 |   138 |      0 |      0 |            0 |
|     p_pitchadjust                                           |               mkSynthesizedPitchAdjust |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|       pitchadjust_inputFIFO                                 |             FIFO2__parameterized10_136 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       pitchadjust_outputFIFO                                |             FIFO2__parameterized10_137 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     p_splitter_infifo                                       |              FIFO2__parameterized7_117 |        105 |        105 |       0 |    0 |   162 |      0 |      0 |            0 |
|     p_splitter_outfifo                                      |              FIFO2__parameterized6_118 |         17 |         17 |       0 |    0 |    22 |      0 |      0 |            0 |
|     p_to_mp                                                 |                      mkSynthesizedToMP |       1572 |       1572 |       0 |    0 |  2133 |      0 |      0 |            0 |
|       (p_to_mp)                                             |                      mkSynthesizedToMP |         16 |         16 |       0 |    0 |   557 |      0 |      0 |            0 |
|       to_mp_cordictomp_0_infifo                             |              FIFO2__parameterized6_120 |        124 |        124 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_0_outfifo                            |                  FIFO2__parameterized9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_1_infifo                             |              FIFO2__parameterized6_121 |        124 |        124 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_1_outfifo                            |              FIFO2__parameterized9_122 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_2_infifo                             |              FIFO2__parameterized6_123 |        130 |        130 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_2_outfifo                            |              FIFO2__parameterized9_124 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_3_infifo                             |              FIFO2__parameterized6_125 |        124 |        124 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_3_outfifo                            |              FIFO2__parameterized9_126 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_4_infifo                             |              FIFO2__parameterized6_127 |        121 |        121 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_4_outfifo                            |              FIFO2__parameterized9_128 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_5_infifo                             |              FIFO2__parameterized6_129 |        118 |        118 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_5_outfifo                            |              FIFO2__parameterized9_130 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_6_infifo                             |              FIFO2__parameterized6_131 |        126 |        126 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_6_outfifo                            |              FIFO2__parameterized9_132 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_cordictomp_7_infifo                             |              FIFO2__parameterized6_133 |        127 |        127 |       0 |    0 |   130 |      0 |      0 |            0 |
|       to_mp_cordictomp_7_outfifo                            |              FIFO2__parameterized9_134 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |            0 |
|       to_mp_inputFIFO                                       |              FIFO2__parameterized7_135 |        515 |        515 |       0 |    0 |   518 |      0 |      0 |            0 |
|       to_mp_outputFIFO                                      |                 FIFO2__parameterized10 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     rst_usr                                                 |             SyncResetA__parameterized1 |          3 |          2 |       0 |    1 |     7 |      0 |      0 |            0 |
|     toApSyncQ                                               |                           SyncFIFO_119 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_myrst                                |             MakeResetA__parameterized0 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|     (scemi_dut_dut_dutIfc_myrst)                            |             MakeResetA__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |             SyncResetA__parameterized2 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_ackFifo                         |                  FIFO2__parameterized1 |        172 |        172 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_buffer_empty_sp      |                          SyncHandshake |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_buffer_full_sp       |                        SyncHandshake_0 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_ending_reset         |                              SyncPulse |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_next_sp              |                        SyncHandshake_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_starting_reset       |                            SyncPulse_2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_wait_sp              |                        SyncHandshake_3 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_data_out_finished               |                        SyncHandshake_4 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_data_out_next                   |                        SyncHandshake_5 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_enff                            |                 FIFO2__parameterized11 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_buffer_empty_sp              |                        SyncHandshake_6 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_buffer_full_sp               |                        SyncHandshake_7 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_ending_reset                 |                            SyncPulse_8 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_next_sp                      |                        SyncHandshake_9 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_starting_reset               |                           SyncPulse_10 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_wait_sp                      |                       SyncHandshake_11 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_res_fifo                            |               SyncFIFO__parameterized0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_outport_finished                   |                       SyncHandshake_12 |        562 |        562 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_outport_next                       |                       SyncHandshake_13 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_res_fifo                           |            SyncFIFO__parameterized0_14 |         14 |         12 |       2 |    0 |    23 |      0 |      0 |            0 |
|   scemi_epReset125                                          |             SyncResetA__parameterized3 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_epReset250                                          |          SyncResetA__parameterized3_15 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_fToBridgeBeat                                       |                                 FIFOL1 |          9 |          9 |       0 |    0 |    33 |      0 |      0 |            0 |
|   scemi_inFifo                                              |                               FIFO2_16 |        369 |        369 |       0 |    0 |   148 |      0 |      0 |            0 |
|   scemi_init_state_msgFIFO                                  |               SyncFIFO__parameterized1 |         78 |         26 |      52 |    0 |   112 |      0 |      0 |            0 |
|   scemi_network_status                                      |             MakeResetA__parameterized1 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|     (scemi_network_status)                                  |             MakeResetA__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |             SyncResetA__parameterized4 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_pcie_ep                                             |                 xilinx_v7_pcie_wrapper |       3094 |       3094 |       0 |    0 |  3629 |      8 |      0 |            0 |
|     ext_clk.pipe_clock_i                                    |               pcie_7x_v1_10_pipe_clock |          3 |          3 |       0 |    0 |    17 |      0 |      0 |            0 |
|     pcie_7x_v1_10_i                                         |                          pcie_7x_v1_10 |       3091 |       3091 |       0 |    0 |  3612 |      8 |      0 |            0 |
|       (pcie_7x_v1_10_i)                                     |                          pcie_7x_v1_10 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|       gt_top_i                                              |                   pcie_7x_v1_10_gt_top |       2763 |       2763 |       0 |    0 |  2918 |      0 |      0 |            0 |
|         (gt_top_i)                                          |                   pcie_7x_v1_10_gt_top |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst    |    pcie_7x_v1_10_gt_rx_valid_filter_7x |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_58 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_59 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_60 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_61 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_62 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_63 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_64 |         20 |         20 |       0 |    0 |    30 |      0 |      0 |            0 |
|         pipe_wrapper_i                                      |             pcie_7x_v1_10_pipe_wrapper |       2616 |       2616 |       0 |    0 |  2670 |      0 |      0 |            0 |
|           (pipe_wrapper_i)                                  |             pcie_7x_v1_10_pipe_wrapper |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pipe_lane[0].gt_wrapper_i                         |               pcie_7x_v1_10_gt_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_drp.pipe_drp_i                  |                 pcie_7x_v1_10_pipe_drp |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                    |                  pcie_7x_v1_10_pipe_eq |        120 |        120 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[0].pipe_eq.pipe_eq_i)                |                  pcie_7x_v1_10_pipe_eq |         70 |         70 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_115 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i     |                 pcie_7x_v1_10_qpll_drp |         50 |         50 |       0 |    0 |    76 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i |             pcie_7x_v1_10_qpll_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_rate.pipe_rate_i                |                pcie_7x_v1_10_pipe_rate |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_sync_i                          |                pcie_7x_v1_10_pipe_sync |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_user_i                          |                pcie_7x_v1_10_pipe_user |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[1].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_65 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_66 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_67 |        120 |        120 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[1].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_67 |         71 |         71 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_114 |         49 |         49 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_68 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_69 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_70 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[2].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_71 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_72 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_73 |        120 |        120 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[2].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_73 |         70 |         70 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_113 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_74 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_75 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_76 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[3].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_77 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_78 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_79 |        120 |        120 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[3].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_79 |         70 |         70 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_112 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_80 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_81 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_82 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[4].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_83 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_84 |         59 |         59 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_85 |        122 |        122 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[4].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_85 |         72 |         72 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_111 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i     |              pcie_7x_v1_10_qpll_drp_86 |         50 |         50 |       0 |    0 |    78 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i |          pcie_7x_v1_10_qpll_wrapper_87 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_88 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_89 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_90 |         27 |         27 |       0 |    0 |    62 |      0 |      0 |            0 |
|           pipe_lane[5].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_91 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_92 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_93 |        123 |        123 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[5].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_93 |         73 |         73 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_110 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_94 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_95 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_96 |         29 |         29 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[6].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_97 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_98 |         59 |         59 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_99 |        121 |        121 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[6].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_99 |         71 |         71 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_109 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_rate.pipe_rate_i                |            pcie_7x_v1_10_pipe_rate_100 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_sync_i                          |            pcie_7x_v1_10_pipe_sync_101 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_user_i                          |            pcie_7x_v1_10_pipe_user_102 |         30 |         30 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[7].gt_wrapper_i                         |           pcie_7x_v1_10_gt_wrapper_103 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_drp.pipe_drp_i                  |             pcie_7x_v1_10_pipe_drp_104 |         60 |         60 |       0 |    0 |    75 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                    |              pcie_7x_v1_10_pipe_eq_105 |        118 |        118 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[7].pipe_eq.pipe_eq_i)                |              pcie_7x_v1_10_pipe_eq_105 |         68 |         68 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |                pcie_7x_v1_10_rxeq_scan |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_rate.pipe_rate_i                |            pcie_7x_v1_10_pipe_rate_106 |         74 |         74 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_sync_i                          |            pcie_7x_v1_10_pipe_sync_107 |         16 |         16 |       0 |    0 |    20 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_user_i                          |            pcie_7x_v1_10_pipe_user_108 |         28 |         28 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_reset.pipe_reset_i                           |               pcie_7x_v1_10_pipe_reset |         71 |         71 |       0 |    0 |   123 |      0 |      0 |            0 |
|           qpll_reset.qpll_reset_i                           |               pcie_7x_v1_10_qpll_reset |         24 |         24 |       0 |    0 |    64 |      0 |      0 |            0 |
|       pcie_top_i                                            |                 pcie_7x_v1_10_pcie_top |        328 |        328 |       0 |    0 |   686 |      8 |      0 |            0 |
|         (pcie_top_i)                                        |                 pcie_7x_v1_10_pcie_top |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|         axi_basic_top                                       |            pcie_7x_v1_10_axi_basic_top |        303 |        303 |       0 |    0 |   265 |      0 |      0 |            0 |
|           rx_inst                                           |             pcie_7x_v1_10_axi_basic_rx |        279 |        279 |       0 |    0 |   170 |      0 |      0 |            0 |
|             rx_null_gen_inst                                |    pcie_7x_v1_10_axi_basic_rx_null_gen |         40 |         40 |       0 |    0 |    13 |      0 |      0 |            0 |
|             rx_pipeline_inst                                |    pcie_7x_v1_10_axi_basic_rx_pipeline |        241 |        241 |       0 |    0 |   157 |      0 |      0 |            0 |
|           tx_inst                                           |             pcie_7x_v1_10_axi_basic_tx |         24 |         24 |       0 |    0 |    95 |      0 |      0 |            0 |
|             thrtl_ctl_enabled.tx_thrl_ctl_inst              |   pcie_7x_v1_10_axi_basic_tx_thrtl_ctl |         20 |         20 |       0 |    0 |    24 |      0 |      0 |            0 |
|             tx_pipeline_inst                                |    pcie_7x_v1_10_axi_basic_tx_pipeline |          4 |          4 |       0 |    0 |    71 |      0 |      0 |            0 |
|         pcie_7x_i                                           |                  pcie_7x_v1_10_pcie_7x |         22 |         22 |       0 |    0 |     0 |      8 |      0 |            0 |
|           (pcie_7x_i)                                       |                  pcie_7x_v1_10_pcie_7x |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pcie_bram_top                                     |         pcie_7x_v1_10_pcie_bram_top_7x |          0 |          0 |       0 |    0 |     0 |      8 |      0 |            0 |
|             pcie_brams_rx                                   |            pcie_7x_v1_10_pcie_brams_7x |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_50 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_57 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_51 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_56 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_52 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_55 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_53 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_54 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             pcie_brams_tx                                   |         pcie_7x_v1_10_pcie_brams_7x_43 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                  |             pcie_7x_v1_10_pcie_bram_7x |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_49 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_44 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_48 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_45 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_47 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_46 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                         BRAM_TDP_MACRO |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         pcie_pipe_pipeline_i                                |       pcie_7x_v1_10_pcie_pipe_pipeline |          0 |          0 |       0 |    0 |   405 |      0 |      0 |            0 |
|           pipe_2_lane.pipe_lane_1_i                         |           pcie_7x_v1_10_pcie_pipe_lane |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_2_i                         |        pcie_7x_v1_10_pcie_pipe_lane_36 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_3_i                         |        pcie_7x_v1_10_pcie_pipe_lane_37 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_4_i                         |        pcie_7x_v1_10_pcie_pipe_lane_38 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_5_i                         |        pcie_7x_v1_10_pcie_pipe_lane_39 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_6_i                         |        pcie_7x_v1_10_pcie_pipe_lane_40 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_7_i                         |        pcie_7x_v1_10_pcie_pipe_lane_41 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_lane_0_i                                     |        pcie_7x_v1_10_pcie_pipe_lane_42 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_misc_i                                       |           pcie_7x_v1_10_pcie_pipe_misc |          0 |          0 |       0 |    0 |    21 |      0 |      0 |            0 |
|   scemi_processor_req_inport_buffer_empty_sp                |                       SyncHandshake_17 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_inport_buffer_full_sp                 |                       SyncHandshake_18 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_inport_ending_reset                   |                           SyncPulse_19 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_processor_req_inport_next_sp                        |                       SyncHandshake_20 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_inport_starting_reset                 |                           SyncPulse_21 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_processor_req_inport_wait_sp                        |                       SyncHandshake_22 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_res_fifo                              |                               SyncFIFO |         10 |         10 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_processor_resp_outport_finished                     |                       SyncHandshake_23 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_resp_outport_next                         |                       SyncHandshake_24 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_processor_resp_res_fifo                             |                            SyncFIFO_25 |         24 |         12 |      12 |    0 |    38 |      0 |      0 |            0 |
|   scemi_rstgen_inv_rstgen                                   |                          MakeResetA_26 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|     (scemi_rstgen_inv_rstgen)                               |                          MakeResetA_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |                             SyncResetA |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fRequest                               |                 FIFO2__parameterized12 |        206 |        206 |       0 |    0 |    46 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fResponse                              |                  FIFO2__parameterized8 |          3 |          3 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_empty_sp                    |                       SyncHandshake_27 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_full_sp                     |                       SyncHandshake_28 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_ending_reset                       |                           SyncPulse_29 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_next_sp                            |                       SyncHandshake_30 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_starting_reset                     |                           SyncPulse_31 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_wait_sp                            |                       SyncHandshake_32 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_finished                          |                       SyncHandshake_33 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_next                              |                       SyncHandshake_34 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_uclkgen                                             |                           MakeClock_35 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_user_reset_half                                     |             SyncResetA__parameterized5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


