// Seed: 2842350515
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1 - id_3;
  wire id_5;
  module_0();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    output wire id_3,
    input wand id_4,
    output wand id_5,
    output wire void id_6,
    inout wand id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri id_13,
    input wire id_14
);
  assign id_3 = 1'b0;
  module_0();
endmodule
