
260110_softrobot_tempfan_v3.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e718  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e88  0801e9e8  0801e9e8  0001f9e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801f870  0801f870  00020870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801f878  0801f878  00020878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801f87c  0801f87c  0002087c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0801f880  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       0000000c  240001dc  0801fa5c  000211dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00014044  240001e8  0801fa68  000211e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  2401422c  0801fa68  0002122c  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000211e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   0004019c  00000000  00000000  00021216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000787f  00000000  00000000  000613b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002bf8  00000000  00000000  00068c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002239  00000000  00000000  0006b830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e962  00000000  00000000  0006da69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003b5b1  00000000  00000000  000ac3cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00183ad9  00000000  00000000  000e797c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0026b455  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d444  00000000  00000000  0026b498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000059  00000000  00000000  002788dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801e9d0 	.word	0x0801e9d0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	0801e9d0 	.word	0x0801e9d0

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9c0 	b.w	8000af0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	468e      	mov	lr, r1
 8000800:	4604      	mov	r4, r0
 8000802:	4688      	mov	r8, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4617      	mov	r7, r2
 800080c:	d962      	bls.n	80008d4 <__udivmoddi4+0xdc>
 800080e:	fab2 f682 	clz	r6, r2
 8000812:	b14e      	cbz	r6, 8000828 <__udivmoddi4+0x30>
 8000814:	f1c6 0320 	rsb	r3, r6, #32
 8000818:	fa01 f806 	lsl.w	r8, r1, r6
 800081c:	fa20 f303 	lsr.w	r3, r0, r3
 8000820:	40b7      	lsls	r7, r6
 8000822:	ea43 0808 	orr.w	r8, r3, r8
 8000826:	40b4      	lsls	r4, r6
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	fa1f fc87 	uxth.w	ip, r7
 8000830:	fbb8 f1fe 	udiv	r1, r8, lr
 8000834:	0c23      	lsrs	r3, r4, #16
 8000836:	fb0e 8811 	mls	r8, lr, r1, r8
 800083a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800083e:	fb01 f20c 	mul.w	r2, r1, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d909      	bls.n	800085a <__udivmoddi4+0x62>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f101 30ff 	add.w	r0, r1, #4294967295
 800084c:	f080 80ea 	bcs.w	8000a24 <__udivmoddi4+0x22c>
 8000850:	429a      	cmp	r2, r3
 8000852:	f240 80e7 	bls.w	8000a24 <__udivmoddi4+0x22c>
 8000856:	3902      	subs	r1, #2
 8000858:	443b      	add	r3, r7
 800085a:	1a9a      	subs	r2, r3, r2
 800085c:	b2a3      	uxth	r3, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800086a:	fb00 fc0c 	mul.w	ip, r0, ip
 800086e:	459c      	cmp	ip, r3
 8000870:	d909      	bls.n	8000886 <__udivmoddi4+0x8e>
 8000872:	18fb      	adds	r3, r7, r3
 8000874:	f100 32ff 	add.w	r2, r0, #4294967295
 8000878:	f080 80d6 	bcs.w	8000a28 <__udivmoddi4+0x230>
 800087c:	459c      	cmp	ip, r3
 800087e:	f240 80d3 	bls.w	8000a28 <__udivmoddi4+0x230>
 8000882:	443b      	add	r3, r7
 8000884:	3802      	subs	r0, #2
 8000886:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088a:	eba3 030c 	sub.w	r3, r3, ip
 800088e:	2100      	movs	r1, #0
 8000890:	b11d      	cbz	r5, 800089a <__udivmoddi4+0xa2>
 8000892:	40f3      	lsrs	r3, r6
 8000894:	2200      	movs	r2, #0
 8000896:	e9c5 3200 	strd	r3, r2, [r5]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d905      	bls.n	80008ae <__udivmoddi4+0xb6>
 80008a2:	b10d      	cbz	r5, 80008a8 <__udivmoddi4+0xb0>
 80008a4:	e9c5 0100 	strd	r0, r1, [r5]
 80008a8:	2100      	movs	r1, #0
 80008aa:	4608      	mov	r0, r1
 80008ac:	e7f5      	b.n	800089a <__udivmoddi4+0xa2>
 80008ae:	fab3 f183 	clz	r1, r3
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d146      	bne.n	8000944 <__udivmoddi4+0x14c>
 80008b6:	4573      	cmp	r3, lr
 80008b8:	d302      	bcc.n	80008c0 <__udivmoddi4+0xc8>
 80008ba:	4282      	cmp	r2, r0
 80008bc:	f200 8105 	bhi.w	8000aca <__udivmoddi4+0x2d2>
 80008c0:	1a84      	subs	r4, r0, r2
 80008c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008c6:	2001      	movs	r0, #1
 80008c8:	4690      	mov	r8, r2
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d0e5      	beq.n	800089a <__udivmoddi4+0xa2>
 80008ce:	e9c5 4800 	strd	r4, r8, [r5]
 80008d2:	e7e2      	b.n	800089a <__udivmoddi4+0xa2>
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f000 8090 	beq.w	80009fa <__udivmoddi4+0x202>
 80008da:	fab2 f682 	clz	r6, r2
 80008de:	2e00      	cmp	r6, #0
 80008e0:	f040 80a4 	bne.w	8000a2c <__udivmoddi4+0x234>
 80008e4:	1a8a      	subs	r2, r1, r2
 80008e6:	0c03      	lsrs	r3, r0, #16
 80008e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008ec:	b280      	uxth	r0, r0
 80008ee:	b2bc      	uxth	r4, r7
 80008f0:	2101      	movs	r1, #1
 80008f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000902:	429a      	cmp	r2, r3
 8000904:	d907      	bls.n	8000916 <__udivmoddi4+0x11e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f10c 38ff 	add.w	r8, ip, #4294967295
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x11c>
 800090e:	429a      	cmp	r2, r3
 8000910:	f200 80e0 	bhi.w	8000ad4 <__udivmoddi4+0x2dc>
 8000914:	46c4      	mov	ip, r8
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	fbb3 f2fe 	udiv	r2, r3, lr
 800091c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000920:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000924:	fb02 f404 	mul.w	r4, r2, r4
 8000928:	429c      	cmp	r4, r3
 800092a:	d907      	bls.n	800093c <__udivmoddi4+0x144>
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000932:	d202      	bcs.n	800093a <__udivmoddi4+0x142>
 8000934:	429c      	cmp	r4, r3
 8000936:	f200 80ca 	bhi.w	8000ace <__udivmoddi4+0x2d6>
 800093a:	4602      	mov	r2, r0
 800093c:	1b1b      	subs	r3, r3, r4
 800093e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000942:	e7a5      	b.n	8000890 <__udivmoddi4+0x98>
 8000944:	f1c1 0620 	rsb	r6, r1, #32
 8000948:	408b      	lsls	r3, r1
 800094a:	fa22 f706 	lsr.w	r7, r2, r6
 800094e:	431f      	orrs	r7, r3
 8000950:	fa0e f401 	lsl.w	r4, lr, r1
 8000954:	fa20 f306 	lsr.w	r3, r0, r6
 8000958:	fa2e fe06 	lsr.w	lr, lr, r6
 800095c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000960:	4323      	orrs	r3, r4
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	fa1f fc87 	uxth.w	ip, r7
 800096a:	fbbe f0f9 	udiv	r0, lr, r9
 800096e:	0c1c      	lsrs	r4, r3, #16
 8000970:	fb09 ee10 	mls	lr, r9, r0, lr
 8000974:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000978:	fb00 fe0c 	mul.w	lr, r0, ip
 800097c:	45a6      	cmp	lr, r4
 800097e:	fa02 f201 	lsl.w	r2, r2, r1
 8000982:	d909      	bls.n	8000998 <__udivmoddi4+0x1a0>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f100 3aff 	add.w	sl, r0, #4294967295
 800098a:	f080 809c 	bcs.w	8000ac6 <__udivmoddi4+0x2ce>
 800098e:	45a6      	cmp	lr, r4
 8000990:	f240 8099 	bls.w	8000ac6 <__udivmoddi4+0x2ce>
 8000994:	3802      	subs	r0, #2
 8000996:	443c      	add	r4, r7
 8000998:	eba4 040e 	sub.w	r4, r4, lr
 800099c:	fa1f fe83 	uxth.w	lr, r3
 80009a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80009a4:	fb09 4413 	mls	r4, r9, r3, r4
 80009a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b0:	45a4      	cmp	ip, r4
 80009b2:	d908      	bls.n	80009c6 <__udivmoddi4+0x1ce>
 80009b4:	193c      	adds	r4, r7, r4
 80009b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80009ba:	f080 8082 	bcs.w	8000ac2 <__udivmoddi4+0x2ca>
 80009be:	45a4      	cmp	ip, r4
 80009c0:	d97f      	bls.n	8000ac2 <__udivmoddi4+0x2ca>
 80009c2:	3b02      	subs	r3, #2
 80009c4:	443c      	add	r4, r7
 80009c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009ca:	eba4 040c 	sub.w	r4, r4, ip
 80009ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80009d2:	4564      	cmp	r4, ip
 80009d4:	4673      	mov	r3, lr
 80009d6:	46e1      	mov	r9, ip
 80009d8:	d362      	bcc.n	8000aa0 <__udivmoddi4+0x2a8>
 80009da:	d05f      	beq.n	8000a9c <__udivmoddi4+0x2a4>
 80009dc:	b15d      	cbz	r5, 80009f6 <__udivmoddi4+0x1fe>
 80009de:	ebb8 0203 	subs.w	r2, r8, r3
 80009e2:	eb64 0409 	sbc.w	r4, r4, r9
 80009e6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ea:	fa22 f301 	lsr.w	r3, r2, r1
 80009ee:	431e      	orrs	r6, r3
 80009f0:	40cc      	lsrs	r4, r1
 80009f2:	e9c5 6400 	strd	r6, r4, [r5]
 80009f6:	2100      	movs	r1, #0
 80009f8:	e74f      	b.n	800089a <__udivmoddi4+0xa2>
 80009fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009fe:	0c01      	lsrs	r1, r0, #16
 8000a00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a04:	b280      	uxth	r0, r0
 8000a06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	4638      	mov	r0, r7
 8000a0e:	463c      	mov	r4, r7
 8000a10:	46b8      	mov	r8, r7
 8000a12:	46be      	mov	lr, r7
 8000a14:	2620      	movs	r6, #32
 8000a16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a1a:	eba2 0208 	sub.w	r2, r2, r8
 8000a1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a22:	e766      	b.n	80008f2 <__udivmoddi4+0xfa>
 8000a24:	4601      	mov	r1, r0
 8000a26:	e718      	b.n	800085a <__udivmoddi4+0x62>
 8000a28:	4610      	mov	r0, r2
 8000a2a:	e72c      	b.n	8000886 <__udivmoddi4+0x8e>
 8000a2c:	f1c6 0220 	rsb	r2, r6, #32
 8000a30:	fa2e f302 	lsr.w	r3, lr, r2
 8000a34:	40b7      	lsls	r7, r6
 8000a36:	40b1      	lsls	r1, r6
 8000a38:	fa20 f202 	lsr.w	r2, r0, r2
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	430a      	orrs	r2, r1
 8000a42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a46:	b2bc      	uxth	r4, r7
 8000a48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a4c:	0c11      	lsrs	r1, r2, #16
 8000a4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a52:	fb08 f904 	mul.w	r9, r8, r4
 8000a56:	40b0      	lsls	r0, r6
 8000a58:	4589      	cmp	r9, r1
 8000a5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a5e:	b280      	uxth	r0, r0
 8000a60:	d93e      	bls.n	8000ae0 <__udivmoddi4+0x2e8>
 8000a62:	1879      	adds	r1, r7, r1
 8000a64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a68:	d201      	bcs.n	8000a6e <__udivmoddi4+0x276>
 8000a6a:	4589      	cmp	r9, r1
 8000a6c:	d81f      	bhi.n	8000aae <__udivmoddi4+0x2b6>
 8000a6e:	eba1 0109 	sub.w	r1, r1, r9
 8000a72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a76:	fb09 f804 	mul.w	r8, r9, r4
 8000a7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a84:	4542      	cmp	r2, r8
 8000a86:	d229      	bcs.n	8000adc <__udivmoddi4+0x2e4>
 8000a88:	18ba      	adds	r2, r7, r2
 8000a8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a8e:	d2c4      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a90:	4542      	cmp	r2, r8
 8000a92:	d2c2      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a94:	f1a9 0102 	sub.w	r1, r9, #2
 8000a98:	443a      	add	r2, r7
 8000a9a:	e7be      	b.n	8000a1a <__udivmoddi4+0x222>
 8000a9c:	45f0      	cmp	r8, lr
 8000a9e:	d29d      	bcs.n	80009dc <__udivmoddi4+0x1e4>
 8000aa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000aa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	46e1      	mov	r9, ip
 8000aac:	e796      	b.n	80009dc <__udivmoddi4+0x1e4>
 8000aae:	eba7 0909 	sub.w	r9, r7, r9
 8000ab2:	4449      	add	r1, r9
 8000ab4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000abc:	fb09 f804 	mul.w	r8, r9, r4
 8000ac0:	e7db      	b.n	8000a7a <__udivmoddi4+0x282>
 8000ac2:	4673      	mov	r3, lr
 8000ac4:	e77f      	b.n	80009c6 <__udivmoddi4+0x1ce>
 8000ac6:	4650      	mov	r0, sl
 8000ac8:	e766      	b.n	8000998 <__udivmoddi4+0x1a0>
 8000aca:	4608      	mov	r0, r1
 8000acc:	e6fd      	b.n	80008ca <__udivmoddi4+0xd2>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3a02      	subs	r2, #2
 8000ad2:	e733      	b.n	800093c <__udivmoddi4+0x144>
 8000ad4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ad8:	443b      	add	r3, r7
 8000ada:	e71c      	b.n	8000916 <__udivmoddi4+0x11e>
 8000adc:	4649      	mov	r1, r9
 8000ade:	e79c      	b.n	8000a1a <__udivmoddi4+0x222>
 8000ae0:	eba1 0109 	sub.w	r1, r1, r9
 8000ae4:	46c4      	mov	ip, r8
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	e7c4      	b.n	8000a7a <__udivmoddi4+0x282>

08000af0 <__aeabi_idiv0>:
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b06:	463b      	mov	r3, r7
 8000b08:	2224      	movs	r2, #36	@ 0x24
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f01a f8e7 	bl	801ace0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b12:	4b5c      	ldr	r3, [pc, #368]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b14:	4a5c      	ldr	r2, [pc, #368]	@ (8000c88 <MX_ADC1_Init+0x194>)
 8000b16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000b18:	4b5a      	ldr	r3, [pc, #360]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b1a:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000b1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000b20:	4b58      	ldr	r3, [pc, #352]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b26:	4b57      	ldr	r3, [pc, #348]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b2c:	4b55      	ldr	r3, [pc, #340]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b32:	4b54      	ldr	r3, [pc, #336]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b38:	4b52      	ldr	r3, [pc, #328]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000b3e:	4b51      	ldr	r3, [pc, #324]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b40:	2206      	movs	r2, #6
 8000b42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b44:	4b4f      	ldr	r3, [pc, #316]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8000b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b4e:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b54:	4b4b      	ldr	r3, [pc, #300]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b62:	4b48      	ldr	r3, [pc, #288]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 16;
 8000b76:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000b7c:	4b41      	ldr	r3, [pc, #260]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000b82:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000b88:	4b3e      	ldr	r3, [pc, #248]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	483d      	ldr	r0, [pc, #244]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b90:	f005 fae8 	bl	8006164 <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b9a:	f002 fa07 	bl	8002fac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4836      	ldr	r0, [pc, #216]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000baa:	f006 ff33 	bl	8007a14 <HAL_ADCEx_MultiModeConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000bb4:	f002 f9fa 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bb8:	4b34      	ldr	r3, [pc, #208]	@ (8000c8c <MX_ADC1_Init+0x198>)
 8000bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bc4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000bc8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd8:	463b      	mov	r3, r7
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4829      	ldr	r0, [pc, #164]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bde:	f005 fdb9 	bl	8006754 <HAL_ADC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000be8:	f002 f9e0 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bec:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <MX_ADC1_Init+0x19c>)
 8000bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4822      	ldr	r0, [pc, #136]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bfa:	f005 fdab 	bl	8006754 <HAL_ADC_ConfigChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000c04:	f002 f9d2 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000c08:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <MX_ADC1_Init+0x1a0>)
 8000c0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c0c:	2312      	movs	r3, #18
 8000c0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	4619      	mov	r1, r3
 8000c14:	481b      	ldr	r0, [pc, #108]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c16:	f005 fd9d 	bl	8006754 <HAL_ADC_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000c20:	f002 f9c4 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_ADC1_Init+0x1a4>)
 8000c26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c28:	2318      	movs	r3, #24
 8000c2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c32:	f005 fd8f 	bl	8006754 <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000c3c:	f002 f9b6 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c40:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_ADC1_Init+0x1a8>)
 8000c42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c50:	f005 fd80 	bl	8006754 <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8000c5a:	f002 f9a7 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <MX_ADC1_Init+0x1ac>)
 8000c60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c62:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000c66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c6e:	f005 fd71 	bl	8006754 <HAL_ADC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000c78:	f002 f998 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3730      	adds	r7, #48	@ 0x30
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000204 	.word	0x24000204
 8000c88:	40022000 	.word	0x40022000
 8000c8c:	2a000400 	.word	0x2a000400
 8000c90:	2e300800 	.word	0x2e300800
 8000c94:	47520000 	.word	0x47520000
 8000c98:	3ac04000 	.word	0x3ac04000
 8000c9c:	3ef08000 	.word	0x3ef08000
 8000ca0:	4b840000 	.word	0x4b840000

08000ca4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	22b8      	movs	r2, #184	@ 0xb8
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f01a f80b 	bl	801ace0 <memset>
  if(adcHandle->Instance==ADC1)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a53      	ldr	r2, [pc, #332]	@ (8000e1c <HAL_ADC_MspInit+0x178>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	f040 809e 	bne.w	8000e12 <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cd6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000cf6:	23c0      	movs	r3, #192	@ 0xc0
 8000cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d08:	f107 0318 	add.w	r3, r7, #24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00e fbf5 	bl	800f4fc <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000d18:	f002 f948 	bl	8002fac <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d1c:	4b40      	ldr	r3, [pc, #256]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	4b39      	ldr	r3, [pc, #228]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	4a37      	ldr	r2, [pc, #220]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d42:	f043 0304 	orr.w	r3, r3, #4
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4a:	4b35      	ldr	r3, [pc, #212]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b31      	ldr	r3, [pc, #196]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	4a30      	ldr	r2, [pc, #192]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_INP17
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d76:	2303      	movs	r3, #3
 8000d78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4825      	ldr	r0, [pc, #148]	@ (8000e24 <HAL_ADC_MspInit+0x180>)
 8000d90:	f00a ffd4 	bl	800bd3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000d94:	231e      	movs	r3, #30
 8000d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000daa:	4619      	mov	r1, r3
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <HAL_ADC_MspInit+0x184>)
 8000dae:	f00a ffc5 	bl	800bd3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000db2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000db4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e30 <HAL_ADC_MspInit+0x18c>)
 8000db6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dba:	2209      	movs	r2, #9
 8000dbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dca:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000ddc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000de0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df8:	f007 f846 	bl	8007e88 <HAL_DMA_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8000e02:	f002 f8d3 	bl	8002fac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e0c:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e12:	bf00      	nop
 8000e14:	37e8      	adds	r7, #232	@ 0xe8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40022000 	.word	0x40022000
 8000e20:	58024400 	.word	0x58024400
 8000e24:	58020800 	.word	0x58020800
 8000e28:	58020000 	.word	0x58020000
 8000e2c:	24000274 	.word	0x24000274
 8000e30:	40020010 	.word	0x40020010

08000e34 <Comm_Init>:
static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length);

/* ========== Public Functions ========== */

void Comm_Init(UART_HandleTypeDef *huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	6078      	str	r0, [r7, #4]
    if (huart == NULL) {
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d108      	bne.n	8000e54 <Comm_Init+0x20>
        REPORT_ERROR_MSG("NULL UART handle");
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <Comm_Init+0x3c>)
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	222b      	movs	r2, #43	@ 0x2b
 8000e4a:	490a      	ldr	r1, [pc, #40]	@ (8000e74 <Comm_Init+0x40>)
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <Comm_Init+0x44>)
 8000e4e:	f000 fded 	bl	8001a2c <ReportError>
        return;
 8000e52:	e00a      	b.n	8000e6a <Comm_Init+0x36>
    }

    comm_huart = huart;
 8000e54:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <Comm_Init+0x48>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]

    memset(&telem_frame, 0, sizeof(TelemetryFrame_t));
 8000e5a:	2282      	movs	r2, #130	@ 0x82
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4808      	ldr	r0, [pc, #32]	@ (8000e80 <Comm_Init+0x4c>)
 8000e60:	f019 ff3e 	bl	801ace0 <memset>

    REPORT_INFO_MSG("Comm Protocol Initialized (RTOS)");
 8000e64:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <Comm_Init+0x50>)
 8000e66:	f000 fe39 	bl	8001adc <LogFifo_Push>
}
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0801ea04 	.word	0x0801ea04
 8000e74:	0801e9e8 	.word	0x0801e9e8
 8000e78:	0801f188 	.word	0x0801f188
 8000e7c:	240002ec 	.word	0x240002ec
 8000e80:	240002f0 	.word	0x240002f0
 8000e84:	0801ea18 	.word	0x0801ea18

08000e88 <Comm_SendTelemetry>:
/**
 * @brief     
 * @note TelemetryTask ,  uartTxMutex    
 */
int32_t Comm_SendTelemetry(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <Comm_SendTelemetry+0x40>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <Comm_SendTelemetry+0x14>
        return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e011      	b.n	8000ec0 <Comm_SendTelemetry+0x38>
    }

    //   
    Comm_BuildTelemetryFrame(&telem_frame);
 8000e9c:	480b      	ldr	r0, [pc, #44]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000e9e:	f000 fbb9 	bl	8001614 <Comm_BuildTelemetryFrame>

    // CRC  (CRC  )
    uint16_t crc = Comm_CalculateCRC16((uint8_t*)&telem_frame,
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	4809      	ldr	r0, [pc, #36]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000ea6:	f000 fcb9 	bl	800181c <Comm_CalculateCRC16>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
                                        sizeof(TelemetryFrame_t) - 2);
    telem_frame.crc16 = crc;
 8000eae:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80

    // UART 
    return Comm_TransmitFrame((uint8_t*)&telem_frame, sizeof(TelemetryFrame_t));
 8000eb6:	2182      	movs	r1, #130	@ 0x82
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eba:	f000 fc89 	bl	80017d0 <Comm_TransmitFrame>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	240002ec 	.word	0x240002ec
 8000ecc:	240002f0 	.word	0x240002f0

08000ed0 <Comm_SendTelemetry_Safe>:
/**
 * @brief   (mutex  )
 * @note    
 */
int32_t Comm_SendTelemetry_Safe(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <Comm_SendTelemetry_Safe+0x48>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <Comm_SendTelemetry_Safe+0x14>
        return -1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e014      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2132      	movs	r1, #50	@ 0x32
 8000eea:	4618      	mov	r0, r3
 8000eec:	f015 f9e8 	bl	80162c0 <osMutexAcquire>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <Comm_SendTelemetry_Safe+0x3a>
        int32_t result = Comm_SendTelemetry();
 8000ef6:	f7ff ffc7 	bl	8000e88 <Comm_SendTelemetry>
 8000efa:	6078      	str	r0, [r7, #4]
        osMutexRelease(uartTxMutexHandle);
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f015 fa28 	bl	8016356 <osMutexRelease>
        return result;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	e001      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    return -1;  // Mutex timeout
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240002ec 	.word	0x240002ec
 8000f1c:	24002578 	.word	0x24002578

08000f20 <Comm_ParseCommand>:
/**
 * @brief   
 * @note CommandTask 
 */
int32_t Comm_ParseCommand(const char *cmd_str, ParsedCommand_t *result)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b092      	sub	sp, #72	@ 0x48
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
    if (cmd_str == NULL || result == NULL) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <Comm_ParseCommand+0x16>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d102      	bne.n	8000f3c <Comm_ParseCommand+0x1c>
        return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e1b7      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    memset(result, 0, sizeof(ParsedCommand_t));
 8000f3c:	2214      	movs	r2, #20
 8000f3e:	2100      	movs	r1, #0
 8000f40:	6838      	ldr	r0, [r7, #0]
 8000f42:	f019 fecd 	bl	801ace0 <memset>
    result->valid = false;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	741a      	strb	r2, [r3, #16]
    result->channel = 0xFF;
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	22ff      	movs	r2, #255	@ 0xff
 8000f50:	705a      	strb	r2, [r3, #1]

    char cmd_name[16] = {0};
 8000f52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
    char ch_str[8] = {0};
 8000f60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]

    if (sscanf(cmd_str, "%15s", cmd_name) != 1) {
 8000f6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f6e:	461a      	mov	r2, r3
 8000f70:	49b5      	ldr	r1, [pc, #724]	@ (8001248 <Comm_ParseCommand+0x328>)
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f019 fd72 	bl	801aa5c <siscanf>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d002      	beq.n	8000f84 <Comm_ParseCommand+0x64>
        return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e193      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    if (strcmp(cmd_name, "MODE") == 0) {
 8000f84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f88:	49b0      	ldr	r1, [pc, #704]	@ (800124c <Comm_ParseCommand+0x32c>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff f9c0 	bl	8000310 <strcmp>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d179      	bne.n	800108a <Comm_ParseCommand+0x16a>
        char mode_str[16];
        int ch;

        if (sscanf(cmd_str, "MODE %d %15s %f", &ch, mode_str, &result->param1) == 3) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	f107 0118 	add.w	r1, r7, #24
 8000f9e:	f107 0214 	add.w	r2, r7, #20
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	49aa      	ldr	r1, [pc, #680]	@ (8001250 <Comm_ParseCommand+0x330>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f019 fd57 	bl	801aa5c <siscanf>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	f040 8179 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_MODE;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	705a      	strb	r2, [r3, #1]

            if (strcmp(mode_str, "DISABLED") == 0 || strcmp(mode_str, "0") == 0) {
 8000fc4:	f107 0318 	add.w	r3, r7, #24
 8000fc8:	49a2      	ldr	r1, [pc, #648]	@ (8001254 <Comm_ParseCommand+0x334>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff f9a0 	bl	8000310 <strcmp>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d008      	beq.n	8000fe8 <Comm_ParseCommand+0xc8>
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	499f      	ldr	r1, [pc, #636]	@ (8001258 <Comm_ParseCommand+0x338>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f997 	bl	8000310 <strcmp>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d104      	bne.n	8000ff2 <Comm_ParseCommand+0xd2>
                result->param2 = CTRL_MODE_DISABLED;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	e046      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "OPEN") == 0 || strcmp(mode_str, "1") == 0) {
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4999      	ldr	r1, [pc, #612]	@ (800125c <Comm_ParseCommand+0x33c>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f989 	bl	8000310 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d008      	beq.n	8001016 <Comm_ParseCommand+0xf6>
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	4995      	ldr	r1, [pc, #596]	@ (8001260 <Comm_ParseCommand+0x340>)
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f980 	bl	8000310 <strcmp>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d104      	bne.n	8001020 <Comm_ParseCommand+0x100>
                result->param2 = CTRL_MODE_OPEN_LOOP;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	e02f      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "TEMP") == 0 || strcmp(mode_str, "2") == 0) {
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	498f      	ldr	r1, [pc, #572]	@ (8001264 <Comm_ParseCommand+0x344>)
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f972 	bl	8000310 <strcmp>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d008      	beq.n	8001044 <Comm_ParseCommand+0x124>
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	498c      	ldr	r1, [pc, #560]	@ (8001268 <Comm_ParseCommand+0x348>)
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f969 	bl	8000310 <strcmp>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d104      	bne.n	800104e <Comm_ParseCommand+0x12e>
                result->param2 = CTRL_MODE_TEMP_CONTROL;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	e018      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "FORCE") == 0 || strcmp(mode_str, "3") == 0) {
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4986      	ldr	r1, [pc, #536]	@ (800126c <Comm_ParseCommand+0x34c>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f95b 	bl	8000310 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <Comm_ParseCommand+0x152>
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4982      	ldr	r1, [pc, #520]	@ (8001270 <Comm_ParseCommand+0x350>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f952 	bl	8000310 <strcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d103      	bne.n	800107a <Comm_ParseCommand+0x15a>
                result->param2 = CTRL_MODE_FORCE_CONTROL;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	4a7f      	ldr	r2, [pc, #508]	@ (8001274 <Comm_ParseCommand+0x354>)
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	e002      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else {
                return -1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e115      	b.n	80012ac <Comm_ParseCommand+0x38c>
            }
            result->valid = true;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2201      	movs	r2, #1
 8001084:	741a      	strb	r2, [r3, #16]
            return 0;
 8001086:	2300      	movs	r3, #0
 8001088:	e110      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PWM") == 0) {
 800108a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800108e:	497a      	ldr	r1, [pc, #488]	@ (8001278 <Comm_ParseCommand+0x358>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f93d 	bl	8000310 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d117      	bne.n	80010cc <Comm_ParseCommand+0x1ac>
        int ch;
        if (sscanf(cmd_str, "PWM %d %f", &ch, &result->param1) == 2) {
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	f107 0210 	add.w	r2, r7, #16
 80010a4:	4975      	ldr	r1, [pc, #468]	@ (800127c <Comm_ParseCommand+0x35c>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f019 fcd8 	bl	801aa5c <siscanf>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	f040 80fa 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_PWM;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	741a      	strb	r2, [r3, #16]
            return 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e0ef      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PID") == 0) {
 80010cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010d0:	496b      	ldr	r1, [pc, #428]	@ (8001280 <Comm_ParseCommand+0x360>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f91c 	bl	8000310 <strcmp>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d11f      	bne.n	800111e <Comm_ParseCommand+0x1fe>
        int ch;
        if (sscanf(cmd_str, "PID %d %f %f %f", &ch,
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	1d18      	adds	r0, r3, #4
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	3308      	adds	r3, #8
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	320c      	adds	r2, #12
 80010ea:	f107 010c 	add.w	r1, r7, #12
 80010ee:	9201      	str	r2, [sp, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	4963      	ldr	r1, [pc, #396]	@ (8001284 <Comm_ParseCommand+0x364>)
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f019 fcaf 	bl	801aa5c <siscanf>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b04      	cmp	r3, #4
 8001102:	f040 80d1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
                   &result->param1, &result->param2, &result->param3) == 4) {
            result->cmd_id = CMD_PID;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2202      	movs	r2, #2
 800110a:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2201      	movs	r2, #1
 8001118:	741a      	strb	r2, [r3, #16]
            return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e0c6      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STOP") == 0) {
 800111e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001122:	4959      	ldr	r1, [pc, #356]	@ (8001288 <Comm_ParseCommand+0x368>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f8f3 	bl	8000310 <strcmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d128      	bne.n	8001182 <Comm_ParseCommand+0x262>
        if (sscanf(cmd_str, "STOP %7s", ch_str) == 1) {
 8001130:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001134:	461a      	mov	r2, r3
 8001136:	4955      	ldr	r1, [pc, #340]	@ (800128c <Comm_ParseCommand+0x36c>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f019 fc8f 	bl	801aa5c <siscanf>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	f040 80b1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_STOP;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2203      	movs	r2, #3
 800114a:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 800114c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001150:	494f      	ldr	r1, [pc, #316]	@ (8001290 <Comm_ParseCommand+0x370>)
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f8dc 	bl	8000310 <strcmp>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d103      	bne.n	8001166 <Comm_ParseCommand+0x246>
                result->channel = 0xFF;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	22ff      	movs	r2, #255	@ 0xff
 8001162:	705a      	strb	r2, [r3, #1]
 8001164:	e008      	b.n	8001178 <Comm_ParseCommand+0x258>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116a:	4618      	mov	r0, r3
 800116c:	f018 fb6c 	bl	8019848 <atoi>
 8001170:	4603      	mov	r3, r0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	741a      	strb	r2, [r3, #16]
            return 0;
 800117e:	2300      	movs	r3, #0
 8001180:	e094      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "FAN") == 0) {
 8001182:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001186:	4943      	ldr	r1, [pc, #268]	@ (8001294 <Comm_ParseCommand+0x374>)
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f8c1 	bl	8000310 <strcmp>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d116      	bne.n	80011c2 <Comm_ParseCommand+0x2a2>
        int ch;
        if (sscanf(cmd_str, "FAN %d %f", &ch, &result->param1) == 2) {
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3304      	adds	r3, #4
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	493e      	ldr	r1, [pc, #248]	@ (8001298 <Comm_ParseCommand+0x378>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f019 fc5c 	bl	801aa5c <siscanf>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d17e      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_FAN;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2204      	movs	r2, #4
 80011ae:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2201      	movs	r2, #1
 80011bc:	741a      	strb	r2, [r3, #16]
            return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e074      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "RESET") == 0) {
 80011c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011c6:	4935      	ldr	r1, [pc, #212]	@ (800129c <Comm_ParseCommand+0x37c>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f8a1 	bl	8000310 <strcmp>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d127      	bne.n	8001224 <Comm_ParseCommand+0x304>
        if (sscanf(cmd_str, "RESET %7s", ch_str) == 1) {
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	461a      	mov	r2, r3
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Comm_ParseCommand+0x380>)
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f019 fc3d 	bl	801aa5c <siscanf>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d15f      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_RESET;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2205      	movs	r2, #5
 80011ec:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 80011ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f2:	4927      	ldr	r1, [pc, #156]	@ (8001290 <Comm_ParseCommand+0x370>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f88b 	bl	8000310 <strcmp>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d103      	bne.n	8001208 <Comm_ParseCommand+0x2e8>
                result->channel = 0xFF;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	22ff      	movs	r2, #255	@ 0xff
 8001204:	705a      	strb	r2, [r3, #1]
 8001206:	e008      	b.n	800121a <Comm_ParseCommand+0x2fa>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001208:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120c:	4618      	mov	r0, r3
 800120e:	f018 fb1b 	bl	8019848 <atoi>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2201      	movs	r2, #1
 800121e:	741a      	strb	r2, [r3, #16]
            return 0;
 8001220:	2300      	movs	r3, #0
 8001222:	e043      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STATUS") == 0) {
 8001224:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001228:	491e      	ldr	r1, [pc, #120]	@ (80012a4 <Comm_ParseCommand+0x384>)
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f870 	bl	8000310 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d138      	bne.n	80012a8 <Comm_ParseCommand+0x388>
        result->cmd_id = CMD_STATUS;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2206      	movs	r2, #6
 800123a:	701a      	strb	r2, [r3, #0]
        result->valid = true;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	741a      	strb	r2, [r3, #16]
        return 0;
 8001242:	2300      	movs	r3, #0
 8001244:	e032      	b.n	80012ac <Comm_ParseCommand+0x38c>
 8001246:	bf00      	nop
 8001248:	0801ea3c 	.word	0x0801ea3c
 800124c:	0801ea44 	.word	0x0801ea44
 8001250:	0801ea4c 	.word	0x0801ea4c
 8001254:	0801ea5c 	.word	0x0801ea5c
 8001258:	0801ea68 	.word	0x0801ea68
 800125c:	0801ea6c 	.word	0x0801ea6c
 8001260:	0801ea74 	.word	0x0801ea74
 8001264:	0801ea78 	.word	0x0801ea78
 8001268:	0801ea80 	.word	0x0801ea80
 800126c:	0801ea84 	.word	0x0801ea84
 8001270:	0801ea8c 	.word	0x0801ea8c
 8001274:	40400000 	.word	0x40400000
 8001278:	0801ea90 	.word	0x0801ea90
 800127c:	0801ea94 	.word	0x0801ea94
 8001280:	0801eaa0 	.word	0x0801eaa0
 8001284:	0801eaa4 	.word	0x0801eaa4
 8001288:	0801eab4 	.word	0x0801eab4
 800128c:	0801eabc 	.word	0x0801eabc
 8001290:	0801eac8 	.word	0x0801eac8
 8001294:	0801eacc 	.word	0x0801eacc
 8001298:	0801ead0 	.word	0x0801ead0
 800129c:	0801eadc 	.word	0x0801eadc
 80012a0:	0801eae4 	.word	0x0801eae4
 80012a4:	0801eaf0 	.word	0x0801eaf0
    }

    return -1;
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3740      	adds	r7, #64	@ 0x40
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <Comm_ExecuteCommand>:
/**
 * @brief   (RTOS )
 * @note CommandTask ,  mutex  
 */
int32_t Comm_ExecuteCommand(const ParsedCommand_t *cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || !cmd->valid) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d006      	beq.n	80012d0 <Comm_ExecuteCommand+0x1c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7c1b      	ldrb	r3, [r3, #16]
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <Comm_ExecuteCommand+0x22>
        return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	e156      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
    }

    int32_t result = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]

    switch (cmd->cmd_id) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b06      	cmp	r3, #6
 80012e0:	f200 8148 	bhi.w	8001574 <Comm_ExecuteCommand+0x2c0>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <Comm_ExecuteCommand+0x38>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	080013bb 	.word	0x080013bb
 80012f4:	08001405 	.word	0x08001405
 80012f8:	08001463 	.word	0x08001463
 80012fc:	080014ab 	.word	0x080014ab
 8001300:	080014f3 	.word	0x080014f3
 8001304:	0800156f 	.word	0x0800156f
        case CMD_MODE:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	2b05      	cmp	r3, #5
 800130e:	d902      	bls.n	8001316 <Comm_ExecuteCommand+0x62>
                return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e136      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // SMA  mutex 
            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001316:	4b9d      	ldr	r3, [pc, #628]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2164      	movs	r1, #100	@ 0x64
 800131c:	4618      	mov	r0, r3
 800131e:	f014 ffcf 	bl	80162c0 <osMutexAcquire>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d144      	bne.n	80013b2 <Comm_ExecuteCommand+0xfe>
                if (SMA_SetMode(cmd->channel, (SMA_ControlMode_t)cmd->param2) != 0) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	785a      	ldrb	r2, [r3, #1]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001336:	edc7 7a00 	vstr	s15, [r7]
 800133a:	783b      	ldrb	r3, [r7, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f002 fd9f 	bl	8003e84 <SMA_SetMode>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <Comm_ExecuteCommand+0xa0>
                    result = -1;
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	e028      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                } else {
                    if (cmd->param2 == CTRL_MODE_TEMP_CONTROL) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800135e:	eef4 7a47 	vcmp.f32	s15, s14
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d10a      	bne.n	800137e <Comm_ExecuteCommand+0xca>
                        SMA_SetTargetTemp(cmd->channel, cmd->param1);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	785a      	ldrb	r2, [r3, #1]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	4610      	mov	r0, r2
 8001378:	f002 fe30 	bl	8003fdc <SMA_SetTargetTemp>
 800137c:	e013      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                    } else if (cmd->param2 == CTRL_MODE_FORCE_CONTROL) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	edd3 7a02 	vldr	s15, [r3, #8]
 8001384:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001388:	eef4 7a47 	vcmp.f32	s15, s14
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d109      	bne.n	80013a6 <Comm_ExecuteCommand+0xf2>
                        SMA_SetTargetForce(cmd->channel, cmd->param1);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	785a      	ldrb	r2, [r3, #1]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a01 	vldr	s15, [r3, #4]
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	4610      	mov	r0, r2
 80013a2:	f002 fe71 	bl	8004088 <SMA_SetTargetForce>
                    }
                }
                osMutexRelease(smaChannelMutexHandle);
 80013a6:	4b79      	ldr	r3, [pc, #484]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f014 ffd3 	bl	8016356 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013b0:	e0e7      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	60fb      	str	r3, [r7, #12]
            break;
 80013b8:	e0e3      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PWM:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d902      	bls.n	80013c8 <Comm_ExecuteCommand+0x114>
                return -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e0dd      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80013c8:	4b70      	ldr	r3, [pc, #448]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2164      	movs	r1, #100	@ 0x64
 80013ce:	4618      	mov	r0, r3
 80013d0:	f014 ff76 	bl	80162c0 <osMutexAcquire>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d110      	bne.n	80013fc <Comm_ExecuteCommand+0x148>
                result = SMA_SetPWM(cmd->channel, cmd->param1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	785a      	ldrb	r2, [r3, #1]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fd93 	bl	8003f14 <SMA_SetPWM>
 80013ee:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f014 ffae 	bl	8016356 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013fa:	e0c2      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	60fb      	str	r3, [r7, #12]
            break;
 8001402:	e0be      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PID:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d902      	bls.n	8001412 <Comm_ExecuteCommand+0x15e>
                return -1;
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	e0b8      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001412:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2164      	movs	r1, #100	@ 0x64
 8001418:	4618      	mov	r0, r3
 800141a:	f014 ff51 	bl	80162c0 <osMutexAcquire>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d11a      	bne.n	800145a <Comm_ExecuteCommand+0x1a6>
                result = SMA_SetPIDGains(cmd->channel, cmd->param1, cmd->param2, cmd->param3);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	ed93 7a02 	vldr	s14, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 6a03 	vldr	s13, [r3, #12]
 800143a:	eeb0 1a66 	vmov.f32	s2, s13
 800143e:	eef0 0a47 	vmov.f32	s1, s14
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	4610      	mov	r0, r2
 8001448:	f002 fe68 	bl	800411c <SMA_SetPIDGains>
 800144c:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 800144e:	4b4f      	ldr	r3, [pc, #316]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f014 ff7f 	bl	8016356 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 8001458:	e093      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	60fb      	str	r3, [r7, #12]
            break;
 8001460:	e08f      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_STOP:
            //   mutex 
            if (cmd->channel == 0xFF) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	785b      	ldrb	r3, [r3, #1]
 8001466:	2bff      	cmp	r3, #255	@ 0xff
 8001468:	d102      	bne.n	8001470 <Comm_ExecuteCommand+0x1bc>
                SMA_EmergencyStop();
 800146a:	f002 ff61 	bl	8004330 <SMA_EmergencyStop>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 800146e:	e085      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	785b      	ldrb	r3, [r3, #1]
 8001474:	2b05      	cmp	r3, #5
 8001476:	d814      	bhi.n	80014a2 <Comm_ExecuteCommand+0x1ee>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001478:	4b44      	ldr	r3, [pc, #272]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2164      	movs	r1, #100	@ 0x64
 800147e:	4618      	mov	r0, r3
 8001480:	f014 ff1e 	bl	80162c0 <osMutexAcquire>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d178      	bne.n	800157c <Comm_ExecuteCommand+0x2c8>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f002 fcf7 	bl	8003e84 <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 8001496:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f014 ff5b 	bl	8016356 <osMutexRelease>
            break;
 80014a0:	e06c      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
                result = -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	60fb      	str	r3, [r7, #12]
            break;
 80014a8:	e068      	b.n	800157c <Comm_ExecuteCommand+0x2c8>

        case CMD_FAN:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d902      	bls.n	80014b8 <Comm_ExecuteCommand+0x204>
                return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	e065      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // I2C mutex  ( )
            if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 80014b8:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	4618      	mov	r0, r3
 80014c0:	f014 fefe 	bl	80162c0 <osMutexAcquire>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <Comm_ExecuteCommand+0x236>
                Fan6_SetDuty(cmd->channel, cmd->param1);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	785a      	ldrb	r2, [r3, #1]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 fdab 	bl	8002034 <Fan6_SetDuty>
                osMutexRelease(i2cMutexHandle);
 80014de:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f014 ff37 	bl	8016356 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80014e8:	e04b      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80014ea:	f04f 33ff 	mov.w	r3, #4294967295
 80014ee:	60fb      	str	r3, [r7, #12]
            break;
 80014f0:	e047      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_RESET:
            if (cmd->channel == 0xFF) {
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2bff      	cmp	r3, #255	@ 0xff
 80014f8:	d11c      	bne.n	8001534 <Comm_ExecuteCommand+0x280>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2164      	movs	r1, #100	@ 0x64
 8001500:	4618      	mov	r0, r3
 8001502:	f014 fedd 	bl	80162c0 <osMutexAcquire>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d139      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
 8001510:	e007      	b.n	8001522 <Comm_ExecuteCommand+0x26e>
                        SMA_SetMode(i, SMA_MODE_DISABLED);
 8001512:	7afb      	ldrb	r3, [r7, #11]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f002 fcb4 	bl	8003e84 <SMA_SetMode>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800151c:	7afb      	ldrb	r3, [r7, #11]
 800151e:	3301      	adds	r3, #1
 8001520:	72fb      	strb	r3, [r7, #11]
 8001522:	7afb      	ldrb	r3, [r7, #11]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d9f4      	bls.n	8001512 <Comm_ExecuteCommand+0x25e>
                    }
                    osMutexRelease(smaChannelMutexHandle);
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f014 ff12 	bl	8016356 <osMutexRelease>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 8001532:	e025      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	785b      	ldrb	r3, [r3, #1]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d814      	bhi.n	8001566 <Comm_ExecuteCommand+0x2b2>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2164      	movs	r1, #100	@ 0x64
 8001542:	4618      	mov	r0, r3
 8001544:	f014 febc 	bl	80162c0 <osMutexAcquire>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d118      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	785b      	ldrb	r3, [r3, #1]
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f002 fc95 	bl	8003e84 <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f014 fef9 	bl	8016356 <osMutexRelease>
            break;
 8001564:	e00c      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
                result = -1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]
            break;
 800156c:	e008      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>

        case CMD_STATUS:
            //   
            Comm_SendTelemetry_Safe();
 800156e:	f7ff fcaf 	bl	8000ed0 <Comm_SendTelemetry_Safe>
            break;
 8001572:	e006      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        default:
            result = -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	60fb      	str	r3, [r7, #12]
            break;
 800157a:	e002      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 8001580:	bf00      	nop
    }

    return result;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	24002574 	.word	0x24002574
 8001590:	2400257c 	.word	0x2400257c

08001594 <Comm_SendResponse>:
/**
 * @brief   
 * @note mutex  
 */
void Comm_SendResponse(const char *format, ...)
{
 8001594:	b40f      	push	{r0, r1, r2, r3}
 8001596:	b590      	push	{r4, r7, lr}
 8001598:	b0a3      	sub	sp, #140	@ 0x8c
 800159a:	af00      	add	r7, sp, #0
    if (comm_huart == NULL || format == NULL) {
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <Comm_SendResponse+0x78>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d02c      	beq.n	80015fe <Comm_SendResponse+0x6a>
 80015a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d028      	beq.n	80015fe <Comm_SendResponse+0x6a>
        return;
    }

    char buffer[128];
    va_list args;
    va_start(args, format);
 80015ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80015b2:	f107 0008 	add.w	r0, r7, #8
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80015bc:	2180      	movs	r1, #128	@ 0x80
 80015be:	f019 faed 	bl	801ab9c <vsniprintf>
    va_end(args);

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2132      	movs	r1, #50	@ 0x32
 80015c8:	4618      	mov	r0, r3
 80015ca:	f014 fe79 	bl	80162c0 <osMutexAcquire>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d115      	bne.n	8001600 <Comm_SendResponse+0x6c>
        HAL_UART_Transmit(comm_huart, (uint8_t*)buffer, strlen(buffer), 100);
 80015d4:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <Comm_SendResponse+0x78>)
 80015d6:	681c      	ldr	r4, [r3, #0]
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fef7 	bl	80003d0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f107 0108 	add.w	r1, r7, #8
 80015ea:	2364      	movs	r3, #100	@ 0x64
 80015ec:	4620      	mov	r0, r4
 80015ee:	f011 fedf 	bl	80133b0 <HAL_UART_Transmit>
        osMutexRelease(uartTxMutexHandle);
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f014 fead 	bl	8016356 <osMutexRelease>
 80015fc:	e000      	b.n	8001600 <Comm_SendResponse+0x6c>
        return;
 80015fe:	bf00      	nop
    }
}
 8001600:	378c      	adds	r7, #140	@ 0x8c
 8001602:	46bd      	mov	sp, r7
 8001604:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001608:	b004      	add	sp, #16
 800160a:	4770      	bx	lr
 800160c:	240002ec 	.word	0x240002ec
 8001610:	24002578 	.word	0x24002578

08001614 <Comm_BuildTelemetryFrame>:
}

/* ========== Private Functions ========== */

static void Comm_BuildTelemetryFrame(TelemetryFrame_t *frame)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80d2 	beq.w	80017c8 <Comm_BuildTelemetryFrame+0x1b4>
        return;
    }

    frame->header[0] = TELEM_HEADER_BYTE1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	22aa      	movs	r2, #170	@ 0xaa
 8001628:	701a      	strb	r2, [r3, #0]
    frame->header[1] = TELEM_HEADER_BYTE2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2255      	movs	r2, #85	@ 0x55
 800162e:	705a      	strb	r2, [r3, #1]
    frame->timestamp_ms = HAL_GetTick();
 8001630:	f004 fa3c 	bl	8005aac <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f8c3 2002 	str.w	r2, [r3, #2]

    // 6  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	75fb      	strb	r3, [r7, #23]
 8001640:	e052      	b.n	80016e8 <Comm_BuildTelemetryFrame+0xd4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001642:	7dfb      	ldrb	r3, [r7, #23]
 8001644:	2b04      	cmp	r3, #4
 8001646:	d002      	beq.n	800164e <Comm_BuildTelemetryFrame+0x3a>
 8001648:	7dfb      	ldrb	r3, [r7, #23]
 800164a:	2b05      	cmp	r3, #5
 800164c:	d13d      	bne.n	80016ca <Comm_BuildTelemetryFrame+0xb6>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 800164e:	7dfb      	ldrb	r3, [r7, #23]
 8001650:	4618      	mov	r0, r3
 8001652:	f002 fed5 	bl	8004400 <SMA_GetChannelState>
 8001656:	60b8      	str	r0, [r7, #8]
            if (ch != NULL) {
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d040      	beq.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
                frame->actuator[i].current_temp = ch->current_temp;
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	6891      	ldr	r1, [r2, #8]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	4413      	add	r3, r2
 800166a:	3306      	adds	r3, #6
 800166c:	460a      	mov	r2, r1
 800166e:	601a      	str	r2, [r3, #0]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	781b      	ldrb	r3, [r3, #0]
                                                   ch->target_temp : ch->target_force;
 8001674:	2b02      	cmp	r3, #2
 8001676:	d102      	bne.n	800167e <Comm_BuildTelemetryFrame+0x6a>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	e001      	b.n	8001682 <Comm_BuildTelemetryFrame+0x6e>
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	691b      	ldr	r3, [r3, #16]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001682:	7dfa      	ldrb	r2, [r7, #23]
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	440a      	add	r2, r1
 800168a:	320a      	adds	r2, #10
 800168c:	6013      	str	r3, [r2, #0]
                frame->actuator[i].pwm_duty = ch->pwm_duty;
 800168e:	7dfb      	ldrb	r3, [r7, #23]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	68d1      	ldr	r1, [r2, #12]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	4413      	add	r3, r2
 800169a:	3308      	adds	r3, #8
 800169c:	3306      	adds	r3, #6
 800169e:	460a      	mov	r2, r1
 80016a0:	601a      	str	r2, [r3, #0]
                frame->actuator[i].control_mode = (uint8_t)ch->mode;
 80016a2:	7dfb      	ldrb	r3, [r7, #23]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	7811      	ldrb	r1, [r2, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	4413      	add	r3, r2
 80016ae:	3312      	adds	r3, #18
 80016b0:	460a      	mov	r2, r1
 80016b2:	701a      	strb	r2, [r3, #0]
                frame->actuator[i].fault_flag = ch->overtemp_flag;
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4413      	add	r3, r2
 80016c2:	3313      	adds	r3, #19
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
        if (IS_CHANNEL_ENABLED(i)) {
 80016c8:	e00a      	b.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
            }
        } else {
            memset(&frame->actuator[i], 0, sizeof(ActuatorStatus_t));
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	3306      	adds	r3, #6
 80016d4:	2210      	movs	r2, #16
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f019 fb01 	bl	801ace0 <memset>
 80016de:	e000      	b.n	80016e2 <Comm_BuildTelemetryFrame+0xce>
        if (IS_CHANNEL_ENABLED(i)) {
 80016e0:	bf00      	nop
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80016e2:	7dfb      	ldrb	r3, [r7, #23]
 80016e4:	3301      	adds	r3, #1
 80016e6:	75fb      	strb	r3, [r7, #23]
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d9a9      	bls.n	8001642 <Comm_BuildTelemetryFrame+0x2e>
        }
    }

    //  
#if CAN_SENSORS_ENABLE
    const SensorData_t *sensor = Sensor_GetData();
 80016ee:	f002 f9c1 	bl	8003a74 <Sensor_GetData>
 80016f2:	6138      	str	r0, [r7, #16]
    if (sensor != NULL) {
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d029      	beq.n	800174e <Comm_BuildTelemetryFrame+0x13a>
        //  (4)
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	75bb      	strb	r3, [r7, #22]
 80016fe:	e00d      	b.n	800171c <Comm_BuildTelemetryFrame+0x108>
            frame->force_sensor[i] = sensor->can.pwr[i];
 8001700:	7db9      	ldrb	r1, [r7, #22]
 8001702:	7dbb      	ldrb	r3, [r7, #22]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	3330      	adds	r3, #48	@ 0x30
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 8001716:	7dbb      	ldrb	r3, [r7, #22]
 8001718:	3301      	adds	r3, #1
 800171a:	75bb      	strb	r3, [r7, #22]
 800171c:	7dbb      	ldrb	r3, [r7, #22]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9ee      	bls.n	8001700 <Comm_BuildTelemetryFrame+0xec>
        }
        //  (5, ID 0x101~0x105 =  1~5)
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001722:	2300      	movs	r3, #0
 8001724:	757b      	strb	r3, [r7, #21]
 8001726:	e00f      	b.n	8001748 <Comm_BuildTelemetryFrame+0x134>
            frame->displacement[i] = sensor->can.displacement[i + 1];
 8001728:	7d7b      	ldrb	r3, [r7, #21]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	7d7b      	ldrb	r3, [r7, #21]
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	310c      	adds	r1, #12
 8001732:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	3334      	adds	r3, #52	@ 0x34
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	460a      	mov	r2, r1
 8001740:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001742:	7d7b      	ldrb	r3, [r7, #21]
 8001744:	3301      	adds	r3, #1
 8001746:	757b      	strb	r3, [r7, #21]
 8001748:	7d7b      	ldrb	r3, [r7, #21]
 800174a:	2b04      	cmp	r3, #4
 800174c:	d9ec      	bls.n	8001728 <Comm_BuildTelemetryFrame+0x114>
    memset(frame->force_sensor, 0, sizeof(frame->force_sensor));
    memset(frame->displacement, 0, sizeof(frame->displacement));
#endif

    //  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800174e:	2300      	movs	r3, #0
 8001750:	753b      	strb	r3, [r7, #20]
 8001752:	e031      	b.n	80017b8 <Comm_BuildTelemetryFrame+0x1a4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001754:	7d3b      	ldrb	r3, [r7, #20]
 8001756:	2b04      	cmp	r3, #4
 8001758:	d002      	beq.n	8001760 <Comm_BuildTelemetryFrame+0x14c>
 800175a:	7d3b      	ldrb	r3, [r7, #20]
 800175c:	2b05      	cmp	r3, #5
 800175e:	d122      	bne.n	80017a6 <Comm_BuildTelemetryFrame+0x192>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 8001760:	7d3b      	ldrb	r3, [r7, #20]
 8001762:	4618      	mov	r0, r3
 8001764:	f002 fe4c 	bl	8004400 <SMA_GetChannelState>
 8001768:	60f8      	str	r0, [r7, #12]
            if (ch != NULL) {
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d013      	beq.n	8001798 <Comm_BuildTelemetryFrame+0x184>
                frame->fan_duty[i] = (uint8_t)(ch->fan_duty + 0.5f);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001776:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800177a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800177e:	7d3b      	ldrb	r3, [r7, #20]
 8001780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001784:	edc7 7a00 	vstr	s15, [r7]
 8001788:	783a      	ldrb	r2, [r7, #0]
 800178a:	b2d1      	uxtb	r1, r2
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	460a      	mov	r2, r1
 8001792:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 8001796:	e00c      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            } else {
                frame->fan_duty[i] = 0;
 8001798:	7d3b      	ldrb	r3, [r7, #20]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 80017a4:	e005      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            }
        } else {
            frame->fan_duty[i] = 0;
 80017a6:	7d3b      	ldrb	r3, [r7, #20]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80017b2:	7d3b      	ldrb	r3, [r7, #20]
 80017b4:	3301      	adds	r3, #1
 80017b6:	753b      	strb	r3, [r7, #20]
 80017b8:	7d3b      	ldrb	r3, [r7, #20]
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d9ca      	bls.n	8001754 <Comm_BuildTelemetryFrame+0x140>
        }
    }

    frame->system_state = 0;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80017c6:	e000      	b.n	80017ca <Comm_BuildTelemetryFrame+0x1b6>
        return;
 80017c8:	bf00      	nop
}
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <Comm_TransmitFrame>:

static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	807b      	strh	r3, [r7, #2]
    if (comm_huart == NULL || data == NULL) {
 80017dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <Comm_TransmitFrame+0x48>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d002      	beq.n	80017ea <Comm_TransmitFrame+0x1a>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <Comm_TransmitFrame+0x20>
        return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
 80017ee:	e00f      	b.n	8001810 <Comm_TransmitFrame+0x40>
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(comm_huart, (uint8_t*)data,
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <Comm_TransmitFrame+0x48>)
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	887a      	ldrh	r2, [r7, #2]
 80017f6:	2364      	movs	r3, #100	@ 0x64
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	f011 fdd9 	bl	80133b0 <HAL_UART_Transmit>
 80017fe:	4603      	mov	r3, r0
 8001800:	73fb      	strb	r3, [r7, #15]
                                                   length, 100);

    return (status == HAL_OK) ? 0 : -1;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <Comm_TransmitFrame+0x3c>
 8001808:	2300      	movs	r3, #0
 800180a:	e001      	b.n	8001810 <Comm_TransmitFrame+0x40>
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	240002ec 	.word	0x240002ec

0800181c <Comm_CalculateCRC16>:

uint16_t Comm_CalculateCRC16(const uint8_t *data, uint16_t length)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001828:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800182c:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 800182e:	2300      	movs	r3, #0
 8001830:	81bb      	strh	r3, [r7, #12]
 8001832:	e028      	b.n	8001886 <Comm_CalculateCRC16+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8001834:	89bb      	ldrh	r3, [r7, #12]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b21b      	sxth	r3, r3
 800183e:	021b      	lsls	r3, r3, #8
 8001840:	b21a      	sxth	r2, r3
 8001842:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001846:	4053      	eors	r3, r2
 8001848:	b21b      	sxth	r3, r3
 800184a:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 800184c:	2300      	movs	r3, #0
 800184e:	72fb      	strb	r3, [r7, #11]
 8001850:	e013      	b.n	800187a <Comm_CalculateCRC16+0x5e>
            if (crc & 0x8000) {
 8001852:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001856:	2b00      	cmp	r3, #0
 8001858:	da09      	bge.n	800186e <Comm_CalculateCRC16+0x52>
                crc = (crc << 1) ^ 0x1021;
 800185a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	b21a      	sxth	r2, r3
 8001862:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001866:	4053      	eors	r3, r2
 8001868:	b21b      	sxth	r3, r3
 800186a:	81fb      	strh	r3, [r7, #14]
 800186c:	e002      	b.n	8001874 <Comm_CalculateCRC16+0x58>
            } else {
                crc = crc << 1;
 800186e:	89fb      	ldrh	r3, [r7, #14]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001874:	7afb      	ldrb	r3, [r7, #11]
 8001876:	3301      	adds	r3, #1
 8001878:	72fb      	strb	r3, [r7, #11]
 800187a:	7afb      	ldrb	r3, [r7, #11]
 800187c:	2b07      	cmp	r3, #7
 800187e:	d9e8      	bls.n	8001852 <Comm_CalculateCRC16+0x36>
    for (uint16_t i = 0; i < length; i++) {
 8001880:	89bb      	ldrh	r3, [r7, #12]
 8001882:	3301      	adds	r3, #1
 8001884:	81bb      	strh	r3, [r7, #12]
 8001886:	89ba      	ldrh	r2, [r7, #12]
 8001888:	887b      	ldrh	r3, [r7, #2]
 800188a:	429a      	cmp	r2, r3
 800188c:	d3d2      	bcc.n	8001834 <Comm_CalculateCRC16+0x18>
            }
        }
    }

    return crc;
 800188e:	89fb      	ldrh	r3, [r7, #14]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <__io_putchar>:
//    }
//    return DataIdx;
//}

int __io_putchar(int ch)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	if(HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)&ch, 1, 10) != HAL_OK)
 80018a4:	1d39      	adds	r1, r7, #4
 80018a6:	230a      	movs	r3, #10
 80018a8:	2201      	movs	r2, #1
 80018aa:	4807      	ldr	r0, [pc, #28]	@ (80018c8 <__io_putchar+0x2c>)
 80018ac:	f011 fd80 	bl	80133b0 <HAL_UART_Transmit>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d002      	beq.n	80018bc <__io_putchar+0x20>
		return -1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	e000      	b.n	80018be <__io_putchar+0x22>
	return ch;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	24002c58 	.word	0x24002c58

080018cc <__io_getchar>:

int __io_getchar(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
	char data[4];
	uint8_t ch, len = 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	73fb      	strb	r3, [r7, #15]

	while(HAL_UART_Receive(UART_DEBUG_ADD, &ch, 1, 10) != HAL_OK);
 80018d6:	bf00      	nop
 80018d8:	1df9      	adds	r1, r7, #7
 80018da:	230a      	movs	r3, #10
 80018dc:	2201      	movs	r2, #1
 80018de:	481e      	ldr	r0, [pc, #120]	@ (8001958 <__io_getchar+0x8c>)
 80018e0:	f011 fdf4 	bl	80134cc <HAL_UART_Receive>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f6      	bne.n	80018d8 <__io_getchar+0xc>

	memset(data, 0x00, 4);
 80018ea:	f107 0308 	add.w	r3, r7, #8
 80018ee:	2204      	movs	r2, #4
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f019 f9f4 	bl	801ace0 <memset>
	switch(ch)
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80018fc:	d012      	beq.n	8001924 <__io_getchar+0x58>
 80018fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8001900:	dc19      	bgt.n	8001936 <__io_getchar+0x6a>
 8001902:	2b0d      	cmp	r3, #13
 8001904:	d005      	beq.n	8001912 <__io_getchar+0x46>
 8001906:	2b0d      	cmp	r3, #13
 8001908:	dc15      	bgt.n	8001936 <__io_getchar+0x6a>
 800190a:	2b08      	cmp	r3, #8
 800190c:	d00a      	beq.n	8001924 <__io_getchar+0x58>
 800190e:	2b0a      	cmp	r3, #10
 8001910:	d111      	bne.n	8001936 <__io_getchar+0x6a>
	{
		case '\r':
		case '\n':
			len = 2;
 8001912:	2302      	movs	r3, #2
 8001914:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\r\n");
 8001916:	f107 0308 	add.w	r3, r7, #8
 800191a:	4910      	ldr	r1, [pc, #64]	@ (800195c <__io_getchar+0x90>)
 800191c:	4618      	mov	r0, r3
 800191e:	f019 f87b 	bl	801aa18 <siprintf>
			break;
 8001922:	e00b      	b.n	800193c <__io_getchar+0x70>

		case '\b':
		case 0x7F:
			len = 3;
 8001924:	2303      	movs	r3, #3
 8001926:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\b \b");
 8001928:	f107 0308 	add.w	r3, r7, #8
 800192c:	490c      	ldr	r1, [pc, #48]	@ (8001960 <__io_getchar+0x94>)
 800192e:	4618      	mov	r0, r3
 8001930:	f019 f872 	bl	801aa18 <siprintf>
			break;
 8001934:	e002      	b.n	800193c <__io_getchar+0x70>

		default:
			data[0] = ch;
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	723b      	strb	r3, [r7, #8]
			break;
 800193a:	bf00      	nop
	}
	HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)data, len, 10);
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	b29a      	uxth	r2, r3
 8001940:	f107 0108 	add.w	r1, r7, #8
 8001944:	230a      	movs	r3, #10
 8001946:	4804      	ldr	r0, [pc, #16]	@ (8001958 <__io_getchar+0x8c>)
 8001948:	f011 fd32 	bl	80133b0 <HAL_UART_Transmit>
	return ch;
 800194c:	79fb      	ldrb	r3, [r7, #7]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	24002c58 	.word	0x24002c58
 800195c:	0801eaf8 	.word	0x0801eaf8
 8001960:	0801eafc 	.word	0x0801eafc

08001964 <DWT_Init>:

//---------------------------------------------------------------------------------------------------------------------------------------------
void DWT_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001968:	4b1f      	ldr	r3, [pc, #124]	@ (80019e8 <DWT_Init+0x84>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	4a1e      	ldr	r2, [pc, #120]	@ (80019e8 <DWT_Init+0x84>)
 800196e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001972:	60d3      	str	r3, [r2, #12]

	DWT->LAR = 0xC5ACCE55;
 8001974:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <DWT_Init+0x88>)
 8001976:	4a1e      	ldr	r2, [pc, #120]	@ (80019f0 <DWT_Init+0x8c>)
 8001978:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
	
    DWT->CYCCNT = 0;
 800197c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <DWT_Init+0x88>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001982:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <DWT_Init+0x88>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a19      	ldr	r2, [pc, #100]	@ (80019ec <DWT_Init+0x88>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800198e:	f3bf 8f4f 	dsb	sy
}
 8001992:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001994:	f3bf 8f6f 	isb	sy
}
 8001998:	bf00      	nop
//	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */

	__DSB(); __ISB();
//	sysclk = HAL_RCC_GetSysClockFreq();
	sysclk         = SystemCoreClock;
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <DWT_Init+0x90>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a16      	ldr	r2, [pc, #88]	@ (80019f8 <DWT_Init+0x94>)
 80019a0:	6013      	str	r3, [r2, #0]
	cycles_per_us = sysclk/1000000.0f;
 80019a2:	4b15      	ldr	r3, [pc, #84]	@ (80019f8 <DWT_Init+0x94>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	ee07 3a90 	vmov	s15, r3
 80019aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019ae:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80019fc <DWT_Init+0x98>
 80019b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019b6:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <DWT_Init+0x9c>)
 80019b8:	edc3 7a00 	vstr	s15, [r3]
	us_per_cycles = 1000000.0f/sysclk;
 80019bc:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <DWT_Init+0x94>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019c8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80019fc <DWT_Init+0x98>
 80019cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a04 <DWT_Init+0xa0>)
 80019d2:	edc3 7a00 	vstr	s15, [r3]

	printf("SYSCLK = %lu Hz\r\n", sysclk);
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <DWT_Init+0x94>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4619      	mov	r1, r3
 80019dc:	480a      	ldr	r0, [pc, #40]	@ (8001a08 <DWT_Init+0xa4>)
 80019de:	f018 feb9 	bl	801a754 <iprintf>
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	e000edf0 	.word	0xe000edf0
 80019ec:	e0001000 	.word	0xe0001000
 80019f0:	c5acce55 	.word	0xc5acce55
 80019f4:	24000000 	.word	0x24000000
 80019f8:	24000374 	.word	0x24000374
 80019fc:	49742400 	.word	0x49742400
 8001a00:	24000378 	.word	0x24000378
 8001a04:	2400037c 	.word	0x2400037c
 8001a08:	0801eb00 	.word	0x0801eb00

08001a0c <RegisterErrorCallback>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
//   
void RegisterErrorCallback(ErrorCallback callback)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
    error_callback = callback;
 8001a14:	4a04      	ldr	r2, [pc, #16]	@ (8001a28 <RegisterErrorCallback+0x1c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6013      	str	r3, [r2, #0]
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	24000380 	.word	0x24000380

08001a2c <ReportError>:

//   
void ReportError(const char *func, const char *file, uint32_t line, uint32_t error_code, const char *message)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	@ 0x28
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
 8001a38:	603b      	str	r3, [r7, #0]
    if (error_callback != NULL) {
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <ReportError+0x40>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00f      	beq.n	8001a62 <ReportError+0x36>
        ErrorInfo error_info = {
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	61bb      	str	r3, [r7, #24]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	623b      	str	r3, [r7, #32]
 8001a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a54:	627b      	str	r3, [r7, #36]	@ 0x24
            .file_name = file,
            .line_number = line,
            .error_code = error_code,
            .error_message = message
        };
        error_callback(&error_info);
 8001a56:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <ReportError+0x40>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f107 0214 	add.w	r2, r7, #20
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4798      	blx	r3
    }
}
 8001a62:	bf00      	nop
 8001a64:	3728      	adds	r7, #40	@ 0x28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	24000380 	.word	0x24000380

08001a70 <MyErrorCallback>:

void MyErrorCallback(ErrorInfo *error_info)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
    printf("Error!!\r\nFunction: %s\r\n", error_info->function_name);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4807      	ldr	r0, [pc, #28]	@ (8001a9c <MyErrorCallback+0x2c>)
 8001a80:	f018 fe68 	bl	801a754 <iprintf>
    printf("File: %s, Line: %lu\r\n", error_info->file_name, error_info->line_number);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6859      	ldr	r1, [r3, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4804      	ldr	r0, [pc, #16]	@ (8001aa0 <MyErrorCallback+0x30>)
 8001a90:	f018 fe60 	bl	801a754 <iprintf>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	0801eb38 	.word	0x0801eb38
 8001aa0:	0801eb50 	.word	0x0801eb50

08001aa4 <LogFifo_Init>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// FIFO  
void LogFifo_Init(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
    log_fifo.head = 0;
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <LogFifo_Init+0x34>)
 8001aaa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aae:	461a      	mov	r2, r3
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	6013      	str	r3, [r2, #0]
    log_fifo.tail = 0;
 8001ab4:	4b08      	ldr	r3, [pc, #32]	@ (8001ad8 <LogFifo_Init+0x34>)
 8001ab6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aba:	461a      	mov	r2, r3
 8001abc:	2300      	movs	r3, #0
 8001abe:	6053      	str	r3, [r2, #4]
    log_fifo.count = 0;
 8001ac0:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <LogFifo_Init+0x34>)
 8001ac2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	6093      	str	r3, [r2, #8]
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	24000384 	.word	0x24000384

08001adc <LogFifo_Push>:

// FIFO   (ISR )
int LogFifo_Push(const char *msg)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
    if (log_fifo.count >= LOG_BUFFER_SIZE)
 8001ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b60 <LogFifo_Push+0x84>)
 8001ae6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	2b3f      	cmp	r3, #63	@ 0x3f
 8001aee:	d902      	bls.n	8001af6 <LogFifo_Push+0x1a>
	{
        return -1; //    ( )
 8001af0:	f04f 33ff 	mov.w	r3, #4294967295
 8001af4:	e030      	b.n	8001b58 <LogFifo_Push+0x7c>
//    strncpy(log_fifo.buffer[log_fifo.head], msg, MAX_LOG_MSG_LEN - 1);
//    log_fifo.buffer[log_fifo.head][MAX_LOG_MSG_LEN - 1] = '\0'; // Null  

    //     ,   
    size_t copy_len;
    copy_len = strnlen(msg, (size_t)(MAX_LOG_MSG_LEN - 1));
 8001af6:	217f      	movs	r1, #127	@ 0x7f
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f019 f8f9 	bl	801acf0 <strnlen>
 8001afe:	60f8      	str	r0, [r7, #12]
    memcpy(log_fifo.buffer[log_fifo.head], msg, copy_len);
 8001b00:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b02:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	01db      	lsls	r3, r3, #7
 8001b0a:	4a15      	ldr	r2, [pc, #84]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b0c:	4413      	add	r3, r2
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f019 f9cd 	bl	801aeb2 <memcpy>
    log_fifo.buffer[log_fifo.head][copy_len] = '\0';
 8001b18:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b1a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0f      	ldr	r2, [pc, #60]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b22:	01db      	lsls	r3, r3, #7
 8001b24:	441a      	add	r2, r3
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	4413      	add	r3, r2
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	701a      	strb	r2, [r3, #0]
    
    log_fifo.head = (log_fifo.head + 1U) % LOG_BUFFER_SIZE;
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b30:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	3301      	adds	r3, #1
 8001b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b3c:	4a08      	ldr	r2, [pc, #32]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b3e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b42:	6013      	str	r3, [r2, #0]
    log_fifo.count++;
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b46:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	4a04      	ldr	r2, [pc, #16]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b50:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b54:	6093      	str	r3, [r2, #8]
	
    return 0;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	24000384 	.word	0x24000384

08001b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <MX_DMA_Init+0x3c>)
 8001b6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b70:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba0 <MX_DMA_Init+0x3c>)
 8001b72:	f043 0301 	orr.w	r3, r3, #1
 8001b76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001b7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <MX_DMA_Init+0x3c>)
 8001b7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	607b      	str	r3, [r7, #4]
 8001b86:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2106      	movs	r1, #6
 8001b8c:	200b      	movs	r0, #11
 8001b8e:	f006 f8db 	bl	8007d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001b92:	200b      	movs	r0, #11
 8001b94:	f006 f8f2 	bl	8007d7c <HAL_NVIC_EnableIRQ>

}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	58024400 	.word	0x58024400

08001ba4 <emc_pwm_base_hz>:
    {EMC2303_ADDR_IC2, 1u},
    {EMC2303_ADDR_IC2, 2u}
};

static inline uint32_t emc_pwm_base_hz(emc_pwm_base_t b)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
    switch (b)
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d00c      	beq.n	8001bce <emc_pwm_base_hz+0x2a>
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	dc0d      	bgt.n	8001bd4 <emc_pwm_base_hz+0x30>
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <emc_pwm_base_hz+0x1e>
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d003      	beq.n	8001bc8 <emc_pwm_base_hz+0x24>
 8001bc0:	e008      	b.n	8001bd4 <emc_pwm_base_hz+0x30>
    {
        case EMC_PWM_BASE_26k:
            return 26000u;
 8001bc2:	f246 5390 	movw	r3, #26000	@ 0x6590
 8001bc6:	e007      	b.n	8001bd8 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_19k5:
            return 19531u;
 8001bc8:	f644 434b 	movw	r3, #19531	@ 0x4c4b
 8001bcc:	e004      	b.n	8001bd8 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_4k882:
            return 4882u;
 8001bce:	f241 3312 	movw	r3, #4882	@ 0x1312
 8001bd2:	e001      	b.n	8001bd8 <emc_pwm_base_hz+0x34>
        default:
            return 2441u;
 8001bd4:	f640 1389 	movw	r3, #2441	@ 0x989
    }
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <emc2303_ch_base>:

static inline uint8_t emc2303_ch_base(uint8_t ch0_2)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)(0x30u + 0x10u * ch0_2);
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	3303      	adds	r3, #3
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	011b      	lsls	r3, r3, #4
 8001bf6:	b2db      	uxtb	r3, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <emc_w8>:

/* ===== Lowlevel I2C helpers (use extern hi2c4) ===== */
static void emc_w8(uint8_t addr7, uint8_t reg, uint8_t val)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af04      	add	r7, sp, #16
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	71bb      	strb	r3, [r7, #6]
 8001c12:	4613      	mov	r3, r2
 8001c14:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	b299      	uxth	r1, r3
 8001c1e:	79bb      	ldrb	r3, [r7, #6]
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	230a      	movs	r3, #10
 8001c24:	9302      	str	r3, [sp, #8]
 8001c26:	2301      	movs	r3, #1
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	1d7b      	adds	r3, r7, #5
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2301      	movs	r3, #1
 8001c30:	4808      	ldr	r0, [pc, #32]	@ (8001c54 <emc_w8+0x50>)
 8001c32:	f00a fb1f 	bl	800c274 <HAL_I2C_Mem_Write>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <emc_w8+0x48>
        {REPORT_ERROR();}
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <emc_w8+0x54>)
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	2300      	movs	r3, #0
 8001c42:	2250      	movs	r2, #80	@ 0x50
 8001c44:	4905      	ldr	r1, [pc, #20]	@ (8001c5c <emc_w8+0x58>)
 8001c46:	4806      	ldr	r0, [pc, #24]	@ (8001c60 <emc_w8+0x5c>)
 8001c48:	f7ff fef0 	bl	8001a2c <ReportError>
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	24002584 	.word	0x24002584
 8001c58:	0801ebb0 	.word	0x0801ebb0
 8001c5c:	0801eb98 	.word	0x0801eb98
 8001c60:	0801f1a0 	.word	0x0801f1a0

08001c64 <emc_r8>:

static void emc_r8(uint8_t addr7, uint8_t reg, uint8_t *val)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af04      	add	r7, sp, #16
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	603a      	str	r2, [r7, #0]
 8001c6e:	71fb      	strb	r3, [r7, #7]
 8001c70:	460b      	mov	r3, r1
 8001c72:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	b299      	uxth	r1, r3
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	230a      	movs	r3, #10
 8001c82:	9302      	str	r3, [sp, #8]
 8001c84:	2301      	movs	r3, #1
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	4809      	ldr	r0, [pc, #36]	@ (8001cb4 <emc_r8+0x50>)
 8001c90:	f00a fc04 	bl	800c49c <HAL_I2C_Mem_Read>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d007      	beq.n	8001caa <emc_r8+0x46>
        {REPORT_ERROR();}
 8001c9a:	4b07      	ldr	r3, [pc, #28]	@ (8001cb8 <emc_r8+0x54>)
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	2256      	movs	r2, #86	@ 0x56
 8001ca2:	4906      	ldr	r1, [pc, #24]	@ (8001cbc <emc_r8+0x58>)
 8001ca4:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <emc_r8+0x5c>)
 8001ca6:	f7ff fec1 	bl	8001a2c <ReportError>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	24002584 	.word	0x24002584
 8001cb8:	0801ebb0 	.word	0x0801ebb0
 8001cbc:	0801eb98 	.word	0x0801eb98
 8001cc0:	0801f1a8 	.word	0x0801f1a8

08001cc4 <emc_mask_lsb_shift>:

/* ===== Bitfield helpers ===== */
static uint8_t emc_mask_lsb_shift(uint8_t m)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af02      	add	r7, sp, #8
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
	uint8_t s;
	uint8_t t;

	if (m == 0u)
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <emc_mask_lsb_shift+0x24>
	{
		REPORT_ERROR();
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <emc_mask_lsb_shift+0x50>)
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	2300      	movs	r3, #0
 8001cda:	2261      	movs	r2, #97	@ 0x61
 8001cdc:	490e      	ldr	r1, [pc, #56]	@ (8001d18 <emc_mask_lsb_shift+0x54>)
 8001cde:	480f      	ldr	r0, [pc, #60]	@ (8001d1c <emc_mask_lsb_shift+0x58>)
 8001ce0:	f7ff fea4 	bl	8001a2c <ReportError>
		return 0u;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e010      	b.n	8001d0a <emc_mask_lsb_shift+0x46>
	}

	s = 0u;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]
	t = m;
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	73bb      	strb	r3, [r7, #14]

	while ((t & 1u) == 0u)
 8001cf0:	e005      	b.n	8001cfe <emc_mask_lsb_shift+0x3a>
	{
		t = (uint8_t)(t >> 1);
 8001cf2:	7bbb      	ldrb	r3, [r7, #14]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	73bb      	strb	r3, [r7, #14]
		s = (uint8_t)(s + 1u);
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	73fb      	strb	r3, [r7, #15]
	while ((t & 1u) == 0u)
 8001cfe:	7bbb      	ldrb	r3, [r7, #14]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f4      	beq.n	8001cf2 <emc_mask_lsb_shift+0x2e>
	}
	return s;
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	0801ebb0 	.word	0x0801ebb0
 8001d18:	0801eb98 	.word	0x0801eb98
 8001d1c:	0801f1b0 	.word	0x0801f1b0

08001d20 <emc_upd_bits>:

static void emc_upd_bits(uint8_t a, uint8_t r, uint8_t m, uint8_t v)
{
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b087      	sub	sp, #28
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	4604      	mov	r4, r0
 8001d28:	4608      	mov	r0, r1
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4623      	mov	r3, r4
 8001d30:	71fb      	strb	r3, [r7, #7]
 8001d32:	4603      	mov	r3, r0
 8001d34:	71bb      	strb	r3, [r7, #6]
 8001d36:	460b      	mov	r3, r1
 8001d38:	717b      	strb	r3, [r7, #5]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	713b      	strb	r3, [r7, #4]
	uint8_t x;
	uint8_t s;
	uint8_t vs;


	if (m == 0u)
 8001d3e:	797b      	ldrb	r3, [r7, #5]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d108      	bne.n	8001d56 <emc_upd_bits+0x36>
	{
		REPORT_ERROR();
 8001d44:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <emc_upd_bits+0x88>)
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	2279      	movs	r2, #121	@ 0x79
 8001d4c:	4917      	ldr	r1, [pc, #92]	@ (8001dac <emc_upd_bits+0x8c>)
 8001d4e:	4818      	ldr	r0, [pc, #96]	@ (8001db0 <emc_upd_bits+0x90>)
 8001d50:	f7ff fe6c 	bl	8001a2c <ReportError>
 8001d54:	e024      	b.n	8001da0 <emc_upd_bits+0x80>
		return;
	}
	
	emc_r8(a, r, &x);
 8001d56:	f107 020d 	add.w	r2, r7, #13
 8001d5a:	79b9      	ldrb	r1, [r7, #6]
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ff80 	bl	8001c64 <emc_r8>
	s = emc_mask_lsb_shift(m);
 8001d64:	797b      	ldrb	r3, [r7, #5]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ffac 	bl	8001cc4 <emc_mask_lsb_shift>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	73fb      	strb	r3, [r7, #15]
	vs = (uint8_t)(((uint8_t)(v << s)) & m);
 8001d70:	793a      	ldrb	r2, [r7, #4]
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	797b      	ldrb	r3, [r7, #5]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	73bb      	strb	r3, [r7, #14]
	x = (uint8_t)((x & (uint8_t)(~m)) | vs);
 8001d80:	797b      	ldrb	r3, [r7, #5]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	7b7b      	ldrb	r3, [r7, #13]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	7bbb      	ldrb	r3, [r7, #14]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	737b      	strb	r3, [r7, #13]
	emc_w8(a, r, x);
 8001d94:	7b7a      	ldrb	r2, [r7, #13]
 8001d96:	79b9      	ldrb	r1, [r7, #6]
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ff32 	bl	8001c04 <emc_w8>
}
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd90      	pop	{r4, r7, pc}
 8001da6:	bf00      	nop
 8001da8:	0801ebb0 	.word	0x0801ebb0
 8001dac:	0801eb98 	.word	0x0801eb98
 8001db0:	0801f1c4 	.word	0x0801f1c4

08001db4 <emc_set_base>:

/* ===== Set PWM base frequency per channel (affects only base, divider set separately) ===== */
static void emc_set_base(uint8_t a, uint8_t ch0_2, emc_pwm_base_t base)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af02      	add	r7, sp, #8
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	71bb      	strb	r3, [r7, #6]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	717b      	strb	r3, [r7, #5]
    if (ch0_2 > 2u)
 8001dc6:	79bb      	ldrb	r3, [r7, #6]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d908      	bls.n	8001dde <emc_set_base+0x2a>
    {
        REPORT_ERROR();
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <emc_set_base+0x50>)
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	2289      	movs	r2, #137	@ 0x89
 8001dd4:	490c      	ldr	r1, [pc, #48]	@ (8001e08 <emc_set_base+0x54>)
 8001dd6:	480d      	ldr	r0, [pc, #52]	@ (8001e0c <emc_set_base+0x58>)
 8001dd8:	f7ff fe28 	bl	8001a2c <ReportError>
        return;
 8001ddc:	e00e      	b.n	8001dfc <emc_set_base+0x48>
    }

    uint8_t reg;
    uint8_t mask;

	reg = REG_PWM_BASEF_123;
 8001dde:	232d      	movs	r3, #45	@ 0x2d
 8001de0:	73fb      	strb	r3, [r7, #15]
	mask = (uint8_t)(0x3u << (uint8_t)(ch0_2 * 2u));
 8001de2:	79bb      	ldrb	r3, [r7, #6]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	2303      	movs	r3, #3
 8001dec:	4093      	lsls	r3, r2
 8001dee:	73bb      	strb	r3, [r7, #14]

	/* note: emc_upd_bits will shift 'base' into position using mask */
	emc_upd_bits(a, reg, mask, (uint8_t)base);
 8001df0:	797b      	ldrb	r3, [r7, #5]
 8001df2:	7bba      	ldrb	r2, [r7, #14]
 8001df4:	7bf9      	ldrb	r1, [r7, #15]
 8001df6:	79f8      	ldrb	r0, [r7, #7]
 8001df8:	f7ff ff92 	bl	8001d20 <emc_upd_bits>
}
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	0801ebb0 	.word	0x0801ebb0
 8001e08:	0801eb98 	.word	0x0801eb98
 8001e0c:	0801f1d4 	.word	0x0801f1d4

08001e10 <EMC2303_Init>:

/* ===== Initialize one EMC2303 with a profile ===== */
void EMC2303_Init(uint8_t addr7, emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	603a      	str	r2, [r7, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	71bb      	strb	r3, [r7, #6]
    uint8_t ch;

    /* Disable RPM algorithm (Direct Setting), keep defaults for now. */
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e20:	2300      	movs	r3, #0
 8001e22:	75fb      	strb	r3, [r7, #23]
 8001e24:	e016      	b.n	8001e54 <EMC2303_Init+0x44>
	{
		uint8_t base = emc2303_ch_base(ch);		
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff fedb 	bl	8001be4 <emc2303_ch_base>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	723b      	strb	r3, [r7, #8]
		/* Clear ENAGx bit in Fan Config1 (bit7) */
		emc_upd_bits(addr7, (uint8_t)(base + OFF_FAN_CFG1), 0x80u, 0u);		
 8001e32:	7a3b      	ldrb	r3, [r7, #8]
 8001e34:	3302      	adds	r3, #2
 8001e36:	b2d9      	uxtb	r1, r3
 8001e38:	79f8      	ldrb	r0, [r7, #7]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	2280      	movs	r2, #128	@ 0x80
 8001e3e:	f7ff ff6f 	bl	8001d20 <emc_upd_bits>
		/* Write an initial setting to defeat the powerup watchdog */
		emc_w8(addr7, (uint8_t)(base + OFF_FAN_SETTING), 0x00u);
 8001e42:	7a39      	ldrb	r1, [r7, #8]
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	2200      	movs	r2, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fedb 	bl	8001c04 <emc_w8>
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e4e:	7dfb      	ldrb	r3, [r7, #23]
 8001e50:	3301      	adds	r3, #1
 8001e52:	75fb      	strb	r3, [r7, #23]
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d9e5      	bls.n	8001e26 <EMC2303_Init+0x16>
	}

    if (profile == EMC_PROFILE_4WIRE_FAN)
 8001e5a:	79bb      	ldrb	r3, [r7, #6]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d129      	bne.n	8001eb4 <EMC2303_Init+0xa4>
    {
        /* Opendrain PWM, normal polarity, base 26 kHz, divider = 1 */
//        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x00u); /* PMOT1..3 = 0 (opendrain) */
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001e60:	79f8      	ldrb	r0, [r7, #7]
 8001e62:	2307      	movs	r3, #7
 8001e64:	2207      	movs	r2, #7
 8001e66:	212b      	movs	r1, #43	@ 0x2b
 8001e68:	f7ff ff5a 	bl	8001d20 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 (00h0%) */
 8001e6c:	79f8      	ldrb	r0, [r7, #7]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	2207      	movs	r2, #7
 8001e72:	212a      	movs	r1, #42	@ 0x2a
 8001e74:	f7ff ff54 	bl	8001d20 <emc_upd_bits>

        for (ch = 0u; ch <= 2u; ++ch)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	75fb      	strb	r3, [r7, #23]
 8001e7c:	e016      	b.n	8001eac <EMC2303_Init+0x9c>
        {
            emc_set_base(addr7, ch, EMC_PWM_BASE_26k);
 8001e7e:	7df9      	ldrb	r1, [r7, #23]
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	2200      	movs	r2, #0
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff95 	bl	8001db4 <emc_set_base>

            uint8_t base = emc2303_ch_base(ch);
 8001e8a:	7dfb      	ldrb	r3, [r7, #23]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fea9 	bl	8001be4 <emc2303_ch_base>
 8001e92:	4603      	mov	r3, r0
 8001e94:	727b      	strb	r3, [r7, #9]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), 1u); /* 1 */
 8001e96:	7a7b      	ldrb	r3, [r7, #9]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	b2d9      	uxtb	r1, r3
 8001e9c:	79fb      	ldrb	r3, [r7, #7]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff feaf 	bl	8001c04 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	75fb      	strb	r3, [r7, #23]
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d9e5      	bls.n	8001e7e <EMC2303_Init+0x6e>

            uint8_t base = emc2303_ch_base(ch);
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
        }
    }
}
 8001eb2:	e046      	b.n	8001f42 <EMC2303_Init+0x132>
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001eb4:	79f8      	ldrb	r0, [r7, #7]
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	2207      	movs	r2, #7
 8001eba:	212b      	movs	r1, #43	@ 0x2b
 8001ebc:	f7ff ff30 	bl	8001d20 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 */
 8001ec0:	79f8      	ldrb	r0, [r7, #7]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	2207      	movs	r2, #7
 8001ec6:	212a      	movs	r1, #42	@ 0x2a
 8001ec8:	f7ff ff2a 	bl	8001d20 <emc_upd_bits>
        if (target_pwm_hz == 0u)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <EMC2303_Init+0xc8>
            target_pwm_hz = 500u;
 8001ed2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ed6:	603b      	str	r3, [r7, #0]
        base_hz = emc_pwm_base_hz(EMC_PWM_BASE_4k882);
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f7ff fe63 	bl	8001ba4 <emc_pwm_base_hz>
 8001ede:	60f8      	str	r0, [r7, #12]
        for (ch = 0u; ch <= 2u; ++ch)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	75fb      	strb	r3, [r7, #23]
 8001ee4:	e02a      	b.n	8001f3c <EMC2303_Init+0x12c>
            emc_set_base(addr7, ch, EMC_PWM_BASE_4k882);
 8001ee6:	7df9      	ldrb	r1, [r7, #23]
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	2202      	movs	r2, #2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff61 	bl	8001db4 <emc_set_base>
            div32 = (uint32_t)((base_hz + (target_pwm_hz / 2u)) / target_pwm_hz);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	085a      	lsrs	r2, r3, #1
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	441a      	add	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	613b      	str	r3, [r7, #16]
            if (div32 == 0u)
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <EMC2303_Init+0xfc>
                div32 = 1u;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	613b      	str	r3, [r7, #16]
            if (div32 > 255u)
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	2bff      	cmp	r3, #255	@ 0xff
 8001f10:	d901      	bls.n	8001f16 <EMC2303_Init+0x106>
                div32 = 255u;
 8001f12:	23ff      	movs	r3, #255	@ 0xff
 8001f14:	613b      	str	r3, [r7, #16]
            div8 = (uint8_t)div32;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	72fb      	strb	r3, [r7, #11]
            uint8_t base = emc2303_ch_base(ch);
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fe61 	bl	8001be4 <emc2303_ch_base>
 8001f22:	4603      	mov	r3, r0
 8001f24:	72bb      	strb	r3, [r7, #10]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
 8001f26:	7abb      	ldrb	r3, [r7, #10]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	b2d9      	uxtb	r1, r3
 8001f2c:	7afa      	ldrb	r2, [r7, #11]
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fe67 	bl	8001c04 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001f36:	7dfb      	ldrb	r3, [r7, #23]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	75fb      	strb	r3, [r7, #23]
 8001f3c:	7dfb      	ldrb	r3, [r7, #23]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d9d1      	bls.n	8001ee6 <EMC2303_Init+0xd6>
}
 8001f42:	bf00      	nop
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <EMC2303_SetDutyPct>:

/* ===== Duty set in percent (0.0..100.0) ===== */
void EMC2303_SetDutyPct(uint8_t addr7, uint8_t ch0_2, float pct)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	4603      	mov	r3, r0
 8001f54:	460a      	mov	r2, r1
 8001f56:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f5a:	73fb      	strb	r3, [r7, #15]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	73bb      	strb	r3, [r7, #14]
    uint8_t code;
    uint8_t reg;

    if (ch0_2 > 2u)
 8001f60:	7bbb      	ldrb	r3, [r7, #14]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d908      	bls.n	8001f78 <EMC2303_SetDutyPct+0x2c>
    {
        REPORT_ERROR();
 8001f66:	4b21      	ldr	r3, [pc, #132]	@ (8001fec <EMC2303_SetDutyPct+0xa0>)
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	22e1      	movs	r2, #225	@ 0xe1
 8001f6e:	4920      	ldr	r1, [pc, #128]	@ (8001ff0 <EMC2303_SetDutyPct+0xa4>)
 8001f70:	4820      	ldr	r0, [pc, #128]	@ (8001ff4 <EMC2303_SetDutyPct+0xa8>)
 8001f72:	f7ff fd5b 	bl	8001a2c <ReportError>
        return;
 8001f76:	e035      	b.n	8001fe4 <EMC2303_SetDutyPct+0x98>
    }

    if (pct < 0.0f)
 8001f78:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f84:	d503      	bpl.n	8001f8e <EMC2303_SetDutyPct+0x42>
        pct = 0.0f;
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	e00a      	b.n	8001fa4 <EMC2303_SetDutyPct+0x58>
    else if (pct > 100.0f)
 8001f8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f92:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001ff8 <EMC2303_SetDutyPct+0xac>
 8001f96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9e:	dd01      	ble.n	8001fa4 <EMC2303_SetDutyPct+0x58>
        pct = 100.0f;
 8001fa0:	4b16      	ldr	r3, [pc, #88]	@ (8001ffc <EMC2303_SetDutyPct+0xb0>)
 8001fa2:	60bb      	str	r3, [r7, #8]

    code = (uint8_t)((pct * 255.0f + 50.0f) / 100.0f);
 8001fa4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fa8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002000 <EMC2303_SetDutyPct+0xb4>
 8001fac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002004 <EMC2303_SetDutyPct+0xb8>
 8001fb4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001fb8:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001ff8 <EMC2303_SetDutyPct+0xac>
 8001fbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fc4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001fc8:	793b      	ldrb	r3, [r7, #4]
 8001fca:	75fb      	strb	r3, [r7, #23]
    reg = (uint8_t)(emc2303_ch_base(ch0_2) + OFF_FAN_SETTING);
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fe08 	bl	8001be4 <emc2303_ch_base>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	75bb      	strb	r3, [r7, #22]
    emc_w8(addr7, reg, code);
 8001fd8:	7dfa      	ldrb	r2, [r7, #23]
 8001fda:	7db9      	ldrb	r1, [r7, #22]
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff fe10 	bl	8001c04 <emc_w8>
}
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	0801ebb0 	.word	0x0801ebb0
 8001ff0:	0801eb98 	.word	0x0801eb98
 8001ff4:	0801f1e4 	.word	0x0801f1e4
 8001ff8:	42c80000 	.word	0x42c80000
 8001ffc:	42c80000 	.word	0x42c80000
 8002000:	437f0000 	.word	0x437f0000
 8002004:	42480000 	.word	0x42480000

08002008 <Fans6_Init>:

    *out_rpm = (uint32_t)(3932160u / cnt);
}

void Fans6_Init(emc_profile_t profile, uint32_t target_pwm_hz)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	6039      	str	r1, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
    EMC2303_Init(EMC2303_ADDR_IC1, profile, target_pwm_hz);
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	4619      	mov	r1, r3
 800201a:	202e      	movs	r0, #46	@ 0x2e
 800201c:	f7ff fef8 	bl	8001e10 <EMC2303_Init>
    EMC2303_Init(EMC2303_ADDR_IC2, profile, target_pwm_hz);
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	4619      	mov	r1, r3
 8002026:	202c      	movs	r0, #44	@ 0x2c
 8002028:	f7ff fef2 	bl	8001e10 <EMC2303_Init>
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <Fan6_SetDuty>:

void Fan6_SetDuty(uint8_t ch0_5, float pct)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af02      	add	r7, sp, #8
 800203a:	4603      	mov	r3, r0
 800203c:	ed87 0a00 	vstr	s0, [r7]
 8002040:	71fb      	strb	r3, [r7, #7]
    /* [MOD] 0-based logical index: valid range 0..5 */
    if (ch0_5 > 5u)
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	2b05      	cmp	r3, #5
 8002046:	d909      	bls.n	800205c <Fan6_SetDuty+0x28>
    {
        REPORT_ERROR();
 8002048:	4b0d      	ldr	r3, [pc, #52]	@ (8002080 <Fan6_SetDuty+0x4c>)
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	2300      	movs	r3, #0
 800204e:	f240 1241 	movw	r2, #321	@ 0x141
 8002052:	490c      	ldr	r1, [pc, #48]	@ (8002084 <Fan6_SetDuty+0x50>)
 8002054:	480c      	ldr	r0, [pc, #48]	@ (8002088 <Fan6_SetDuty+0x54>)
 8002056:	f7ff fce9 	bl	8001a2c <ReportError>
        return;
 800205a:	e00e      	b.n	800207a <Fan6_SetDuty+0x46>
    }
    EMC2303_SetDutyPct(LCH_MAP[ch0_5].addr, LCH_MAP[ch0_5].ch, pct);
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	4a0b      	ldr	r2, [pc, #44]	@ (800208c <Fan6_SetDuty+0x58>)
 8002060:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	4909      	ldr	r1, [pc, #36]	@ (800208c <Fan6_SetDuty+0x58>)
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	440b      	add	r3, r1
 800206c:	785b      	ldrb	r3, [r3, #1]
 800206e:	ed97 0a00 	vldr	s0, [r7]
 8002072:	4619      	mov	r1, r3
 8002074:	4610      	mov	r0, r2
 8002076:	f7ff ff69 	bl	8001f4c <EMC2303_SetDutyPct>
}
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	0801ebb0 	.word	0x0801ebb0
 8002084:	0801eb98 	.word	0x0801eb98
 8002088:	0801f1f8 	.word	0x0801f1f8
 800208c:	0801f194 	.word	0x0801f194

08002090 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002094:	4b2f      	ldr	r3, [pc, #188]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002096:	4a30      	ldr	r2, [pc, #192]	@ (8002158 <MX_FDCAN1_Init+0xc8>)
 8002098:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800209a:	4b2e      	ldr	r3, [pc, #184]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800209c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020a0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80020a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80020a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80020ae:	4b29      	ldr	r3, [pc, #164]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80020b4:	4b27      	ldr	r3, [pc, #156]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80020ba:	4b26      	ldr	r3, [pc, #152]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020bc:	2205      	movs	r2, #5
 80020be:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80020c0:	4b24      	ldr	r3, [pc, #144]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020c2:	2203      	movs	r2, #3
 80020c4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 21;
 80020c6:	4b23      	ldr	r3, [pc, #140]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020c8:	2215      	movs	r2, #21
 80020ca:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80020cc:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020ce:	2203      	movs	r2, #3
 80020d0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 80020d2:	4b20      	ldr	r3, [pc, #128]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020d4:	2205      	movs	r2, #5
 80020d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 80020d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020da:	2203      	movs	r2, #3
 80020dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 21;
 80020de:	4b1d      	ldr	r3, [pc, #116]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020e0:	2215      	movs	r2, #21
 80020e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80020e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020e6:	2203      	movs	r2, #3
 80020e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80020ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80020f0:	4b18      	ldr	r3, [pc, #96]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80020f6:	4b17      	ldr	r3, [pc, #92]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 16;
 80020fc:	4b15      	ldr	r3, [pc, #84]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020fe:	2210      	movs	r2, #16
 8002100:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002102:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002104:	2204      	movs	r2, #4
 8002106:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8002108:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800210a:	2200      	movs	r2, #0
 800210c:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800210e:	4b11      	ldr	r3, [pc, #68]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002110:	2204      	movs	r2, #4
 8002112:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8002114:	4b0f      	ldr	r3, [pc, #60]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002116:	2200      	movs	r2, #0
 8002118:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800211a:	4b0e      	ldr	r3, [pc, #56]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800211c:	2204      	movs	r2, #4
 800211e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002122:	2200      	movs	r2, #0
 8002124:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8002126:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002128:	2200      	movs	r2, #0
 800212a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 800212c:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800212e:	2220      	movs	r2, #32
 8002130:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002132:	4b08      	ldr	r3, [pc, #32]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002134:	2200      	movs	r2, #0
 8002136:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002138:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800213a:	2204      	movs	r2, #4
 800213c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800213e:	4805      	ldr	r0, [pc, #20]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002140:	f008 fcda 	bl	800aaf8 <HAL_FDCAN_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 800214a:	f000 ff2f 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	24002390 	.word	0x24002390
 8002158:	4000a000 	.word	0x4000a000

0800215c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002160:	4b2e      	ldr	r3, [pc, #184]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002162:	4a2f      	ldr	r2, [pc, #188]	@ (8002220 <MX_FDCAN2_Init+0xc4>)
 8002164:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002166:	4b2d      	ldr	r3, [pc, #180]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800216c:	4b2b      	ldr	r3, [pc, #172]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800216e:	2200      	movs	r2, #0
 8002170:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002172:	4b2a      	ldr	r3, [pc, #168]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002174:	2200      	movs	r2, #0
 8002176:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002178:	4b28      	ldr	r3, [pc, #160]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800217a:	2200      	movs	r2, #0
 800217c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800217e:	4b27      	ldr	r3, [pc, #156]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002180:	2200      	movs	r2, #0
 8002182:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 5;
 8002184:	4b25      	ldr	r3, [pc, #148]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002186:	2205      	movs	r2, #5
 8002188:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 3;
 800218a:	4b24      	ldr	r3, [pc, #144]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800218c:	2203      	movs	r2, #3
 800218e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 21;
 8002190:	4b22      	ldr	r3, [pc, #136]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002192:	2215      	movs	r2, #21
 8002194:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 8002196:	4b21      	ldr	r3, [pc, #132]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002198:	2203      	movs	r2, #3
 800219a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 5;
 800219c:	4b1f      	ldr	r3, [pc, #124]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800219e:	2205      	movs	r2, #5
 80021a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 3;
 80021a2:	4b1e      	ldr	r3, [pc, #120]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021a4:	2203      	movs	r2, #3
 80021a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 21;
 80021a8:	4b1c      	ldr	r3, [pc, #112]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021aa:	2215      	movs	r2, #21
 80021ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 80021ae:	4b1b      	ldr	r3, [pc, #108]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021b0:	2203      	movs	r2, #3
 80021b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80021b4:	4b19      	ldr	r3, [pc, #100]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80021ba:	4b18      	ldr	r3, [pc, #96]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021bc:	2201      	movs	r2, #1
 80021be:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80021c0:	4b16      	ldr	r3, [pc, #88]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021c8:	2210      	movs	r2, #16
 80021ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021ce:	2204      	movs	r2, #4
 80021d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80021d2:	4b12      	ldr	r3, [pc, #72]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80021d8:	4b10      	ldr	r3, [pc, #64]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021da:	2204      	movs	r2, #4
 80021dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80021de:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80021e4:	4b0d      	ldr	r3, [pc, #52]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021e6:	2204      	movs	r2, #4
 80021e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80021ea:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80021f0:	4b0a      	ldr	r3, [pc, #40]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021f8:	2220      	movs	r2, #32
 80021fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80021fc:	4b07      	ldr	r3, [pc, #28]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021fe:	2200      	movs	r2, #0
 8002200:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002202:	4b06      	ldr	r3, [pc, #24]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002204:	2204      	movs	r2, #4
 8002206:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002208:	4804      	ldr	r0, [pc, #16]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800220a:	f008 fc75 	bl	800aaf8 <HAL_FDCAN_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8002214:	f000 feca 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	24002430 	.word	0x24002430
 8002220:	4000a400 	.word	0x4000a400

08002224 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b0ba      	sub	sp, #232	@ 0xe8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800223c:	f107 0318 	add.w	r3, r7, #24
 8002240:	22b8      	movs	r2, #184	@ 0xb8
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f018 fd4b 	bl	801ace0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a5f      	ldr	r2, [pc, #380]	@ (80023cc <HAL_FDCAN_MspInit+0x1a8>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d159      	bne.n	8002308 <HAL_FDCAN_MspInit+0xe4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002254:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002260:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002264:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002268:	f107 0318 	add.w	r3, r7, #24
 800226c:	4618      	mov	r0, r3
 800226e:	f00d f945 	bl	800f4fc <HAL_RCCEx_PeriphCLKConfig>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002278:	f000 fe98 	bl	8002fac <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800227c:	4b54      	ldr	r3, [pc, #336]	@ (80023d0 <HAL_FDCAN_MspInit+0x1ac>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	3301      	adds	r3, #1
 8002282:	4a53      	ldr	r2, [pc, #332]	@ (80023d0 <HAL_FDCAN_MspInit+0x1ac>)
 8002284:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002286:	4b52      	ldr	r3, [pc, #328]	@ (80023d0 <HAL_FDCAN_MspInit+0x1ac>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10e      	bne.n	80022ac <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800228e:	4b51      	ldr	r3, [pc, #324]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 8002290:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002294:	4a4f      	ldr	r2, [pc, #316]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 8002296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800229a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800229e:	4b4d      	ldr	r3, [pc, #308]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 80022a0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	4b49      	ldr	r3, [pc, #292]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 80022ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022b2:	4a48      	ldr	r2, [pc, #288]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 80022b4:	f043 0301 	orr.w	r3, r3, #1
 80022b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022bc:	4b45      	ldr	r3, [pc, #276]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 80022be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 80022ca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80022ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022de:	2300      	movs	r3, #0
 80022e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80022e4:	2309      	movs	r3, #9
 80022e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80022ee:	4619      	mov	r1, r3
 80022f0:	4839      	ldr	r0, [pc, #228]	@ (80023d8 <HAL_FDCAN_MspInit+0x1b4>)
 80022f2:	f009 fd23 	bl	800bd3c <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */
    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2106      	movs	r1, #6
 80022fa:	2013      	movs	r0, #19
 80022fc:	f005 fd24 	bl	8007d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002300:	2013      	movs	r0, #19
 8002302:	f005 fd3b 	bl	8007d7c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8002306:	e05d      	b.n	80023c4 <HAL_FDCAN_MspInit+0x1a0>
  else if(fdcanHandle->Instance==FDCAN2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a33      	ldr	r2, [pc, #204]	@ (80023dc <HAL_FDCAN_MspInit+0x1b8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d158      	bne.n	80023c4 <HAL_FDCAN_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002312:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002316:	f04f 0300 	mov.w	r3, #0
 800231a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800231e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002322:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002326:	f107 0318 	add.w	r3, r7, #24
 800232a:	4618      	mov	r0, r3
 800232c:	f00d f8e6 	bl	800f4fc <HAL_RCCEx_PeriphCLKConfig>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_FDCAN_MspInit+0x116>
      Error_Handler();
 8002336:	f000 fe39 	bl	8002fac <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800233a:	4b25      	ldr	r3, [pc, #148]	@ (80023d0 <HAL_FDCAN_MspInit+0x1ac>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a23      	ldr	r2, [pc, #140]	@ (80023d0 <HAL_FDCAN_MspInit+0x1ac>)
 8002342:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002344:	4b22      	ldr	r3, [pc, #136]	@ (80023d0 <HAL_FDCAN_MspInit+0x1ac>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d10e      	bne.n	800236a <HAL_FDCAN_MspInit+0x146>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800234c:	4b21      	ldr	r3, [pc, #132]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 800234e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002352:	4a20      	ldr	r2, [pc, #128]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 8002354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002358:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800235c:	4b1d      	ldr	r3, [pc, #116]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 800235e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800236a:	4b1a      	ldr	r3, [pc, #104]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 800236c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002370:	4a18      	ldr	r2, [pc, #96]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 8002372:	f043 0302 	orr.w	r3, r3, #2
 8002376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800237a:	4b16      	ldr	r3, [pc, #88]	@ (80023d4 <HAL_FDCAN_MspInit+0x1b0>)
 800237c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	60bb      	str	r3, [r7, #8]
 8002386:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8002388:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800238c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002390:	2302      	movs	r3, #2
 8002392:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80023a2:	2309      	movs	r3, #9
 80023a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023ac:	4619      	mov	r1, r3
 80023ae:	480c      	ldr	r0, [pc, #48]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 80023b0:	f009 fcc4 	bl	800bd3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 80023b4:	2200      	movs	r2, #0
 80023b6:	2106      	movs	r1, #6
 80023b8:	2014      	movs	r0, #20
 80023ba:	f005 fcc5 	bl	8007d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80023be:	2014      	movs	r0, #20
 80023c0:	f005 fcdc 	bl	8007d7c <HAL_NVIC_EnableIRQ>
}
 80023c4:	bf00      	nop
 80023c6:	37e8      	adds	r7, #232	@ 0xe8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	4000a000 	.word	0x4000a000
 80023d0:	240024d0 	.word	0x240024d0
 80023d4:	58024400 	.word	0x58024400
 80023d8:	58020000 	.word	0x58020000
 80023dc:	4000a400 	.word	0x4000a400
 80023e0:	58020400 	.word	0x58020400

080023e4 <FDCAN_Init>:
// if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, buf_can1_pid.u8) != HAL_OK) {
//     Error_Handler();
// }

void FDCAN_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
    // CAN1:  (0x100~0x10F)
    FDCAN_Config_RX_range(&hfdcan1, CAN1_RXID_DISP_START, CAN1_RXID_DISP_END);
 80023e8:	f240 120f 	movw	r2, #271	@ 0x10f
 80023ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <FDCAN_Init+0x40>)
 80023f2:	f000 f81b 	bl	800242c <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80023f6:	480b      	ldr	r0, [pc, #44]	@ (8002424 <FDCAN_Init+0x40>)
 80023f8:	f008 fdff 	bl	800affa <HAL_FDCAN_Start>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <FDCAN_Init+0x22>
    {
        Error_Handler();
 8002402:	f000 fdd3 	bl	8002fac <Error_Handler>
    }

    // CAN2:  (0x001~0x003)
    FDCAN_Config_RX_range(&hfdcan2, CAN2_RXID_PWR_START, CAN2_RXID_PWR_END);
 8002406:	2203      	movs	r2, #3
 8002408:	2101      	movs	r1, #1
 800240a:	4807      	ldr	r0, [pc, #28]	@ (8002428 <FDCAN_Init+0x44>)
 800240c:	f000 f80e 	bl	800242c <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8002410:	4805      	ldr	r0, [pc, #20]	@ (8002428 <FDCAN_Init+0x44>)
 8002412:	f008 fdf2 	bl	800affa <HAL_FDCAN_Start>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <FDCAN_Init+0x3c>
    {
        Error_Handler();
 800241c:	f000 fdc6 	bl	8002fac <Error_Handler>
    }
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	24002390 	.word	0x24002390
 8002428:	24002430 	.word	0x24002430

0800242c <FDCAN_Config_RX_range>:
        Error_Handler();
    }
}

static void FDCAN_Config_RX_range(FDCAN_HandleTypeDef* hfdcan, uint32_t add_range1, uint32_t add_range2)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08e      	sub	sp, #56	@ 0x38
 8002430:	af02      	add	r7, sp, #8
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8002438:	2300      	movs	r3, #0
 800243a:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIndex = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8002440:	2300      	movs	r3, #0
 8002442:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002444:	2301      	movs	r3, #1
 8002446:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterID1 = add_range1;
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterID2 = add_range2;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 8002450:	f107 0310 	add.w	r3, r7, #16
 8002454:	4619      	mov	r1, r3
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f008 fd2c 	bl	800aeb4 <HAL_FDCAN_ConfigFilter>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <FDCAN_Config_RX_range+0x3a>
    {
        Error_Handler();
 8002462:	f000 fda3 	bl	8002fac <Error_Handler>
    }

    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8002466:	2300      	movs	r3, #0
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2300      	movs	r3, #0
 800246c:	2202      	movs	r2, #2
 800246e:	2102      	movs	r1, #2
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f008 fd95 	bl	800afa0 <HAL_FDCAN_ConfigGlobalFilter>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <FDCAN_Config_RX_range+0x54>
    {
        Error_Handler();
 800247c:	f000 fd96 	bl	8002fac <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002480:	2200      	movs	r2, #0
 8002482:	2101      	movs	r1, #1
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f008 ff4f 	bl	800b328 <HAL_FDCAN_ActivateNotification>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <FDCAN_Config_RX_range+0x68>
    {
        Error_Handler();
 8002490:	f000 fd8c 	bl	8002fac <Error_Handler>
    }
}
 8002494:	bf00      	nop
 8002496:	3730      	adds	r7, #48	@ 0x30
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024a6:	b672      	cpsid	i
}
 80024a8:	bf00      	nop
    //     LED    
    // :      
    __disable_irq();
    while(1) {
        // LED    ()
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80024aa:	2104      	movs	r1, #4
 80024ac:	4806      	ldr	r0, [pc, #24]	@ (80024c8 <vApplicationStackOverflowHook+0x2c>)
 80024ae:	f009 fe06 	bl	800c0be <HAL_GPIO_TogglePin>
        for(volatile uint32_t i = 0; i < 1000000; i++);
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	e002      	b.n	80024be <vApplicationStackOverflowHook+0x22>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	3301      	adds	r3, #1
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4a02      	ldr	r2, [pc, #8]	@ (80024cc <vApplicationStackOverflowHook+0x30>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d9f8      	bls.n	80024b8 <vApplicationStackOverflowHook+0x1c>
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80024c6:	e7f0      	b.n	80024aa <vApplicationStackOverflowHook+0xe>
 80024c8:	58020c00 	.word	0x58020c00
 80024cc:	000f423f 	.word	0x000f423f

080024d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of sensorDataMutex */
  sensorDataMutexHandle = osMutexNew(&sensorDataMutex_attributes);
 80024d4:	4825      	ldr	r0, [pc, #148]	@ (800256c <MX_FREERTOS_Init+0x9c>)
 80024d6:	f013 fe6d 	bl	80161b4 <osMutexNew>
 80024da:	4603      	mov	r3, r0
 80024dc:	4a24      	ldr	r2, [pc, #144]	@ (8002570 <MX_FREERTOS_Init+0xa0>)
 80024de:	6013      	str	r3, [r2, #0]

  /* creation of smaChannelMutex */
  smaChannelMutexHandle = osMutexNew(&smaChannelMutex_attributes);
 80024e0:	4824      	ldr	r0, [pc, #144]	@ (8002574 <MX_FREERTOS_Init+0xa4>)
 80024e2:	f013 fe67 	bl	80161b4 <osMutexNew>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4a23      	ldr	r2, [pc, #140]	@ (8002578 <MX_FREERTOS_Init+0xa8>)
 80024ea:	6013      	str	r3, [r2, #0]

  /* creation of uartTxMutex */
  uartTxMutexHandle = osMutexNew(&uartTxMutex_attributes);
 80024ec:	4823      	ldr	r0, [pc, #140]	@ (800257c <MX_FREERTOS_Init+0xac>)
 80024ee:	f013 fe61 	bl	80161b4 <osMutexNew>
 80024f2:	4603      	mov	r3, r0
 80024f4:	4a22      	ldr	r2, [pc, #136]	@ (8002580 <MX_FREERTOS_Init+0xb0>)
 80024f6:	6013      	str	r3, [r2, #0]

  /* creation of i2cMutex */
  i2cMutexHandle = osMutexNew(&i2cMutex_attributes);
 80024f8:	4822      	ldr	r0, [pc, #136]	@ (8002584 <MX_FREERTOS_Init+0xb4>)
 80024fa:	f013 fe5b 	bl	80161b4 <osMutexNew>
 80024fe:	4603      	mov	r3, r0
 8002500:	4a21      	ldr	r2, [pc, #132]	@ (8002588 <MX_FREERTOS_Init+0xb8>)
 8002502:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of uartRxQueue */
  uartRxQueueHandle = osMessageQueueNew (512, 1, &uartRxQueue_attributes);
 8002504:	4a21      	ldr	r2, [pc, #132]	@ (800258c <MX_FREERTOS_Init+0xbc>)
 8002506:	2101      	movs	r1, #1
 8002508:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800250c:	f013 ff60 	bl	80163d0 <osMessageQueueNew>
 8002510:	4603      	mov	r3, r0
 8002512:	4a1f      	ldr	r2, [pc, #124]	@ (8002590 <MX_FREERTOS_Init+0xc0>)
 8002514:	6013      	str	r3, [r2, #0]

  /* creation of cmdQueue */
  cmdQueueHandle = osMessageQueueNew (16, 128, &cmdQueue_attributes);
 8002516:	4a1f      	ldr	r2, [pc, #124]	@ (8002594 <MX_FREERTOS_Init+0xc4>)
 8002518:	2180      	movs	r1, #128	@ 0x80
 800251a:	2010      	movs	r0, #16
 800251c:	f013 ff58 	bl	80163d0 <osMessageQueueNew>
 8002520:	4603      	mov	r3, r0
 8002522:	4a1d      	ldr	r2, [pc, #116]	@ (8002598 <MX_FREERTOS_Init+0xc8>)
 8002524:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CommandTask */
  CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 8002526:	4a1d      	ldr	r2, [pc, #116]	@ (800259c <MX_FREERTOS_Init+0xcc>)
 8002528:	2100      	movs	r1, #0
 800252a:	481d      	ldr	r0, [pc, #116]	@ (80025a0 <MX_FREERTOS_Init+0xd0>)
 800252c:	f013 fd94 	bl	8016058 <osThreadNew>
 8002530:	4603      	mov	r3, r0
 8002532:	4a1c      	ldr	r2, [pc, #112]	@ (80025a4 <MX_FREERTOS_Init+0xd4>)
 8002534:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8002536:	4a1c      	ldr	r2, [pc, #112]	@ (80025a8 <MX_FREERTOS_Init+0xd8>)
 8002538:	2100      	movs	r1, #0
 800253a:	481c      	ldr	r0, [pc, #112]	@ (80025ac <MX_FREERTOS_Init+0xdc>)
 800253c:	f013 fd8c 	bl	8016058 <osThreadNew>
 8002540:	4603      	mov	r3, r0
 8002542:	4a1b      	ldr	r2, [pc, #108]	@ (80025b0 <MX_FREERTOS_Init+0xe0>)
 8002544:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 8002546:	4a1b      	ldr	r2, [pc, #108]	@ (80025b4 <MX_FREERTOS_Init+0xe4>)
 8002548:	2100      	movs	r1, #0
 800254a:	481b      	ldr	r0, [pc, #108]	@ (80025b8 <MX_FREERTOS_Init+0xe8>)
 800254c:	f013 fd84 	bl	8016058 <osThreadNew>
 8002550:	4603      	mov	r3, r0
 8002552:	4a1a      	ldr	r2, [pc, #104]	@ (80025bc <MX_FREERTOS_Init+0xec>)
 8002554:	6013      	str	r3, [r2, #0]

  /* creation of NRF70_Task */
  NRF70_TaskHandle = osThreadNew(NRF70_TestTask, NULL, &NRF70_Task_attributes);
 8002556:	4a1a      	ldr	r2, [pc, #104]	@ (80025c0 <MX_FREERTOS_Init+0xf0>)
 8002558:	2100      	movs	r1, #0
 800255a:	481a      	ldr	r0, [pc, #104]	@ (80025c4 <MX_FREERTOS_Init+0xf4>)
 800255c:	f013 fd7c 	bl	8016058 <osThreadNew>
 8002560:	4603      	mov	r3, r0
 8002562:	4a19      	ldr	r2, [pc, #100]	@ (80025c8 <MX_FREERTOS_Init+0xf8>)
 8002564:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	0801f2c8 	.word	0x0801f2c8
 8002570:	24002570 	.word	0x24002570
 8002574:	0801f2d8 	.word	0x0801f2d8
 8002578:	24002574 	.word	0x24002574
 800257c:	0801f2e8 	.word	0x0801f2e8
 8002580:	24002578 	.word	0x24002578
 8002584:	0801f2f8 	.word	0x0801f2f8
 8002588:	2400257c 	.word	0x2400257c
 800258c:	0801f298 	.word	0x0801f298
 8002590:	24002568 	.word	0x24002568
 8002594:	0801f2b0 	.word	0x0801f2b0
 8002598:	2400256c 	.word	0x2400256c
 800259c:	0801f208 	.word	0x0801f208
 80025a0:	080025cd 	.word	0x080025cd
 80025a4:	24002558 	.word	0x24002558
 80025a8:	0801f22c 	.word	0x0801f22c
 80025ac:	0800267d 	.word	0x0800267d
 80025b0:	2400255c 	.word	0x2400255c
 80025b4:	0801f250 	.word	0x0801f250
 80025b8:	08002745 	.word	0x08002745
 80025bc:	24002560 	.word	0x24002560
 80025c0:	0801f274 	.word	0x0801f274
 80025c4:	0800276d 	.word	0x0800276d
 80025c8:	24002564 	.word	0x24002564

080025cc <StartCommandTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommandTask */
__weak void StartCommandTask(void *argument)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b0a8      	sub	sp, #160	@ 0xa0
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
    for(;;)
    {
        // uartRxQueue    ()
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 80025d4:	4b23      	ldr	r3, [pc, #140]	@ (8002664 <StartCommandTask+0x98>)
 80025d6:	6818      	ldr	r0, [r3, #0]
 80025d8:	f107 019f 	add.w	r1, r7, #159	@ 0x9f
 80025dc:	f04f 33ff 	mov.w	r3, #4294967295
 80025e0:	2200      	movs	r2, #0
 80025e2:	f013 ffc9 	bl	8016578 <osMessageQueueGet>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d111      	bne.n	8002610 <StartCommandTask+0x44>
        {
            // LED  ( -  )
            LED2_toggle;
 80025ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002668 <StartCommandTask+0x9c>)
 80025ee:	695b      	ldr	r3, [r3, #20]
 80025f0:	041b      	lsls	r3, r3, #16
 80025f2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80025f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002668 <StartCommandTask+0x9c>)
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	43db      	mvns	r3, r3
 80025fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002600:	4919      	ldr	r1, [pc, #100]	@ (8002668 <StartCommandTask+0x9c>)
 8002602:	4313      	orrs	r3, r2
 8002604:	618b      	str	r3, [r1, #24]

            //   
            ProcessReceivedByte(rx_byte);
 8002606:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800260a:	4618      	mov	r0, r3
 800260c:	f000 f8b6 	bl	800277c <ProcessReceivedByte>
        }

        // cmdQueue    ()
        if (osMessageQueueGet(cmdQueueHandle, cmd_string, NULL, 0) == osOK)
 8002610:	4b16      	ldr	r3, [pc, #88]	@ (800266c <StartCommandTask+0xa0>)
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	f107 011c 	add.w	r1, r7, #28
 8002618:	2300      	movs	r3, #0
 800261a:	2200      	movs	r2, #0
 800261c:	f013 ffac 	bl	8016578 <osMessageQueueGet>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1d6      	bne.n	80025d4 <StartCommandTask+0x8>
        {
            //    
            ParsedCommand_t parsed_cmd;

            if (Comm_ParseCommand(cmd_string, &parsed_cmd) == 0)
 8002626:	f107 0208 	add.w	r2, r7, #8
 800262a:	f107 031c 	add.w	r3, r7, #28
 800262e:	4611      	mov	r1, r2
 8002630:	4618      	mov	r0, r3
 8002632:	f7fe fc75 	bl	8000f20 <Comm_ParseCommand>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10f      	bne.n	800265c <StartCommandTask+0x90>
            {
                // [] Comm_ExecuteCommand  mutex 
                //  mutex  
                if (Comm_ExecuteCommand(&parsed_cmd) == 0) {
 800263c:	f107 0308 	add.w	r3, r7, #8
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fe37 	bl	80012b4 <Comm_ExecuteCommand>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d103      	bne.n	8002654 <StartCommandTask+0x88>
                    Comm_SendResponse("OK\r\n");
 800264c:	4808      	ldr	r0, [pc, #32]	@ (8002670 <StartCommandTask+0xa4>)
 800264e:	f7fe ffa1 	bl	8001594 <Comm_SendResponse>
 8002652:	e7bf      	b.n	80025d4 <StartCommandTask+0x8>
                } else {
                    Comm_SendResponse("ERROR: Execution failed\r\n");
 8002654:	4807      	ldr	r0, [pc, #28]	@ (8002674 <StartCommandTask+0xa8>)
 8002656:	f7fe ff9d 	bl	8001594 <Comm_SendResponse>
 800265a:	e7bb      	b.n	80025d4 <StartCommandTask+0x8>
                }
            }
            else
            {
                Comm_SendResponse("ERROR: Invalid command\r\n");
 800265c:	4806      	ldr	r0, [pc, #24]	@ (8002678 <StartCommandTask+0xac>)
 800265e:	f7fe ff99 	bl	8001594 <Comm_SendResponse>
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 8002662:	e7b7      	b.n	80025d4 <StartCommandTask+0x8>
 8002664:	24002568 	.word	0x24002568
 8002668:	58020800 	.word	0x58020800
 800266c:	2400256c 	.word	0x2400256c
 8002670:	0801ec38 	.word	0x0801ec38
 8002674:	0801ec40 	.word	0x0801ec40
 8002678:	0801ec5c 	.word	0x0801ec5c

0800267c <StartControlTask>:
* @param argument: Not used
* @note []      (PRD )
*/
/* USER CODE END Header_StartControlTask */
__weak void StartControlTask(void *argument)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(CONTROL_TASK_PERIOD_MS);  // 10ms
 8002684:	230a      	movs	r3, #10
 8002686:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002688:	f015 fbe6 	bl	8017e58 <xTaskGetTickCount>
 800268c:	4603      	mov	r3, r0
 800268e:	60bb      	str	r3, [r7, #8]

    /* Infinite loop */
    for(;;)
    {
        //  10ms   (vTaskDelayUntil )
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002690:	f107 0308 	add.w	r3, r7, #8
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	4618      	mov	r0, r3
 8002698:	f015 fa0c 	bl	8017ab4 <vTaskDelayUntil>

        // LED1  (   )
        LED1_toggle;
 800269c:	4b24      	ldr	r3, [pc, #144]	@ (8002730 <StartControlTask+0xb4>)
 800269e:	695b      	ldr	r3, [r3, #20]
 80026a0:	041b      	lsls	r3, r3, #16
 80026a2:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 80026a6:	4b22      	ldr	r3, [pc, #136]	@ (8002730 <StartControlTask+0xb4>)
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	491f      	ldr	r1, [pc, #124]	@ (8002730 <StartControlTask+0xb4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	618b      	str	r3, [r1, #24]

        //   mutex    
        if (osMutexAcquire(sensorDataMutexHandle, 5) == osOK)
 80026b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002734 <StartControlTask+0xb8>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2105      	movs	r1, #5
 80026bc:	4618      	mov	r0, r3
 80026be:	f013 fdff 	bl	80162c0 <osMutexAcquire>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d104      	bne.n	80026d2 <StartControlTask+0x56>
        {
            //   ISR  
            //   
            osMutexRelease(sensorDataMutexHandle);
 80026c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002734 <StartControlTask+0xb8>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f013 fe42 	bl	8016356 <osMutexRelease>
        }

        // SMA  mutex    
        if (osMutexAcquire(smaChannelMutexHandle, 5) == osOK)
 80026d2:	4b19      	ldr	r3, [pc, #100]	@ (8002738 <StartControlTask+0xbc>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2105      	movs	r1, #5
 80026d8:	4618      	mov	r0, r3
 80026da:	f013 fdf1 	bl	80162c0 <osMutexAcquire>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d106      	bne.n	80026f2 <StartControlTask+0x76>
        {
            // SMA    (PID + PWM)
            SMA_Update();
 80026e4:	f001 fd56 	bl	8004194 <SMA_Update>

            osMutexRelease(smaChannelMutexHandle);
 80026e8:	4b13      	ldr	r3, [pc, #76]	@ (8002738 <StartControlTask+0xbc>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f013 fe32 	bl	8016356 <osMutexRelease>
        }

        static uint8_t fan_update_counter = 0;
        // I2C mutex     (100ms = 10  1)
        fan_update_counter++;
 80026f2:	4b12      	ldr	r3, [pc, #72]	@ (800273c <StartControlTask+0xc0>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	3301      	adds	r3, #1
 80026f8:	b2da      	uxtb	r2, r3
 80026fa:	4b10      	ldr	r3, [pc, #64]	@ (800273c <StartControlTask+0xc0>)
 80026fc:	701a      	strb	r2, [r3, #0]
        if (fan_update_counter >= 10)
 80026fe:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <StartControlTask+0xc0>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b09      	cmp	r3, #9
 8002704:	d9c4      	bls.n	8002690 <StartControlTask+0x14>
        {
            fan_update_counter = 0;
 8002706:	4b0d      	ldr	r3, [pc, #52]	@ (800273c <StartControlTask+0xc0>)
 8002708:	2200      	movs	r2, #0
 800270a:	701a      	strb	r2, [r3, #0]

			// I2C mutex    
			if (osMutexAcquire(i2cMutexHandle, 5) == osOK)
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <StartControlTask+0xc4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2105      	movs	r1, #5
 8002712:	4618      	mov	r0, r3
 8002714:	f013 fdd4 	bl	80162c0 <osMutexAcquire>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1b8      	bne.n	8002690 <StartControlTask+0x14>
			{
				//    
				SMA_UpdateFans();
 800271e:	f001 fda9 	bl	8004274 <SMA_UpdateFans>

				osMutexRelease(i2cMutexHandle);
 8002722:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <StartControlTask+0xc4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	f013 fe15 	bl	8016356 <osMutexRelease>
    {
 800272c:	e7b0      	b.n	8002690 <StartControlTask+0x14>
 800272e:	bf00      	nop
 8002730:	58020c00 	.word	0x58020c00
 8002734:	24002570 	.word	0x24002570
 8002738:	24002574 	.word	0x24002574
 800273c:	24002580 	.word	0x24002580
 8002740:	2400257c 	.word	0x2400257c

08002744 <StartTelemetryTask>:
* @param argument: Not used
* @note []    (PRD )
*/
/* USER CODE END Header_StartTelemetryTask */
__weak void StartTelemetryTask(void *argument)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
    TickType_t xLastWakeTime;
    // []    
    const TickType_t xPeriod = pdMS_TO_TICKS(TELEMETRY_TASK_PERIOD_MS);  // 12ms (~80Hz)
 800274c:	230c      	movs	r3, #12
 800274e:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002750:	f015 fb82 	bl	8017e58 <xTaskGetTickCount>
 8002754:	4603      	mov	r3, r0
 8002756:	60bb      	str	r3, [r7, #8]

    for(;;)
    {
        //  12ms  
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002758:	f107 0308 	add.w	r3, r7, #8
 800275c:	68f9      	ldr	r1, [r7, #12]
 800275e:	4618      	mov	r0, r3
 8002760:	f015 f9a8 	bl	8017ab4 <vTaskDelayUntil>

        // []   
        // uartTxMutex Comm_SendTelemetry_Safe()  
        Comm_SendTelemetry_Safe();
 8002764:	f7fe fbb4 	bl	8000ed0 <Comm_SendTelemetry_Safe>
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002768:	bf00      	nop
 800276a:	e7f5      	b.n	8002758 <StartTelemetryTask+0x14>

0800276c <NRF70_TestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NRF70_TestTask */
void NRF70_TestTask(void *argument)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NRF70_TestTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002774:	2001      	movs	r0, #1
 8002776:	f013 fd02 	bl	801617e <osDelay>
 800277a:	e7fb      	b.n	8002774 <NRF70_TestTask+0x8>

0800277c <ProcessReceivedByte>:
/**
 * @brief UART    (  )
 * @param byte  
 */
static void ProcessReceivedByte(uint8_t byte)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
    //     ('\r'  '\n')
    if (byte == '\r' || byte == '\n')
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	2b0d      	cmp	r3, #13
 800278a:	d002      	beq.n	8002792 <ProcessReceivedByte+0x16>
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	2b0a      	cmp	r3, #10
 8002790:	d119      	bne.n	80027c6 <ProcessReceivedByte+0x4a>
    {
        if (cmd_rx_index > 0)
 8002792:	4b1b      	ldr	r3, [pc, #108]	@ (8002800 <ProcessReceivedByte+0x84>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d02d      	beq.n	80027f6 <ProcessReceivedByte+0x7a>
        {
            // Null terminator 
            cmd_rx_buffer[cmd_rx_index] = '\0';
 800279a:	4b19      	ldr	r3, [pc, #100]	@ (8002800 <ProcessReceivedByte+0x84>)
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b18      	ldr	r3, [pc, #96]	@ (8002804 <ProcessReceivedByte+0x88>)
 80027a2:	2100      	movs	r1, #0
 80027a4:	5499      	strb	r1, [r3, r2]

            //   cmdQueue 
            osMessageQueuePut(cmdQueueHandle, cmd_rx_buffer, 0, 0);
 80027a6:	4b18      	ldr	r3, [pc, #96]	@ (8002808 <ProcessReceivedByte+0x8c>)
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	2300      	movs	r3, #0
 80027ac:	2200      	movs	r2, #0
 80027ae:	4915      	ldr	r1, [pc, #84]	@ (8002804 <ProcessReceivedByte+0x88>)
 80027b0:	f013 fe82 	bl	80164b8 <osMessageQueuePut>

            //  
            cmd_rx_index = 0;
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <ProcessReceivedByte+0x84>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	801a      	strh	r2, [r3, #0]
            memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 80027ba:	2280      	movs	r2, #128	@ 0x80
 80027bc:	2100      	movs	r1, #0
 80027be:	4811      	ldr	r0, [pc, #68]	@ (8002804 <ProcessReceivedByte+0x88>)
 80027c0:	f018 fa8e 	bl	801ace0 <memset>
        }
        return;
 80027c4:	e017      	b.n	80027f6 <ProcessReceivedByte+0x7a>
    }

    //   
    if (cmd_rx_index >= (CMD_BUFFER_SIZE - 1))
 80027c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <ProcessReceivedByte+0x84>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	2b7e      	cmp	r3, #126	@ 0x7e
 80027cc:	d908      	bls.n	80027e0 <ProcessReceivedByte+0x64>
    {
        cmd_rx_index = 0;
 80027ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002800 <ProcessReceivedByte+0x84>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	801a      	strh	r2, [r3, #0]
        memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 80027d4:	2280      	movs	r2, #128	@ 0x80
 80027d6:	2100      	movs	r1, #0
 80027d8:	480a      	ldr	r0, [pc, #40]	@ (8002804 <ProcessReceivedByte+0x88>)
 80027da:	f018 fa81 	bl	801ace0 <memset>
        return;
 80027de:	e00b      	b.n	80027f8 <ProcessReceivedByte+0x7c>
    }

    //  
    cmd_rx_buffer[cmd_rx_index++] = (char)byte;
 80027e0:	4b07      	ldr	r3, [pc, #28]	@ (8002800 <ProcessReceivedByte+0x84>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	1c5a      	adds	r2, r3, #1
 80027e6:	b291      	uxth	r1, r2
 80027e8:	4a05      	ldr	r2, [pc, #20]	@ (8002800 <ProcessReceivedByte+0x84>)
 80027ea:	8011      	strh	r1, [r2, #0]
 80027ec:	4619      	mov	r1, r3
 80027ee:	4a05      	ldr	r2, [pc, #20]	@ (8002804 <ProcessReceivedByte+0x88>)
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	5453      	strb	r3, [r2, r1]
 80027f4:	e000      	b.n	80027f8 <ProcessReceivedByte+0x7c>
        return;
 80027f6:	bf00      	nop
}
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	24002554 	.word	0x24002554
 8002804:	240024d4 	.word	0x240024d4
 8002808:	2400256c 	.word	0x2400256c

0800280c <RTOS_UART_RxCallback>:
/**
 * @brief UART     (ISR Context)
 * @param byte  
 */
void RTOS_UART_RxCallback(uint8_t byte)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
    // ISR    (CMSIS-RTOS v2 API)
    //  0 = ISR  
    osMessageQueuePut(uartRxQueueHandle, &byte, 0, 0);
 8002816:	4b05      	ldr	r3, [pc, #20]	@ (800282c <RTOS_UART_RxCallback+0x20>)
 8002818:	6818      	ldr	r0, [r3, #0]
 800281a:	1df9      	adds	r1, r7, #7
 800281c:	2300      	movs	r3, #0
 800281e:	2200      	movs	r2, #0
 8002820:	f013 fe4a 	bl	80164b8 <osMessageQueuePut>
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	24002568 	.word	0x24002568

08002830 <RTOS_ADC_ConvCpltCallback>:

/**
 * @brief ADC     (ISR Context)
 */
void RTOS_ADC_ConvCpltCallback(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
    //    (ISR   -  )
    extern volatile uint16_t buf_adc1[];
    Sensor_UpdateADC(buf_adc1);
 8002834:	4802      	ldr	r0, [pc, #8]	@ (8002840 <RTOS_ADC_ConvCpltCallback+0x10>)
 8002836:	f001 f897 	bl	8003968 <Sensor_UpdateADC>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_ADC_COMPLETE);
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	240001dc 	.word	0x240001dc

08002844 <RTOS_FDCAN_RxCallback>:
 * @brief FDCAN    (ISR Context)
 * @param rx_header FDCAN 
 * @param rx_data  
 */
void RTOS_FDCAN_RxCallback(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
    //    (ISR  )
    Sensor_UpdateCAN(rx_header, rx_data);
 800284e:	6839      	ldr	r1, [r7, #0]
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 ff79 	bl	8003748 <Sensor_UpdateCAN>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_CAN_RX);
}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	@ 0x28
 8002864:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002866:	f107 0314 	add.w	r3, r7, #20
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	609a      	str	r2, [r3, #8]
 8002872:	60da      	str	r2, [r3, #12]
 8002874:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002876:	4b6b      	ldr	r3, [pc, #428]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 8002878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800287c:	4a69      	ldr	r2, [pc, #420]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 800287e:	f043 0304 	orr.w	r3, r3, #4
 8002882:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002886:	4b67      	ldr	r3, [pc, #412]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 8002888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002894:	4b63      	ldr	r3, [pc, #396]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 8002896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800289a:	4a62      	ldr	r2, [pc, #392]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 800289c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028a4:	4b5f      	ldr	r3, [pc, #380]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028c2:	4b58      	ldr	r3, [pc, #352]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	60bb      	str	r3, [r7, #8]
 80028ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d0:	4b54      	ldr	r3, [pc, #336]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d6:	4a53      	ldr	r2, [pc, #332]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028d8:	f043 0302 	orr.w	r3, r3, #2
 80028dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028e0:	4b50      	ldr	r3, [pc, #320]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	607b      	str	r3, [r7, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ee:	4b4d      	ldr	r3, [pc, #308]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 80028f6:	f043 0308 	orr.w	r3, r3, #8
 80028fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028fe:	4b49      	ldr	r3, [pc, #292]	@ (8002a24 <MX_GPIO_Init+0x1c4>)
 8002900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	603b      	str	r3, [r7, #0]
 800290a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin|CAN1_DIR_Pin, GPIO_PIN_SET);
 800290c:	2201      	movs	r2, #1
 800290e:	f244 21c0 	movw	r1, #17088	@ 0x42c0
 8002912:	4845      	ldr	r0, [pc, #276]	@ (8002a28 <MX_GPIO_Init+0x1c8>)
 8002914:	f009 fbba 	bl	800c08c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
 8002918:	2200      	movs	r2, #0
 800291a:	2120      	movs	r1, #32
 800291c:	4842      	ldr	r0, [pc, #264]	@ (8002a28 <MX_GPIO_Init+0x1c8>)
 800291e:	f009 fbb5 	bl	800c08c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAN2_STB_Pin|CAN2_DIR_Pin, GPIO_PIN_SET);
 8002922:	2201      	movs	r2, #1
 8002924:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002928:	4840      	ldr	r0, [pc, #256]	@ (8002a2c <MX_GPIO_Init+0x1cc>)
 800292a:	f009 fbaf 	bl	800c08c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin, GPIO_PIN_SET);
 800292e:	2201      	movs	r2, #1
 8002930:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002934:	483e      	ldr	r0, [pc, #248]	@ (8002a30 <MX_GPIO_Init+0x1d0>)
 8002936:	f009 fba9 	bl	800c08c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800293a:	2201      	movs	r2, #1
 800293c:	2104      	movs	r1, #4
 800293e:	483d      	ldr	r0, [pc, #244]	@ (8002a34 <MX_GPIO_Init+0x1d4>)
 8002940:	f009 fba4 	bl	800c08c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin WM_BUCK_Pin CAN2_RESET_Pin CAN2_SYNC_Pin
                           CAN1_DIR_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WM_BUCK_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin
 8002944:	f244 23e0 	movw	r3, #17120	@ 0x42e0
 8002948:	617b      	str	r3, [r7, #20]
                          |CAN1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800294a:	2301      	movs	r3, #1
 800294c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	2300      	movs	r3, #0
 8002950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002952:	2300      	movs	r3, #0
 8002954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002956:	f107 0314 	add.w	r3, r7, #20
 800295a:	4619      	mov	r1, r3
 800295c:	4832      	ldr	r0, [pc, #200]	@ (8002a28 <MX_GPIO_Init+0x1c8>)
 800295e:	f009 f9ed 	bl	800bd3c <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_Pin */
  GPIO_InitStruct.Pin = ALERT_Pin;
 8002962:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002968:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800296c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8002972:	f107 0314 	add.w	r3, r7, #20
 8002976:	4619      	mov	r1, r3
 8002978:	482b      	ldr	r0, [pc, #172]	@ (8002a28 <MX_GPIO_Init+0x1c8>)
 800297a:	f009 f9df 	bl	800bd3c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 800297e:	2320      	movs	r3, #32
 8002980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002982:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	2300      	movs	r3, #0
 800298a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 800298c:	f107 0314 	add.w	r3, r7, #20
 8002990:	4619      	mov	r1, r3
 8002992:	4827      	ldr	r0, [pc, #156]	@ (8002a30 <MX_GPIO_Init+0x1d0>)
 8002994:	f009 f9d2 	bl	800bd3c <HAL_GPIO_Init>

  /*Configure GPIO pin : WM_IRQ_Pin */
  GPIO_InitStruct.Pin = WM_IRQ_Pin;
 8002998:	2310      	movs	r3, #16
 800299a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800299c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WM_IRQ_GPIO_Port, &GPIO_InitStruct);
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	4619      	mov	r1, r3
 80029ac:	481e      	ldr	r0, [pc, #120]	@ (8002a28 <MX_GPIO_Init+0x1c8>)
 80029ae:	f009 f9c5 	bl	800bd3c <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_STB_Pin CAN2_DIR_Pin */
  GPIO_InitStruct.Pin = CAN2_STB_Pin|CAN2_DIR_Pin;
 80029b2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80029b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b8:	2301      	movs	r3, #1
 80029ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c0:	2300      	movs	r3, #0
 80029c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 0314 	add.w	r3, r7, #20
 80029c8:	4619      	mov	r1, r3
 80029ca:	4818      	ldr	r0, [pc, #96]	@ (8002a2c <MX_GPIO_Init+0x1cc>)
 80029cc:	f009 f9b6 	bl	800bd3c <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN1_SYNC_Pin CAN1_STB_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin;
 80029d0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80029d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d6:	2301      	movs	r3, #1
 80029d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029da:	2300      	movs	r3, #0
 80029dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029de:	2300      	movs	r3, #0
 80029e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e2:	f107 0314 	add.w	r3, r7, #20
 80029e6:	4619      	mov	r1, r3
 80029e8:	4811      	ldr	r0, [pc, #68]	@ (8002a30 <MX_GPIO_Init+0x1d0>)
 80029ea:	f009 f9a7 	bl	800bd3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80029ee:	2304      	movs	r3, #4
 80029f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f2:	2301      	movs	r3, #1
 80029f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fa:	2300      	movs	r3, #0
 80029fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80029fe:	f107 0314 	add.w	r3, r7, #20
 8002a02:	4619      	mov	r1, r3
 8002a04:	480b      	ldr	r0, [pc, #44]	@ (8002a34 <MX_GPIO_Init+0x1d4>)
 8002a06:	f009 f999 	bl	800bd3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2105      	movs	r1, #5
 8002a0e:	200a      	movs	r0, #10
 8002a10:	f005 f99a 	bl	8007d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a14:	200a      	movs	r0, #10
 8002a16:	f005 f9b1 	bl	8007d7c <HAL_NVIC_EnableIRQ>

}
 8002a1a:	bf00      	nop
 8002a1c:	3728      	adds	r7, #40	@ 0x28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	58024400 	.word	0x58024400
 8002a28:	58020800 	.word	0x58020800
 8002a2c:	58020400 	.word	0x58020400
 8002a30:	58020000 	.word	0x58020000
 8002a34:	58020c00 	.word	0x58020c00

08002a38 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab0 <MX_I2C4_Init+0x78>)
 8002a40:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x80100780;
 8002a42:	4b1a      	ldr	r3, [pc, #104]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a44:	4a1b      	ldr	r2, [pc, #108]	@ (8002ab4 <MX_I2C4_Init+0x7c>)
 8002a46:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002a48:	4b18      	ldr	r3, [pc, #96]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a4e:	4b17      	ldr	r3, [pc, #92]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a50:	2201      	movs	r2, #1
 8002a52:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a54:	4b15      	ldr	r3, [pc, #84]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002a5a:	4b14      	ldr	r3, [pc, #80]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a60:	4b12      	ldr	r3, [pc, #72]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a66:	4b11      	ldr	r3, [pc, #68]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002a72:	480e      	ldr	r0, [pc, #56]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a74:	f009 fb62 	bl	800c13c <HAL_I2C_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002a7e:	f000 fa95 	bl	8002fac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a82:	2100      	movs	r1, #0
 8002a84:	4809      	ldr	r0, [pc, #36]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a86:	f00a f8e5 	bl	800cc54 <HAL_I2CEx_ConfigAnalogFilter>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002a90:	f000 fa8c 	bl	8002fac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002a94:	2100      	movs	r1, #0
 8002a96:	4805      	ldr	r0, [pc, #20]	@ (8002aac <MX_I2C4_Init+0x74>)
 8002a98:	f00a f927 	bl	800ccea <HAL_I2CEx_ConfigDigitalFilter>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002aa2:	f000 fa83 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	24002584 	.word	0x24002584
 8002ab0:	58001c00 	.word	0x58001c00
 8002ab4:	80100780 	.word	0x80100780

08002ab8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b0b8      	sub	sp, #224	@ 0xe0
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ad0:	f107 0310 	add.w	r3, r7, #16
 8002ad4:	22b8      	movs	r2, #184	@ 0xb8
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f018 f901 	bl	801ace0 <memset>
  if(i2cHandle->Instance==I2C4)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a27      	ldr	r2, [pc, #156]	@ (8002b80 <HAL_I2C_MspInit+0xc8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d146      	bne.n	8002b76 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002ae8:	f04f 0210 	mov.w	r2, #16
 8002aec:	f04f 0300 	mov.w	r3, #0
 8002af0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8002af4:	2300      	movs	r3, #0
 8002af6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002afa:	f107 0310 	add.w	r3, r7, #16
 8002afe:	4618      	mov	r0, r3
 8002b00:	f00c fcfc 	bl	800f4fc <HAL_RCCEx_PeriphCLKConfig>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002b0a:	f000 fa4f 	bl	8002fac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8002b84 <HAL_I2C_MspInit+0xcc>)
 8002b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b14:	4a1b      	ldr	r2, [pc, #108]	@ (8002b84 <HAL_I2C_MspInit+0xcc>)
 8002b16:	f043 0302 	orr.w	r3, r3, #2
 8002b1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b1e:	4b19      	ldr	r3, [pc, #100]	@ (8002b84 <HAL_I2C_MspInit+0xcc>)
 8002b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB8     ------> I2C4_SCL
    PB9     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b34:	2312      	movs	r3, #18
 8002b36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b40:	2300      	movs	r3, #0
 8002b42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8002b46:	2306      	movs	r3, #6
 8002b48:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b50:	4619      	mov	r1, r3
 8002b52:	480d      	ldr	r0, [pc, #52]	@ (8002b88 <HAL_I2C_MspInit+0xd0>)
 8002b54:	f009 f8f2 	bl	800bd3c <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002b58:	4b0a      	ldr	r3, [pc, #40]	@ (8002b84 <HAL_I2C_MspInit+0xcc>)
 8002b5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b5e:	4a09      	ldr	r2, [pc, #36]	@ (8002b84 <HAL_I2C_MspInit+0xcc>)
 8002b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b64:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002b68:	4b06      	ldr	r3, [pc, #24]	@ (8002b84 <HAL_I2C_MspInit+0xcc>)
 8002b6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8002b76:	bf00      	nop
 8002b78:	37e0      	adds	r7, #224	@ 0xe0
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	58001c00 	.word	0x58001c00
 8002b84:	58024400 	.word	0x58024400
 8002b88:	58020400 	.word	0x58020400

08002b8c <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08e      	sub	sp, #56	@ 0x38
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
	LED2_toggle;
 8002b96:	4b16      	ldr	r3, [pc, #88]	@ (8002bf0 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	041b      	lsls	r3, r3, #16
 8002b9c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002ba0:	4b13      	ldr	r3, [pc, #76]	@ (8002bf0 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002baa:	4911      	ldr	r1, [pc, #68]	@ (8002bf0 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	618b      	str	r3, [r1, #24]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d016      	beq.n	8002be8 <HAL_FDCAN_RxFifo0Callback+0x5c>
    }

    /* Retrieve Rx messages from RX FIFO0 */
	FDCAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[8];
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK)
 8002bba:	f107 0308 	add.w	r3, r7, #8
 8002bbe:	f107 0210 	add.w	r2, r7, #16
 8002bc2:	2140      	movs	r1, #64	@ 0x40
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f008 fa43 	bl	800b050 <HAL_FDCAN_GetRxMessage>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <HAL_FDCAN_RxFifo0Callback+0x4a>
    {
        Error_Handler();
 8002bd0:	f000 f9ec 	bl	8002fac <Error_Handler>
        return;
 8002bd4:	e009      	b.n	8002bea <HAL_FDCAN_RxFifo0Callback+0x5e>
    }
    //force sensor update
    //Sensor_UpdateCAN(&rx_header, rx_data);
    RTOS_FDCAN_RxCallback(&rx_header, rx_data);
 8002bd6:	f107 0208 	add.w	r2, r7, #8
 8002bda:	f107 0310 	add.w	r3, r7, #16
 8002bde:	4611      	mov	r1, r2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fe2f 	bl	8002844 <RTOS_FDCAN_RxCallback>
 8002be6:	e000      	b.n	8002bea <HAL_FDCAN_RxFifo0Callback+0x5e>
        return;
 8002be8:	bf00      	nop
}
 8002bea:	3738      	adds	r7, #56	@ 0x38
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	58020800 	.word	0x58020800

08002bf4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a04      	ldr	r2, [pc, #16]	@ (8002c14 <HAL_ADC_ConvCpltCallback+0x20>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_ConvCpltCallback+0x16>
	{
		//LED1_toggle;
		//Sensor_UpdateADC(buf_adc1);
		RTOS_ADC_ConvCpltCallback();
 8002c06:	f7ff fe13 	bl	8002830 <RTOS_ADC_ConvCpltCallback>
    }
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40022000 	.word	0x40022000

08002c18 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a0f      	ldr	r2, [pc, #60]	@ (8002c64 <HAL_UART_RxCpltCallback+0x4c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d117      	bne.n	8002c5a <HAL_UART_RxCpltCallback+0x42>

    	RTOS_UART_RxCallback(uart_rx_byte);
 8002c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c68 <HAL_UART_RxCpltCallback+0x50>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fdec 	bl	800280c <RTOS_UART_RxCallback>

        //     
        //Comm_RxByteCallback(uart_rx_byte);

        //     - CRITICAL for continuous reception
        HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c34:	2201      	movs	r2, #1
 8002c36:	490c      	ldr	r1, [pc, #48]	@ (8002c68 <HAL_UART_RxCpltCallback+0x50>)
 8002c38:	480c      	ldr	r0, [pc, #48]	@ (8002c6c <HAL_UART_RxCpltCallback+0x54>)
 8002c3a:	f010 fd0f 	bl	801365c <HAL_UART_Receive_IT>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK) {
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d008      	beq.n	8002c5a <HAL_UART_RxCpltCallback+0x42>
            // If re-arming fails, force UART state reset and retry
            huart3.RxState = HAL_UART_STATE_READY;
 8002c48:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <HAL_UART_RxCpltCallback+0x54>)
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c50:	2201      	movs	r2, #1
 8002c52:	4905      	ldr	r1, [pc, #20]	@ (8002c68 <HAL_UART_RxCpltCallback+0x50>)
 8002c54:	4805      	ldr	r0, [pc, #20]	@ (8002c6c <HAL_UART_RxCpltCallback+0x54>)
 8002c56:	f010 fd01 	bl	801365c <HAL_UART_Receive_IT>
        }
    }
}
 8002c5a:	bf00      	nop
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40004800 	.word	0x40004800
 8002c68:	24002728 	.word	0x24002728
 8002c6c:	24002c58 	.word	0x24002c58

08002c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b088      	sub	sp, #32
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002c76:	f000 f95b 	bl	8002f30 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c7a:	f002 fec7 	bl	8005a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c7e:	f000 f8e9 	bl	8002e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c82:	f7ff fded 	bl	8002860 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c86:	f7fe ff6d 	bl	8001b64 <MX_DMA_Init>
  MX_ADC1_Init();
 8002c8a:	f7fd ff33 	bl	8000af4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8002c8e:	f7ff f9ff 	bl	8002090 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8002c92:	f7ff fa63 	bl	800215c <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8002c96:	f7ff fecf 	bl	8002a38 <MX_I2C4_Init>
  MX_TIM2_Init();
 8002c9a:	f002 f995 	bl	8004fc8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002c9e:	f002 fa13 	bl	80050c8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002ca2:	f002 fa93 	bl	80051cc <MX_TIM4_Init>
  MX_TIM15_Init();
 8002ca6:	f002 fbb7 	bl	8005418 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002caa:	f002 fdc5 	bl	8005838 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8002cae:	f002 fb0f 	bl	80052d0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002cb2:	f002 fb5d 	bl	8005370 <MX_TIM8_Init>
  MX_OCTOSPI1_Init();
 8002cb6:	f000 fbd1 	bl	800345c <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  // nRF7002 (WM02C)  
  printf("\r\n\r\n*** Starting nRF7002 Communication Test ***\r\n");
 8002cba:	4852      	ldr	r0, [pc, #328]	@ (8002e04 <main+0x194>)
 8002cbc:	f017 fdb2 	bl	801a824 <puts>

  //   
  if (NRF70_Test_Init(&hospi1) != HAL_OK) {
 8002cc0:	4851      	ldr	r0, [pc, #324]	@ (8002e08 <main+0x198>)
 8002cc2:	f000 f979 	bl	8002fb8 <NRF70_Test_Init>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <main+0x64>
      printf("ERROR: NRF70_Test_Init failed!\r\n");
 8002ccc:	484f      	ldr	r0, [pc, #316]	@ (8002e0c <main+0x19c>)
 8002cce:	f017 fda9 	bl	801a824 <puts>
 8002cd2:	e013      	b.n	8002cfc <main+0x8c>
  } else {
      //   
      NRF70_TestResult_t test_result;
      bool all_passed = NRF70_RunFullTest(&test_result);
 8002cd4:	1d3b      	adds	r3, r7, #4
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 f9dc 	bl	8003094 <NRF70_RunFullTest>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	77fb      	strb	r3, [r7, #31]

      //  
      NRF70_PrintTestResult(&test_result);
 8002ce0:	1d3b      	adds	r3, r7, #4
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fa64 	bl	80031b0 <NRF70_PrintTestResult>

      if (all_passed) {
 8002ce8:	7ffb      	ldrb	r3, [r7, #31]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <main+0x86>
          printf("\r\n*** nRF7002 Ready for Wi-Fi Driver Porting! ***\r\n");
 8002cee:	4848      	ldr	r0, [pc, #288]	@ (8002e10 <main+0x1a0>)
 8002cf0:	f017 fd98 	bl	801a824 <puts>
 8002cf4:	e002      	b.n	8002cfc <main+0x8c>
      } else {
          printf("\r\n*** Check hardware connections ***\r\n");
 8002cf6:	4847      	ldr	r0, [pc, #284]	@ (8002e14 <main+0x1a4>)
 8002cf8:	f017 fd94 	bl	801a824 <puts>
      }
  }

  printf("\r\n");
 8002cfc:	4846      	ldr	r0, [pc, #280]	@ (8002e18 <main+0x1a8>)
 8002cfe:	f017 fd91 	bl	801a824 <puts>


  setbuf(stdin, NULL);
 8002d02:	4b46      	ldr	r3, [pc, #280]	@ (8002e1c <main+0x1ac>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2100      	movs	r1, #0
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f017 fd92 	bl	801a834 <setbuf>
  RegisterErrorCallback(MyErrorCallback);
 8002d10:	4843      	ldr	r0, [pc, #268]	@ (8002e20 <main+0x1b0>)
 8002d12:	f7fe fe7b 	bl	8001a0c <RegisterErrorCallback>
//RegisterErrorCallback(MyErrorCallback_Msg);
//RegisterErrorCallback(MyErrorCallback_Code_Msg);
  LogFifo_Init();
 8002d16:	f7fe fec5 	bl	8001aa4 <LogFifo_Init>
  DWT_Init();
 8002d1a:	f7fe fe23 	bl	8001964 <DWT_Init>

  Sensor_Init();
 8002d1e:	f000 fccb 	bl	80036b8 <Sensor_Init>

  GPIO_WRITE_0(CAN2_STB_GPIO_Port, CAN2_STB_Pin);
 8002d22:	4b40      	ldr	r3, [pc, #256]	@ (8002e24 <main+0x1b4>)
 8002d24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002d28:	619a      	str	r2, [r3, #24]
  FDCAN_Init();
 8002d2a:	f7ff fb5b 	bl	80023e4 <FDCAN_Init>
  HAL_Delay(200);
 8002d2e:	20c8      	movs	r0, #200	@ 0xc8
 8002d30:	f002 fec8 	bl	8005ac4 <HAL_Delay>

  HAL_ADCEx_LinearCalibration_FactorLoad(&hadc1);
 8002d34:	483c      	ldr	r0, [pc, #240]	@ (8002e28 <main+0x1b8>)
 8002d36:	f004 fe25 	bl	8007984 <HAL_ADCEx_LinearCalibration_FactorLoad>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002d3a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002d3e:	2100      	movs	r1, #0
 8002d40:	4839      	ldr	r0, [pc, #228]	@ (8002e28 <main+0x1b8>)
 8002d42:	f004 fcff 	bl	8007744 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8002d46:	200a      	movs	r0, #10
 8002d48:	f002 febc 	bl	8005ac4 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buf_adc1, 6);
 8002d4c:	2206      	movs	r2, #6
 8002d4e:	4937      	ldr	r1, [pc, #220]	@ (8002e2c <main+0x1bc>)
 8002d50:	4835      	ldr	r0, [pc, #212]	@ (8002e28 <main+0x1b8>)
 8002d52:	f003 fc0f 	bl	8006574 <HAL_ADC_Start_DMA>

  uint32_t target_hz = 100u;
 8002d56:	2364      	movs	r3, #100	@ 0x64
 8002d58:	61bb      	str	r3, [r7, #24]
  emc_profile_t profile = EMC_PROFILE_POWER_GATING;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	75fb      	strb	r3, [r7, #23]
//emc_profile_t profile = EMC_PROFILE_4WIRE_FAN;
  Fans6_Init(profile, target_hz);
 8002d5e:	7dfb      	ldrb	r3, [r7, #23]
 8002d60:	69b9      	ldr	r1, [r7, #24]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff f950 	bl	8002008 <Fans6_Init>
//Fan6_SetDuty(1u, 10.0f);

//HAL_TIM_Base_Start(&htim8);
  HAL_TIM_Base_Start_IT(&htim8);
 8002d68:	4831      	ldr	r0, [pc, #196]	@ (8002e30 <main+0x1c0>)
 8002d6a:	f00f f805 	bl	8011d78 <HAL_TIM_Base_Start_IT>

  // SMA    ( : 10ms)
  SMA_Init(10);
 8002d6e:	200a      	movs	r0, #10
 8002d70:	f001 f866 	bl	8003e40 <SMA_Init>

  // USART   
  Comm_Init(&huart3);
 8002d74:	482f      	ldr	r0, [pc, #188]	@ (8002e34 <main+0x1c4>)
 8002d76:	f7fe f85d 	bl	8000e34 <Comm_Init>

  // UART    ( )
  HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	492e      	ldr	r1, [pc, #184]	@ (8002e38 <main+0x1c8>)
 8002d7e:	482d      	ldr	r0, [pc, #180]	@ (8002e34 <main+0x1c4>)
 8002d80:	f010 fc6c 	bl	801365c <HAL_UART_Receive_IT>

  system.state_level = SYSTEM_GO;
 8002d84:	4b2d      	ldr	r3, [pc, #180]	@ (8002e3c <main+0x1cc>)
 8002d86:	2202      	movs	r2, #2
 8002d88:	701a      	strb	r2, [r3, #0]
  LED1_on;
 8002d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8002e40 <main+0x1d0>)
 8002d8c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002d90:	619a      	str	r2, [r3, #24]

  // Send startup message via UART (proves TX works)
  const char *startup_msg = "\r\n=== SYSTEM READY - Commands enabled ===\r\n";
 8002d92:	4b2c      	ldr	r3, [pc, #176]	@ (8002e44 <main+0x1d4>)
 8002d94:	613b      	str	r3, [r7, #16]
  HAL_UART_Transmit(&huart3, (uint8_t*)startup_msg, strlen(startup_msg), 100);
 8002d96:	6938      	ldr	r0, [r7, #16]
 8002d98:	f7fd fb1a 	bl	80003d0 <strlen>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	2364      	movs	r3, #100	@ 0x64
 8002da2:	6939      	ldr	r1, [r7, #16]
 8002da4:	4823      	ldr	r0, [pc, #140]	@ (8002e34 <main+0x1c4>)
 8002da6:	f010 fb03 	bl	80133b0 <HAL_UART_Transmit>
  SMA_SetPIDGains(CH_BICEPS_R, 2.5f, 0.3f, 0.05f);
#endif

  //     (CH4, CH5 -  L/R)
#if CH4_ENABLE
  SMA_SetMode(CH_WAIST_L, SMA_MODE_TEMP_CONTROL);
 8002daa:	2102      	movs	r1, #2
 8002dac:	2004      	movs	r0, #4
 8002dae:	f001 f869 	bl	8003e84 <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_L, 20.0f);  //    20C
 8002db2:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002db6:	2004      	movs	r0, #4
 8002db8:	f001 f910 	bl	8003fdc <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_L, 2.5f, 0.2f, 0.05f);
 8002dbc:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 8002e48 <main+0x1d8>
 8002dc0:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8002e4c <main+0x1dc>
 8002dc4:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002dc8:	2004      	movs	r0, #4
 8002dca:	f001 f9a7 	bl	800411c <SMA_SetPIDGains>
#endif

#if CH5_ENABLE
  SMA_SetMode(CH_WAIST_R, SMA_MODE_TEMP_CONTROL);
 8002dce:	2102      	movs	r1, #2
 8002dd0:	2005      	movs	r0, #5
 8002dd2:	f001 f857 	bl	8003e84 <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_R, 20.0f);  //    20C
 8002dd6:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002dda:	2005      	movs	r0, #5
 8002ddc:	f001 f8fe 	bl	8003fdc <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_R, 2.5f, 0.3f, 0.05f);
 8002de0:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 8002e48 <main+0x1d8>
 8002de4:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8002e50 <main+0x1e0>
 8002de8:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002dec:	2005      	movs	r0, #5
 8002dee:	f001 f995 	bl	800411c <SMA_SetPIDGains>
  // SMA_SetPIDGains(2, 3.0f, 0.05f, 0.3f);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002df2:	f013 f8e7 	bl	8015fc4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002df6:	f7ff fb6b 	bl	80024d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002dfa:	f013 f907 	bl	801600c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002dfe:	bf00      	nop
 8002e00:	e7fd      	b.n	8002dfe <main+0x18e>
 8002e02:	bf00      	nop
 8002e04:	0801ec78 	.word	0x0801ec78
 8002e08:	24002730 	.word	0x24002730
 8002e0c:	0801ecac 	.word	0x0801ecac
 8002e10:	0801eccc 	.word	0x0801eccc
 8002e14:	0801ed00 	.word	0x0801ed00
 8002e18:	0801ed28 	.word	0x0801ed28
 8002e1c:	24000020 	.word	0x24000020
 8002e20:	08001a71 	.word	0x08001a71
 8002e24:	58020400 	.word	0x58020400
 8002e28:	24000204 	.word	0x24000204
 8002e2c:	240001dc 	.word	0x240001dc
 8002e30:	24002bc0 	.word	0x24002bc0
 8002e34:	24002c58 	.word	0x24002c58
 8002e38:	24002728 	.word	0x24002728
 8002e3c:	240025d8 	.word	0x240025d8
 8002e40:	58020c00 	.word	0x58020c00
 8002e44:	0801ed2c 	.word	0x0801ed2c
 8002e48:	3d4ccccd 	.word	0x3d4ccccd
 8002e4c:	3e4ccccd 	.word	0x3e4ccccd
 8002e50:	3e99999a 	.word	0x3e99999a

08002e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b09c      	sub	sp, #112	@ 0x70
 8002e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e5e:	224c      	movs	r2, #76	@ 0x4c
 8002e60:	2100      	movs	r1, #0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f017 ff3c 	bl	801ace0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e68:	1d3b      	adds	r3, r7, #4
 8002e6a:	2220      	movs	r2, #32
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f017 ff36 	bl	801ace0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8002e74:	2004      	movs	r0, #4
 8002e76:	f00b fb3f 	bl	800e4f8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	603b      	str	r3, [r7, #0]
 8002e7e:	4b2b      	ldr	r3, [pc, #172]	@ (8002f2c <SystemClock_Config+0xd8>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	4a2a      	ldr	r2, [pc, #168]	@ (8002f2c <SystemClock_Config+0xd8>)
 8002e84:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002e88:	6193      	str	r3, [r2, #24]
 8002e8a:	4b28      	ldr	r3, [pc, #160]	@ (8002f2c <SystemClock_Config+0xd8>)
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002e96:	bf00      	nop
 8002e98:	4b24      	ldr	r3, [pc, #144]	@ (8002f2c <SystemClock_Config+0xd8>)
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ea4:	d1f8      	bne.n	8002e98 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002eaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002eae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 8002ebc:	233e      	movs	r3, #62	@ 0x3e
 8002ebe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ec4:	2304      	movs	r3, #4
 8002ec6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002ecc:	230c      	movs	r3, #12
 8002ece:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8002ed4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ed8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f00b fb64 	bl	800e5ac <HAL_RCC_OscConfig>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002eea:	f000 f85f 	bl	8002fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002eee:	233f      	movs	r3, #63	@ 0x3f
 8002ef0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002efa:	2308      	movs	r3, #8
 8002efc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002efe:	2340      	movs	r3, #64	@ 0x40
 8002f00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002f02:	2340      	movs	r3, #64	@ 0x40
 8002f04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002f06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f0a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002f0c:	2340      	movs	r3, #64	@ 0x40
 8002f0e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f10:	1d3b      	adds	r3, r7, #4
 8002f12:	2103      	movs	r1, #3
 8002f14:	4618      	mov	r0, r3
 8002f16:	f00b ff23 	bl	800ed60 <HAL_RCC_ClockConfig>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002f20:	f000 f844 	bl	8002fac <Error_Handler>
  }
}
 8002f24:	bf00      	nop
 8002f26:	3770      	adds	r7, #112	@ 0x70
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	58024800 	.word	0x58024800

08002f30 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002f36:	463b      	mov	r3, r7
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002f42:	f004 ff29 	bl	8007d98 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002f46:	2301      	movs	r3, #1
 8002f48:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002f52:	231f      	movs	r3, #31
 8002f54:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002f56:	2387      	movs	r3, #135	@ 0x87
 8002f58:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002f62:	2301      	movs	r3, #1
 8002f64:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002f66:	2301      	movs	r3, #1
 8002f68:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002f72:	463b      	mov	r3, r7
 8002f74:	4618      	mov	r0, r3
 8002f76:	f004 ff47 	bl	8007e08 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002f7a:	2004      	movs	r0, #4
 8002f7c:	f004 ff24 	bl	8007dc8 <HAL_MPU_Enable>

}
 8002f80:	bf00      	nop
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
//    if (telem_counter >= 5) {
//        telem_counter = 0;
//    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a04      	ldr	r2, [pc, #16]	@ (8002fa8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d101      	bne.n	8002f9e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002f9a:	f002 fd73 	bl	8005a84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40001000 	.word	0x40001000

08002fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fb0:	b672      	cpsid	i
}
 8002fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fb4:	bf00      	nop
 8002fb6:	e7fd      	b.n	8002fb4 <Error_Handler+0x8>

08002fb8 <NRF70_Test_Init>:
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len);

/* ========== Public Functions ========== */

HAL_StatusTypeDef NRF70_Test_Init(OSPI_HandleTypeDef *hospi)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
    if (hospi == NULL) {
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <NRF70_Test_Init+0x12>
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e003      	b.n	8002fd2 <NRF70_Test_Init+0x1a>
    }

    nrf70_hospi = hospi;
 8002fca:	4a05      	ldr	r2, [pc, #20]	@ (8002fe0 <NRF70_Test_Init+0x28>)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6013      	str	r3, [r2, #0]

    // OCTOSPI  MX_OCTOSPI1_Init() 
    //     

    return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	2400272c 	.word	0x2400272c

08002fe4 <NRF70_PowerOn>:

void NRF70_PowerOn(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
    // PC5 = WM_BUCK -> HIGH   
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_SET);
 8002fe8:	2201      	movs	r2, #1
 8002fea:	2120      	movs	r1, #32
 8002fec:	4803      	ldr	r0, [pc, #12]	@ (8002ffc <NRF70_PowerOn+0x18>)
 8002fee:	f009 f84d 	bl	800c08c <HAL_GPIO_WritePin>

    //    ( 10ms,  50ms)
    HAL_Delay(50);
 8002ff2:	2032      	movs	r0, #50	@ 0x32
 8002ff4:	f002 fd66 	bl	8005ac4 <HAL_Delay>
}
 8002ff8:	bf00      	nop
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	58020800 	.word	0x58020800

08003000 <NRF70_ReadSR0>:
{
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
}

HAL_StatusTypeDef NRF70_ReadSR0(uint8_t *value)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <NRF70_ReadSR0+0x12>
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e005      	b.n	800301e <NRF70_ReadSR0+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR0, value, 1);
 8003012:	2201      	movs	r2, #1
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	2005      	movs	r0, #5
 8003018:	f000 f960 	bl	80032dc <NRF70_SendCommand>
 800301c:	4603      	mov	r3, r0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <NRF70_ReadSR1>:

HAL_StatusTypeDef NRF70_ReadSR1(uint8_t *value)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <NRF70_ReadSR1+0x12>
        return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e005      	b.n	8003044 <NRF70_ReadSR1+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR1, value, 1);
 8003038:	2201      	movs	r2, #1
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	201f      	movs	r0, #31
 800303e:	f000 f94d 	bl	80032dc <NRF70_SendCommand>
 8003042:	4603      	mov	r3, r0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <NRF70_ReadSR2>:

HAL_StatusTypeDef NRF70_ReadSR2(uint8_t *value)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <NRF70_ReadSR2+0x12>
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e005      	b.n	800306a <NRF70_ReadSR2+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR2, value, 1);
 800305e:	2201      	movs	r2, #1
 8003060:	6879      	ldr	r1, [r7, #4]
 8003062:	202f      	movs	r0, #47	@ 0x2f
 8003064:	f000 f93a 	bl	80032dc <NRF70_SendCommand>
 8003068:	4603      	mov	r3, r0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <NRF70_WriteSR2>:

HAL_StatusTypeDef NRF70_WriteSR2(uint8_t value)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	4603      	mov	r3, r0
 800307a:	71fb      	strb	r3, [r7, #7]
    return NRF70_WriteCommand(NRF70_CMD_WRSR2, &value, 1);
 800307c:	1dfb      	adds	r3, r7, #7
 800307e:	2201      	movs	r2, #1
 8003080:	4619      	mov	r1, r3
 8003082:	203f      	movs	r0, #63	@ 0x3f
 8003084:	f000 f98a 	bl	800339c <NRF70_WriteCommand>
 8003088:	4603      	mov	r3, r0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
	...

08003094 <NRF70_RunFullTest>:

bool NRF70_RunFullTest(NRF70_TestResult_t *result)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <NRF70_RunFullTest+0x12>
        return false;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e07e      	b.n	80031a4 <NRF70_RunFullTest+0x110>
    }

    //  
    memset(result, 0, sizeof(NRF70_TestResult_t));
 80030a6:	220c      	movs	r2, #12
 80030a8:	2100      	movs	r1, #0
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f017 fe18 	bl	801ace0 <memset>

    // QSPI  
    if (nrf70_hospi == NULL) {
 80030b0:	4b3e      	ldr	r3, [pc, #248]	@ (80031ac <NRF70_RunFullTest+0x118>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d104      	bne.n	80030c2 <NRF70_RunFullTest+0x2e>
        result->qspi_init_ok = false;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	701a      	strb	r2, [r3, #0]
        return false;
 80030be:	2300      	movs	r3, #0
 80030c0:	e070      	b.n	80031a4 <NRF70_RunFullTest+0x110>
    }
    result->qspi_init_ok = true;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	701a      	strb	r2, [r3, #0]

    //  
    NRF70_PowerOn();
 80030c8:	f7ff ff8c 	bl	8002fe4 <NRF70_PowerOn>

    // Test 1: RDSR0 
    HAL_StatusTypeDef status = NRF70_ReadSR0(&result->rdsr0_value);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	3305      	adds	r3, #5
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff95 	bl	8003000 <NRF70_ReadSR0>
 80030d6:	4603      	mov	r3, r0
 80030d8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d106      	bne.n	80030ee <NRF70_RunFullTest+0x5a>
        result->rdsr0_ok = true;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	705a      	strb	r2, [r3, #1]
        // 0xFF 0x00    
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	795b      	ldrb	r3, [r3, #5]
 80030ea:	2bff      	cmp	r3, #255	@ 0xff
 80030ec:	e002      	b.n	80030f4 <NRF70_RunFullTest+0x60>
            //  !
        }
    } else {
        result->error_code = status;
 80030ee:	7bfa      	ldrb	r2, [r7, #15]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	609a      	str	r2, [r3, #8]
    }

    // Test 2: RDSR1  (RPU Awake )
    status = NRF70_ReadSR1(&result->rdsr1_value);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3306      	adds	r3, #6
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff ff94 	bl	8003026 <NRF70_ReadSR1>
 80030fe:	4603      	mov	r3, r0
 8003100:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003102:	7bfb      	ldrb	r3, [r7, #15]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10e      	bne.n	8003126 <NRF70_RunFullTest+0x92>
        result->rdsr1_ok = true;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	709a      	strb	r2, [r3, #2]
        result->rpu_awake = (result->rdsr1_value & NRF70_RPU_AWAKE_BIT) != 0;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	799b      	ldrb	r3, [r3, #6]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	bf14      	ite	ne
 800311a:	2301      	movne	r3, #1
 800311c:	2300      	moveq	r3, #0
 800311e:	b2da      	uxtb	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	711a      	strb	r2, [r3, #4]
 8003124:	e002      	b.n	800312c <NRF70_RunFullTest+0x98>
    } else {
        result->error_code = status;
 8003126:	7bfa      	ldrb	r2, [r7, #15]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	609a      	str	r2, [r3, #8]
    }

    // Test 3: RDSR2 
    status = NRF70_ReadSR2(&result->rdsr2_value);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	3307      	adds	r3, #7
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff ff8b 	bl	800304c <NRF70_ReadSR2>
 8003136:	4603      	mov	r3, r0
 8003138:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800313a:	7bfb      	ldrb	r3, [r7, #15]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d103      	bne.n	8003148 <NRF70_RunFullTest+0xb4>
        result->rdsr2_ok = true;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	70da      	strb	r2, [r3, #3]
 8003146:	e002      	b.n	800314e <NRF70_RunFullTest+0xba>
    } else {
        result->error_code = status;
 8003148:	7bfa      	ldrb	r2, [r7, #15]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	609a      	str	r2, [r3, #8]
    }

    // Test 4: WRSR2 /  (Echo Test)
    // 0xAA     
    uint8_t test_pattern = 0xAA;
 800314e:	23aa      	movs	r3, #170	@ 0xaa
 8003150:	73bb      	strb	r3, [r7, #14]
    uint8_t read_back = 0;
 8003152:	2300      	movs	r3, #0
 8003154:	737b      	strb	r3, [r7, #13]

    status = NRF70_WriteSR2(test_pattern);
 8003156:	7bbb      	ldrb	r3, [r7, #14]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff ff8a 	bl	8003072 <NRF70_WriteSR2>
 800315e:	4603      	mov	r3, r0
 8003160:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10b      	bne.n	8003180 <NRF70_RunFullTest+0xec>
        HAL_Delay(1);  //   
 8003168:	2001      	movs	r0, #1
 800316a:	f002 fcab 	bl	8005ac4 <HAL_Delay>
        status = NRF70_ReadSR2(&read_back);
 800316e:	f107 030d 	add.w	r3, r7, #13
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff ff6a 	bl	800304c <NRF70_ReadSR2>
 8003178:	4603      	mov	r3, r0
 800317a:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK && read_back == test_pattern) {
 800317c:	7bfb      	ldrb	r3, [r7, #15]
 800317e:	2b00      	cmp	r3, #0
            // Echo  !
        }
    }

    //    
    return (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	785b      	ldrb	r3, [r3, #1]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d009      	beq.n	800319c <NRF70_RunFullTest+0x108>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	789b      	ldrb	r3, [r3, #2]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d005      	beq.n	800319c <NRF70_RunFullTest+0x108>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	78db      	ldrb	r3, [r3, #3]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <NRF70_RunFullTest+0x108>
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <NRF70_RunFullTest+0x10a>
 800319c:	2300      	movs	r3, #0
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	b2db      	uxtb	r3, r3
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	2400272c 	.word	0x2400272c

080031b0 <NRF70_PrintTestResult>:

void NRF70_PrintTestResult(const NRF70_TestResult_t *result)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d06c      	beq.n	8003298 <NRF70_PrintTestResult+0xe8>
        return;
    }

    printf("\r\n========== nRF7002 (WM02C) Test Result ==========\r\n");
 80031be:	4838      	ldr	r0, [pc, #224]	@ (80032a0 <NRF70_PrintTestResult+0xf0>)
 80031c0:	f017 fb30 	bl	801a824 <puts>
    printf("QSPI Init:    %s\r\n", result->qspi_init_ok ? "OK" : "FAIL");
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <NRF70_PrintTestResult+0x20>
 80031cc:	4b35      	ldr	r3, [pc, #212]	@ (80032a4 <NRF70_PrintTestResult+0xf4>)
 80031ce:	e000      	b.n	80031d2 <NRF70_PrintTestResult+0x22>
 80031d0:	4b35      	ldr	r3, [pc, #212]	@ (80032a8 <NRF70_PrintTestResult+0xf8>)
 80031d2:	4619      	mov	r1, r3
 80031d4:	4835      	ldr	r0, [pc, #212]	@ (80032ac <NRF70_PrintTestResult+0xfc>)
 80031d6:	f017 fabd 	bl	801a754 <iprintf>
    printf("RDSR0:        %s (0x%02X)\r\n", result->rdsr0_ok ? "OK" : "FAIL", result->rdsr0_value);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	785b      	ldrb	r3, [r3, #1]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <NRF70_PrintTestResult+0x36>
 80031e2:	4930      	ldr	r1, [pc, #192]	@ (80032a4 <NRF70_PrintTestResult+0xf4>)
 80031e4:	e000      	b.n	80031e8 <NRF70_PrintTestResult+0x38>
 80031e6:	4930      	ldr	r1, [pc, #192]	@ (80032a8 <NRF70_PrintTestResult+0xf8>)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	795b      	ldrb	r3, [r3, #5]
 80031ec:	461a      	mov	r2, r3
 80031ee:	4830      	ldr	r0, [pc, #192]	@ (80032b0 <NRF70_PrintTestResult+0x100>)
 80031f0:	f017 fab0 	bl	801a754 <iprintf>
    printf("RDSR1:        %s (0x%02X)\r\n", result->rdsr1_ok ? "OK" : "FAIL", result->rdsr1_value);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	789b      	ldrb	r3, [r3, #2]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <NRF70_PrintTestResult+0x50>
 80031fc:	4929      	ldr	r1, [pc, #164]	@ (80032a4 <NRF70_PrintTestResult+0xf4>)
 80031fe:	e000      	b.n	8003202 <NRF70_PrintTestResult+0x52>
 8003200:	4929      	ldr	r1, [pc, #164]	@ (80032a8 <NRF70_PrintTestResult+0xf8>)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	799b      	ldrb	r3, [r3, #6]
 8003206:	461a      	mov	r2, r3
 8003208:	482a      	ldr	r0, [pc, #168]	@ (80032b4 <NRF70_PrintTestResult+0x104>)
 800320a:	f017 faa3 	bl	801a754 <iprintf>
    printf("RDSR2:        %s (0x%02X)\r\n", result->rdsr2_ok ? "OK" : "FAIL", result->rdsr2_value);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	78db      	ldrb	r3, [r3, #3]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <NRF70_PrintTestResult+0x6a>
 8003216:	4923      	ldr	r1, [pc, #140]	@ (80032a4 <NRF70_PrintTestResult+0xf4>)
 8003218:	e000      	b.n	800321c <NRF70_PrintTestResult+0x6c>
 800321a:	4923      	ldr	r1, [pc, #140]	@ (80032a8 <NRF70_PrintTestResult+0xf8>)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	79db      	ldrb	r3, [r3, #7]
 8003220:	461a      	mov	r2, r3
 8003222:	4825      	ldr	r0, [pc, #148]	@ (80032b8 <NRF70_PrintTestResult+0x108>)
 8003224:	f017 fa96 	bl	801a754 <iprintf>
    printf("RPU Awake:    %s\r\n", result->rpu_awake ? "YES" : "NO");
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	791b      	ldrb	r3, [r3, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <NRF70_PrintTestResult+0x84>
 8003230:	4b22      	ldr	r3, [pc, #136]	@ (80032bc <NRF70_PrintTestResult+0x10c>)
 8003232:	e000      	b.n	8003236 <NRF70_PrintTestResult+0x86>
 8003234:	4b22      	ldr	r3, [pc, #136]	@ (80032c0 <NRF70_PrintTestResult+0x110>)
 8003236:	4619      	mov	r1, r3
 8003238:	4822      	ldr	r0, [pc, #136]	@ (80032c4 <NRF70_PrintTestResult+0x114>)
 800323a:	f017 fa8b 	bl	801a754 <iprintf>

    if (result->error_code != 0) {
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d005      	beq.n	8003252 <NRF70_PrintTestResult+0xa2>
        printf("Error Code:   0x%08lX\r\n", result->error_code);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	4619      	mov	r1, r3
 800324c:	481e      	ldr	r0, [pc, #120]	@ (80032c8 <NRF70_PrintTestResult+0x118>)
 800324e:	f017 fa81 	bl	801a754 <iprintf>
    }

    //  
    if (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok) {
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	785b      	ldrb	r3, [r3, #1]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d017      	beq.n	800328a <NRF70_PrintTestResult+0xda>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	789b      	ldrb	r3, [r3, #2]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d013      	beq.n	800328a <NRF70_PrintTestResult+0xda>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	78db      	ldrb	r3, [r3, #3]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00f      	beq.n	800328a <NRF70_PrintTestResult+0xda>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	795b      	ldrb	r3, [r3, #5]
 800326e:	2bff      	cmp	r3, #255	@ 0xff
 8003270:	d007      	beq.n	8003282 <NRF70_PrintTestResult+0xd2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	795b      	ldrb	r3, [r3, #5]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <NRF70_PrintTestResult+0xd2>
            printf("\r\n>>> nRF7002 ALIVE! Hardware OK! <<<\r\n");
 800327a:	4814      	ldr	r0, [pc, #80]	@ (80032cc <NRF70_PrintTestResult+0x11c>)
 800327c:	f017 fad2 	bl	801a824 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003280:	e006      	b.n	8003290 <NRF70_PrintTestResult+0xe0>
        } else {
            printf("\r\n>>> WARNING: Read all 0x00 or 0xFF - Check wiring <<<\r\n");
 8003282:	4813      	ldr	r0, [pc, #76]	@ (80032d0 <NRF70_PrintTestResult+0x120>)
 8003284:	f017 face 	bl	801a824 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003288:	e002      	b.n	8003290 <NRF70_PrintTestResult+0xe0>
        }
    } else {
        printf("\r\n>>> FAIL: QSPI communication error <<<\r\n");
 800328a:	4812      	ldr	r0, [pc, #72]	@ (80032d4 <NRF70_PrintTestResult+0x124>)
 800328c:	f017 faca 	bl	801a824 <puts>
    }
    printf("=================================================\r\n");
 8003290:	4811      	ldr	r0, [pc, #68]	@ (80032d8 <NRF70_PrintTestResult+0x128>)
 8003292:	f017 fac7 	bl	801a824 <puts>
 8003296:	e000      	b.n	800329a <NRF70_PrintTestResult+0xea>
        return;
 8003298:	bf00      	nop
}
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	0801ed58 	.word	0x0801ed58
 80032a4:	0801ed90 	.word	0x0801ed90
 80032a8:	0801ed94 	.word	0x0801ed94
 80032ac:	0801ed9c 	.word	0x0801ed9c
 80032b0:	0801edb0 	.word	0x0801edb0
 80032b4:	0801edcc 	.word	0x0801edcc
 80032b8:	0801ede8 	.word	0x0801ede8
 80032bc:	0801ee04 	.word	0x0801ee04
 80032c0:	0801ee08 	.word	0x0801ee08
 80032c4:	0801ee0c 	.word	0x0801ee0c
 80032c8:	0801ee20 	.word	0x0801ee20
 80032cc:	0801ee38 	.word	0x0801ee38
 80032d0:	0801ee60 	.word	0x0801ee60
 80032d4:	0801ee9c 	.word	0x0801ee9c
 80032d8:	0801eec8 	.word	0x0801eec8

080032dc <NRF70_SendCommand>:
/**
 * @brief OCTOSPI  nRF7002     
 * @note nRF7002  SPI  1-line  
 */
static HAL_StatusTypeDef NRF70_SendCommand(uint8_t cmd, uint8_t *rx_data, uint32_t rx_len)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b09a      	sub	sp, #104	@ 0x68
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || rx_data == NULL) {
 80032ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003398 <NRF70_SendCommand+0xbc>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <NRF70_SendCommand+0x1c>
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <NRF70_SendCommand+0x20>
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e048      	b.n	800338e <NRF70_SendCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 80032fc:	f107 0314 	add.w	r3, r7, #20
 8003300:	2250      	movs	r2, #80	@ 0x50
 8003302:	2100      	movs	r1, #0
 8003304:	4618      	mov	r0, r3
 8003306:	f017 fceb 	bl	801ace0 <memset>

    // nRF7002 SPI  
    //  1-line SPI  
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800330a:	2300      	movs	r3, #0
 800330c:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800330e:	2300      	movs	r3, #0
 8003310:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 8003312:	7bfb      	ldrb	r3, [r7, #15]
 8003314:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8003316:	2301      	movs	r3, #1
 8003318:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800331a:	2300      	movs	r3, #0
 800331c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800331e:	2300      	movs	r3, #0
 8003320:	62bb      	str	r3, [r7, #40]	@ 0x28

    //   (Status Register   )
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8003322:	2300      	movs	r3, #0
 8003324:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8003326:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800332a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800332c:	2300      	movs	r3, #0
 800332e:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Alternate bytes 
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8003330:	2300      	movs	r3, #0
 8003332:	643b      	str	r3, [r7, #64]	@ 0x40

    //    (Status Register )
    sCommand.DummyCycles        = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	65bb      	str	r3, [r7, #88]	@ 0x58

    //  
    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8003338:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800333c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800333e:	2300      	movs	r3, #0
 8003340:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = rx_len;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8003346:	2300      	movs	r3, #0
 8003348:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800334a:	2300      	movs	r3, #0
 800334c:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800334e:	4b12      	ldr	r3, [pc, #72]	@ (8003398 <NRF70_SendCommand+0xbc>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f107 0114 	add.w	r1, r7, #20
 8003356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800335a:	4618      	mov	r0, r3
 800335c:	f009 ff36 	bl	800d1cc <HAL_OSPI_Command>
 8003360:	4603      	mov	r3, r0
 8003362:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 8003366:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <NRF70_SendCommand+0x98>
        return status;
 800336e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003372:	e00c      	b.n	800338e <NRF70_SendCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Receive(nrf70_hospi, rx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003374:	4b08      	ldr	r3, [pc, #32]	@ (8003398 <NRF70_SendCommand+0xbc>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800337c:	68b9      	ldr	r1, [r7, #8]
 800337e:	4618      	mov	r0, r3
 8003380:	f00a f824 	bl	800d3cc <HAL_OSPI_Receive>
 8003384:	4603      	mov	r3, r0
 8003386:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 800338a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800338e:	4618      	mov	r0, r3
 8003390:	3768      	adds	r7, #104	@ 0x68
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2400272c 	.word	0x2400272c

0800339c <NRF70_WriteCommand>:

/**
 * @brief OCTOSPI  nRF7002   
 */
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b09a      	sub	sp, #104	@ 0x68
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
 80033a8:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || tx_data == NULL) {
 80033aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003458 <NRF70_WriteCommand+0xbc>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <NRF70_WriteCommand+0x1c>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <NRF70_WriteCommand+0x20>
        return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e048      	b.n	800344e <NRF70_WriteCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 80033bc:	f107 0314 	add.w	r3, r7, #20
 80033c0:	2250      	movs	r2, #80	@ 0x50
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f017 fc8b 	bl	801ace0 <memset>

    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80033ca:	2300      	movs	r3, #0
 80033cc:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80033d6:	2301      	movs	r3, #1
 80033d8:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80033da:	2300      	movs	r3, #0
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80033de:	2300      	movs	r3, #0
 80033e0:	62bb      	str	r3, [r7, #40]	@ 0x28

    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80033e2:	2300      	movs	r3, #0
 80033e4:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80033e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033ea:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80033ec:	2300      	movs	r3, #0
 80033ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80033f0:	2300      	movs	r3, #0
 80033f2:	643b      	str	r3, [r7, #64]	@ 0x40

    sCommand.DummyCycles        = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	65bb      	str	r3, [r7, #88]	@ 0x58

    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80033f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80033fe:	2300      	movs	r3, #0
 8003400:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = tx_len;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8003406:	2300      	movs	r3, #0
 8003408:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800340a:	2300      	movs	r3, #0
 800340c:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800340e:	4b12      	ldr	r3, [pc, #72]	@ (8003458 <NRF70_WriteCommand+0xbc>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f107 0114 	add.w	r1, r7, #20
 8003416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341a:	4618      	mov	r0, r3
 800341c:	f009 fed6 	bl	800d1cc <HAL_OSPI_Command>
 8003420:	4603      	mov	r3, r0
 8003422:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 8003426:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <NRF70_WriteCommand+0x98>
        return status;
 800342e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003432:	e00c      	b.n	800344e <NRF70_WriteCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Transmit(nrf70_hospi, tx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003434:	4b08      	ldr	r3, [pc, #32]	@ (8003458 <NRF70_WriteCommand+0xbc>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800343c:	68b9      	ldr	r1, [r7, #8]
 800343e:	4618      	mov	r0, r3
 8003440:	f009 ff51 	bl	800d2e6 <HAL_OSPI_Transmit>
 8003444:	4603      	mov	r3, r0
 8003446:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 800344a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800344e:	4618      	mov	r0, r3
 8003450:	3768      	adds	r7, #104	@ 0x68
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	2400272c 	.word	0x2400272c

0800345c <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8003462:	463b      	mov	r3, r7
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	605a      	str	r2, [r3, #4]
 800346a:	609a      	str	r2, [r3, #8]
 800346c:	60da      	str	r2, [r3, #12]
 800346e:	611a      	str	r2, [r3, #16]
 8003470:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8003472:	4b27      	ldr	r3, [pc, #156]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 8003474:	4a27      	ldr	r2, [pc, #156]	@ (8003514 <MX_OCTOSPI1_Init+0xb8>)
 8003476:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8003478:	4b25      	ldr	r3, [pc, #148]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 800347a:	2201      	movs	r2, #1
 800347c:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800347e:	4b24      	ldr	r3, [pc, #144]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 8003480:	2200      	movs	r2, #0
 8003482:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8003484:	4b22      	ldr	r3, [pc, #136]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 8003486:	2200      	movs	r2, #0
 8003488:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800348a:	4b21      	ldr	r3, [pc, #132]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 800348c:	2220      	movs	r2, #32
 800348e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8003490:	4b1f      	ldr	r3, [pc, #124]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 8003492:	2201      	movs	r2, #1
 8003494:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8003496:	4b1e      	ldr	r3, [pc, #120]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 8003498:	2200      	movs	r2, #0
 800349a:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800349c:	4b1c      	ldr	r3, [pc, #112]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 800349e:	2200      	movs	r2, #0
 80034a0:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 80034a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 80034a8:	4b19      	ldr	r3, [pc, #100]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034aa:	2201      	movs	r2, #1
 80034ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80034ae:	4b18      	ldr	r3, [pc, #96]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80034b4:	4b16      	ldr	r3, [pc, #88]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 80034ba:	4b15      	ldr	r3, [pc, #84]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80034c0:	4b13      	ldr	r3, [pc, #76]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034c2:	2208      	movs	r2, #8
 80034c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 80034c6:	4b12      	ldr	r3, [pc, #72]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 80034cc:	4b10      	ldr	r3, [pc, #64]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80034d2:	480f      	ldr	r0, [pc, #60]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034d4:	f009 fc7c 	bl	800cdd0 <HAL_OSPI_Init>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 80034de:	f7ff fd65 	bl	8002fac <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 80034e2:	2301      	movs	r3, #1
 80034e4:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 80034e6:	2301      	movs	r3, #1
 80034e8:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80034ea:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80034ee:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80034f0:	463b      	mov	r3, r7
 80034f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f6:	4619      	mov	r1, r3
 80034f8:	4805      	ldr	r0, [pc, #20]	@ (8003510 <MX_OCTOSPI1_Init+0xb4>)
 80034fa:	f00a f869 	bl	800d5d0 <HAL_OSPIM_Config>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8003504:	f7ff fd52 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8003508:	bf00      	nop
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	24002730 	.word	0x24002730
 8003514:	52005000 	.word	0x52005000

08003518 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b0ba      	sub	sp, #232	@ 0xe8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003520:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003524:	2200      	movs	r2, #0
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	605a      	str	r2, [r3, #4]
 800352a:	609a      	str	r2, [r3, #8]
 800352c:	60da      	str	r2, [r3, #12]
 800352e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003530:	f107 0318 	add.w	r3, r7, #24
 8003534:	22b8      	movs	r2, #184	@ 0xb8
 8003536:	2100      	movs	r1, #0
 8003538:	4618      	mov	r0, r3
 800353a:	f017 fbd1 	bl	801ace0 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a59      	ldr	r2, [pc, #356]	@ (80036a8 <HAL_OSPI_MspInit+0x190>)
 8003544:	4293      	cmp	r3, r2
 8003546:	f040 80ab 	bne.w	80036a0 <HAL_OSPI_MspInit+0x188>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800354a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800354e:	f04f 0300 	mov.w	r3, #0
 8003552:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 8003556:	2300      	movs	r3, #0
 8003558:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800355a:	f107 0318 	add.w	r3, r7, #24
 800355e:	4618      	mov	r0, r3
 8003560:	f00b ffcc 	bl	800f4fc <HAL_RCCEx_PeriphCLKConfig>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_OSPI_MspInit+0x56>
    {
      Error_Handler();
 800356a:	f7ff fd1f 	bl	8002fac <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 800356e:	4b4f      	ldr	r3, [pc, #316]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 8003570:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003574:	4a4d      	ldr	r2, [pc, #308]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 8003576:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800357a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800357e:	4b4b      	ldr	r3, [pc, #300]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 8003580:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800358c:	4b47      	ldr	r3, [pc, #284]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 800358e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003592:	4a46      	ldr	r2, [pc, #280]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 8003594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003598:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800359c:	4b43      	ldr	r3, [pc, #268]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 800359e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035a6:	613b      	str	r3, [r7, #16]
 80035a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	4b40      	ldr	r3, [pc, #256]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 80035ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035b0:	4a3e      	ldr	r2, [pc, #248]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 80035b2:	f043 0301 	orr.w	r3, r3, #1
 80035b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035ba:	4b3c      	ldr	r3, [pc, #240]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 80035bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035c8:	4b38      	ldr	r3, [pc, #224]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 80035ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035ce:	4a37      	ldr	r2, [pc, #220]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 80035d0:	f043 0302 	orr.w	r3, r3, #2
 80035d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035d8:	4b34      	ldr	r3, [pc, #208]	@ (80036ac <HAL_OSPI_MspInit+0x194>)
 80035da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	60bb      	str	r3, [r7, #8]
 80035e4:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PB2     ------> OCTOSPIM_P1_CLK
    PB10     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80035e6:	2340      	movs	r3, #64	@ 0x40
 80035e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ec:	2302      	movs	r3, #2
 80035ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f2:	2300      	movs	r3, #0
 80035f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f8:	2303      	movs	r3, #3
 80035fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 80035fe:	2306      	movs	r3, #6
 8003600:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003604:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003608:	4619      	mov	r1, r3
 800360a:	4829      	ldr	r0, [pc, #164]	@ (80036b0 <HAL_OSPI_MspInit+0x198>)
 800360c:	f008 fb96 	bl	800bd3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003610:	2380      	movs	r3, #128	@ 0x80
 8003612:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003616:	2302      	movs	r3, #2
 8003618:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361c:	2300      	movs	r3, #0
 800361e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003622:	2303      	movs	r3, #3
 8003624:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8003628:	230a      	movs	r3, #10
 800362a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800362e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003632:	4619      	mov	r1, r3
 8003634:	481e      	ldr	r0, [pc, #120]	@ (80036b0 <HAL_OSPI_MspInit+0x198>)
 8003636:	f008 fb81 	bl	800bd3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800363a:	2303      	movs	r3, #3
 800363c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003640:	2302      	movs	r3, #2
 8003642:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003646:	2300      	movs	r3, #0
 8003648:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800364c:	2303      	movs	r3, #3
 800364e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 8003652:	2304      	movs	r3, #4
 8003654:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003658:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800365c:	4619      	mov	r1, r3
 800365e:	4815      	ldr	r0, [pc, #84]	@ (80036b4 <HAL_OSPI_MspInit+0x19c>)
 8003660:	f008 fb6c 	bl	800bd3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8003664:	f240 4304 	movw	r3, #1028	@ 0x404
 8003668:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366c:	2302      	movs	r3, #2
 800366e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003672:	2300      	movs	r3, #0
 8003674:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003678:	2303      	movs	r3, #3
 800367a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 800367e:	2309      	movs	r3, #9
 8003680:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003684:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003688:	4619      	mov	r1, r3
 800368a:	480a      	ldr	r0, [pc, #40]	@ (80036b4 <HAL_OSPI_MspInit+0x19c>)
 800368c:	f008 fb56 	bl	800bd3c <HAL_GPIO_Init>

    /* OCTOSPI1 interrupt Init */
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 5, 0);
 8003690:	2200      	movs	r2, #0
 8003692:	2105      	movs	r1, #5
 8003694:	205c      	movs	r0, #92	@ 0x5c
 8003696:	f004 fb57 	bl	8007d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 800369a:	205c      	movs	r0, #92	@ 0x5c
 800369c:	f004 fb6e 	bl	8007d7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80036a0:	bf00      	nop
 80036a2:	37e8      	adds	r7, #232	@ 0xe8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	52005000 	.word	0x52005000
 80036ac:	58024400 	.word	0x58024400
 80036b0:	58020000 	.word	0x58020000
 80036b4:	58020400 	.word	0x58020400

080036b8 <Sensor_Init>:
static float apply_moving_average_filter(uint8_t ch, float new_temp);

/* ========== Public Functions ========== */

void Sensor_Init(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
    memset(&sensor_data, 0, sizeof(SensorData_t));
 80036be:	228c      	movs	r2, #140	@ 0x8c
 80036c0:	2100      	movs	r1, #0
 80036c2:	481c      	ldr	r0, [pc, #112]	@ (8003734 <Sensor_Init+0x7c>)
 80036c4:	f017 fb0c 	bl	801ace0 <memset>

    //     ( )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80036c8:	2300      	movs	r3, #0
 80036ca:	71fb      	strb	r3, [r7, #7]
 80036cc:	e008      	b.n	80036e0 <Sensor_Init+0x28>
        sensor_data.adc.sensor_fault[i] = 0;
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	4a18      	ldr	r2, [pc, #96]	@ (8003734 <Sensor_Init+0x7c>)
 80036d2:	4413      	add	r3, r2
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	3301      	adds	r3, #1
 80036de:	71fb      	strb	r3, [r7, #7]
 80036e0:	79fb      	ldrb	r3, [r7, #7]
 80036e2:	2b05      	cmp	r3, #5
 80036e4:	d9f3      	bls.n	80036ce <Sensor_Init+0x16>
    }

    //    
    memset(temp_filter_buffer, 0, sizeof(temp_filter_buffer));
 80036e6:	2260      	movs	r2, #96	@ 0x60
 80036e8:	2100      	movs	r1, #0
 80036ea:	4813      	ldr	r0, [pc, #76]	@ (8003738 <Sensor_Init+0x80>)
 80036ec:	f017 faf8 	bl	801ace0 <memset>
    memset(temp_filter_index, 0, sizeof(temp_filter_index));
 80036f0:	2206      	movs	r2, #6
 80036f2:	2100      	movs	r1, #0
 80036f4:	4811      	ldr	r0, [pc, #68]	@ (800373c <Sensor_Init+0x84>)
 80036f6:	f017 faf3 	bl	801ace0 <memset>
    memset(temp_filter_filled, 0, sizeof(temp_filter_filled));
 80036fa:	2206      	movs	r2, #6
 80036fc:	2100      	movs	r1, #0
 80036fe:	4810      	ldr	r0, [pc, #64]	@ (8003740 <Sensor_Init+0x88>)
 8003700:	f017 faee 	bl	801ace0 <memset>
    memset(temp_last_valid, 0, sizeof(temp_last_valid));
 8003704:	2218      	movs	r2, #24
 8003706:	2100      	movs	r1, #0
 8003708:	480e      	ldr	r0, [pc, #56]	@ (8003744 <Sensor_Init+0x8c>)
 800370a:	f017 fae9 	bl	801ace0 <memset>

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 800370e:	f002 f9cd 	bl	8005aac <HAL_GetTick>
 8003712:	4603      	mov	r3, r0
 8003714:	4a07      	ldr	r2, [pc, #28]	@ (8003734 <Sensor_Init+0x7c>)
 8003716:	6393      	str	r3, [r2, #56]	@ 0x38
    sensor_data.adc.timestamp = HAL_GetTick();
 8003718:	f002 f9c8 	bl	8005aac <HAL_GetTick>
 800371c:	4603      	mov	r3, r0
 800371e:	4a05      	ldr	r2, [pc, #20]	@ (8003734 <Sensor_Init+0x7c>)
 8003720:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count = 0;
 8003724:	4b03      	ldr	r3, [pc, #12]	@ (8003734 <Sensor_Init+0x7c>)
 8003726:	2200      	movs	r2, #0
 8003728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800372c:	bf00      	nop
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	2400278c 	.word	0x2400278c
 8003738:	24002818 	.word	0x24002818
 800373c:	24002878 	.word	0x24002878
 8003740:	24002880 	.word	0x24002880
 8003744:	24002888 	.word	0x24002888

08003748 <Sensor_UpdateCAN>:
 * @brief CAN   
 * @note ISR(FDCAN RX)  - mutex  
 * @note []   
 */
int32_t Sensor_UpdateCAN(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8003748:	b590      	push	{r4, r7, lr}
 800374a:	b08d      	sub	sp, #52	@ 0x34
 800374c:	af02      	add	r7, sp, #8
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
    if (rx_header == NULL || rx_data == NULL) {
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d002      	beq.n	800375e <Sensor_UpdateCAN+0x16>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10a      	bne.n	8003774 <Sensor_UpdateCAN+0x2c>
        REPORT_ERROR_MSG("NULL pointer");
 800375e:	4b7d      	ldr	r3, [pc, #500]	@ (8003954 <Sensor_UpdateCAN+0x20c>)
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	2300      	movs	r3, #0
 8003764:	223d      	movs	r2, #61	@ 0x3d
 8003766:	497c      	ldr	r1, [pc, #496]	@ (8003958 <Sensor_UpdateCAN+0x210>)
 8003768:	487c      	ldr	r0, [pc, #496]	@ (800395c <Sensor_UpdateCAN+0x214>)
 800376a:	f7fe f95f 	bl	8001a2c <ReportError>
        return -1;
 800376e:	f04f 33ff 	mov.w	r3, #4294967295
 8003772:	e0eb      	b.n	800394c <Sensor_UpdateCAN+0x204>
    }

    //    (8 )
    if (rx_header->DataLength != FDCAN_DLC_BYTES_8) {
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b08      	cmp	r3, #8
 800377a:	d00a      	beq.n	8003792 <Sensor_UpdateCAN+0x4a>
        REPORT_ERROR_MSG("Invalid CAN data length");
 800377c:	4b78      	ldr	r3, [pc, #480]	@ (8003960 <Sensor_UpdateCAN+0x218>)
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	2300      	movs	r3, #0
 8003782:	2243      	movs	r2, #67	@ 0x43
 8003784:	4974      	ldr	r1, [pc, #464]	@ (8003958 <Sensor_UpdateCAN+0x210>)
 8003786:	4875      	ldr	r0, [pc, #468]	@ (800395c <Sensor_UpdateCAN+0x214>)
 8003788:	f7fe f950 	bl	8001a2c <ReportError>
        return -1;
 800378c:	f04f 33ff 	mov.w	r3, #4294967295
 8003790:	e0dc      	b.n	800394c <Sensor_UpdateCAN+0x204>
    }

    uint32_t can_id = rx_header->Identifier;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003798:	f3ef 8310 	mrs	r3, PRIMASK
 800379c:	61bb      	str	r3, [r7, #24]
  return(result);
 800379e:	69bb      	ldr	r3, [r7, #24]

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 80037a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80037a2:	b672      	cpsid	i
}
 80037a4:	bf00      	nop
    __disable_irq();

    // 0x100~0x10F   (CAN1)
    if (can_id >= 0x100 && can_id <= 0x10F) {
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	2bff      	cmp	r3, #255	@ 0xff
 80037aa:	d928      	bls.n	80037fe <Sensor_UpdateCAN+0xb6>
 80037ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ae:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80037b2:	d224      	bcs.n	80037fe <Sensor_UpdateCAN+0xb6>
        uint8_t idx = can_id - 0x100;  // 0~15 
 80037b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b6:	77fb      	strb	r3, [r7, #31]
        sensor_data.can.displacement[idx] = u16le(&rx_data[0]);
 80037b8:	7ffc      	ldrb	r4, [r7, #31]
 80037ba:	6838      	ldr	r0, [r7, #0]
 80037bc:	f000 f990 	bl	8003ae0 <u16le>
 80037c0:	4603      	mov	r3, r0
 80037c2:	4619      	mov	r1, r3
 80037c4:	4a67      	ldr	r2, [pc, #412]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80037c6:	f104 030c 	add.w	r3, r4, #12
 80037ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        sensor_data.can.displacement_valid_flag |= (1U << idx);
 80037ce:	4b65      	ldr	r3, [pc, #404]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80037d0:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80037d2:	7ffb      	ldrb	r3, [r7, #31]
 80037d4:	2101      	movs	r1, #1
 80037d6:	fa01 f303 	lsl.w	r3, r1, r3
 80037da:	b29b      	uxth	r3, r3
 80037dc:	4313      	orrs	r3, r2
 80037de:	b29a      	uxth	r2, r3
 80037e0:	4b60      	ldr	r3, [pc, #384]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80037e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        sensor_data.can.timestamp = HAL_GetTick();
 80037e4:	f002 f962 	bl	8005aac <HAL_GetTick>
 80037e8:	4603      	mov	r3, r0
 80037ea:	4a5e      	ldr	r2, [pc, #376]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80037ec:	6393      	str	r3, [r2, #56]	@ 0x38
 80037ee:	6a3b      	ldr	r3, [r7, #32]
 80037f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f383 8810 	msr	PRIMASK, r3
}
 80037f8:	bf00      	nop
        __set_PRIMASK(primask);
        return 0;
 80037fa:	2300      	movs	r3, #0
 80037fc:	e0a6      	b.n	800394c <Sensor_UpdateCAN+0x204>
    }

    //   (CAN2)
    switch (can_id) {
 80037fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003800:	2b03      	cmp	r3, #3
 8003802:	d062      	beq.n	80038ca <Sensor_UpdateCAN+0x182>
 8003804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003806:	2b03      	cmp	r3, #3
 8003808:	f200 808b 	bhi.w	8003922 <Sensor_UpdateCAN+0x1da>
 800380c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380e:	2b01      	cmp	r3, #1
 8003810:	d003      	beq.n	800381a <Sensor_UpdateCAN+0xd2>
 8003812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003814:	2b02      	cmp	r3, #2
 8003816:	d02c      	beq.n	8003872 <Sensor_UpdateCAN+0x12a>
 8003818:	e083      	b.n	8003922 <Sensor_UpdateCAN+0x1da>
        case CAN_ID_PWR_FOREARM:
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 800381a:	6838      	ldr	r0, [r7, #0]
 800381c:	f000 f960 	bl	8003ae0 <u16le>
 8003820:	4603      	mov	r3, r0
 8003822:	461a      	mov	r2, r3
 8003824:	4b4f      	ldr	r3, [pc, #316]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 8003826:	811a      	strh	r2, [r3, #8]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_L]     = u16le(&rx_data[2]);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	3302      	adds	r3, #2
 800382c:	4618      	mov	r0, r3
 800382e:	f000 f957 	bl	8003ae0 <u16le>
 8003832:	4603      	mov	r3, r0
 8003834:	461a      	mov	r2, r3
 8003836:	4b4b      	ldr	r3, [pc, #300]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 8003838:	801a      	strh	r2, [r3, #0]
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_R] = u16le(&rx_data[4]);
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	3304      	adds	r3, #4
 800383e:	4618      	mov	r0, r3
 8003840:	f000 f94e 	bl	8003ae0 <u16le>
 8003844:	4603      	mov	r3, r0
 8003846:	461a      	mov	r2, r3
 8003848:	4b46      	ldr	r3, [pc, #280]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800384a:	815a      	strh	r2, [r3, #10]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_R]     = u16le(&rx_data[6]);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	3306      	adds	r3, #6
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f945 	bl	8003ae0 <u16le>
 8003856:	4603      	mov	r3, r0
 8003858:	461a      	mov	r2, r3
 800385a:	4b42      	ldr	r3, [pc, #264]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800385c:	805a      	strh	r2, [r3, #2]
            sensor_data.can.valid_flag |= (1U << 0);
 800385e:	4b41      	ldr	r3, [pc, #260]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 8003860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	b2da      	uxtb	r2, r3
 800386a:	4b3e      	ldr	r3, [pc, #248]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003870:	e060      	b.n	8003934 <Sensor_UpdateCAN+0x1ec>

        case CAN_ID_PWR_BICEPS:
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_L] = u16le(&rx_data[0]);
 8003872:	6838      	ldr	r0, [r7, #0]
 8003874:	f000 f934 	bl	8003ae0 <u16le>
 8003878:	4603      	mov	r3, r0
 800387a:	461a      	mov	r2, r3
 800387c:	4b39      	ldr	r3, [pc, #228]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800387e:	819a      	strh	r2, [r3, #12]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_L]     = u16le(&rx_data[2]);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	3302      	adds	r3, #2
 8003884:	4618      	mov	r0, r3
 8003886:	f000 f92b 	bl	8003ae0 <u16le>
 800388a:	4603      	mov	r3, r0
 800388c:	461a      	mov	r2, r3
 800388e:	4b35      	ldr	r3, [pc, #212]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 8003890:	809a      	strh	r2, [r3, #4]
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_R] = u16le(&rx_data[4]);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	3304      	adds	r3, #4
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f922 	bl	8003ae0 <u16le>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	4b30      	ldr	r3, [pc, #192]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038a2:	81da      	strh	r2, [r3, #14]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_R]     = u16le(&rx_data[6]);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	3306      	adds	r3, #6
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 f919 	bl	8003ae0 <u16le>
 80038ae:	4603      	mov	r3, r0
 80038b0:	461a      	mov	r2, r3
 80038b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038b4:	80da      	strh	r2, [r3, #6]
            sensor_data.can.valid_flag |= (1U << 1);
 80038b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038bc:	f043 0302 	orr.w	r3, r3, #2
 80038c0:	b2da      	uxtb	r2, r3
 80038c2:	4b28      	ldr	r3, [pc, #160]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 80038c8:	e034      	b.n	8003934 <Sensor_UpdateCAN+0x1ec>

        case CAN_ID_PWR_CAP:
            sensor_data.can.cap[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 80038ca:	6838      	ldr	r0, [r7, #0]
 80038cc:	f000 f908 	bl	8003ae0 <u16le>
 80038d0:	4603      	mov	r3, r0
 80038d2:	461a      	mov	r2, r3
 80038d4:	4b23      	ldr	r3, [pc, #140]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038d6:	821a      	strh	r2, [r3, #16]
            sensor_data.can.cap[SENSOR_CH_FOREARM_R] = u16le(&rx_data[2]);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	3302      	adds	r3, #2
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 f8ff 	bl	8003ae0 <u16le>
 80038e2:	4603      	mov	r3, r0
 80038e4:	461a      	mov	r2, r3
 80038e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038e8:	825a      	strh	r2, [r3, #18]
            sensor_data.can.cap[SENSOR_CH_BICEPS_L]  = u16le(&rx_data[4]);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	3304      	adds	r3, #4
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 f8f6 	bl	8003ae0 <u16le>
 80038f4:	4603      	mov	r3, r0
 80038f6:	461a      	mov	r2, r3
 80038f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 80038fa:	829a      	strh	r2, [r3, #20]
            sensor_data.can.cap[SENSOR_CH_BICEPS_R]  = u16le(&rx_data[6]);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	3306      	adds	r3, #6
 8003900:	4618      	mov	r0, r3
 8003902:	f000 f8ed 	bl	8003ae0 <u16le>
 8003906:	4603      	mov	r3, r0
 8003908:	461a      	mov	r2, r3
 800390a:	4b16      	ldr	r3, [pc, #88]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800390c:	82da      	strh	r2, [r3, #22]
            sensor_data.can.valid_flag |= (1U << 2);
 800390e:	4b15      	ldr	r3, [pc, #84]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 8003910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003914:	f043 0304 	orr.w	r3, r3, #4
 8003918:	b2da      	uxtb	r2, r3
 800391a:	4b12      	ldr	r3, [pc, #72]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800391c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003920:	e008      	b.n	8003934 <Sensor_UpdateCAN+0x1ec>
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	f383 8810 	msr	PRIMASK, r3
}
 800392c:	bf00      	nop

        default:
            // []    
            __set_PRIMASK(primask);
            return -1;  //    CAN ID
 800392e:	f04f 33ff 	mov.w	r3, #4294967295
 8003932:	e00b      	b.n	800394c <Sensor_UpdateCAN+0x204>
    }

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 8003934:	f002 f8ba 	bl	8005aac <HAL_GetTick>
 8003938:	4603      	mov	r3, r0
 800393a:	4a0a      	ldr	r2, [pc, #40]	@ (8003964 <Sensor_UpdateCAN+0x21c>)
 800393c:	6393      	str	r3, [r2, #56]	@ 0x38
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f383 8810 	msr	PRIMASK, r3
}
 8003948:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);

    return 0;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	372c      	adds	r7, #44	@ 0x2c
 8003950:	46bd      	mov	sp, r7
 8003952:	bd90      	pop	{r4, r7, pc}
 8003954:	0801ef14 	.word	0x0801ef14
 8003958:	0801eefc 	.word	0x0801eefc
 800395c:	0801f308 	.word	0x0801f308
 8003960:	0801ef24 	.word	0x0801ef24
 8003964:	2400278c 	.word	0x2400278c

08003968 <Sensor_UpdateADC>:
 * @brief ADC   
 * @note ISR(DMA Complete)  - mutex  
 * @note []   
 */
void Sensor_UpdateADC(volatile uint16_t *adc_buffer)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b08c      	sub	sp, #48	@ 0x30
 800396c:	af02      	add	r7, sp, #8
 800396e:	6078      	str	r0, [r7, #4]
    if (adc_buffer == NULL) {
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d108      	bne.n	8003988 <Sensor_UpdateADC+0x20>
        REPORT_ERROR_MSG("NULL ADC buffer");
 8003976:	4b3b      	ldr	r3, [pc, #236]	@ (8003a64 <Sensor_UpdateADC+0xfc>)
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	2300      	movs	r3, #0
 800397c:	2288      	movs	r2, #136	@ 0x88
 800397e:	493a      	ldr	r1, [pc, #232]	@ (8003a68 <Sensor_UpdateADC+0x100>)
 8003980:	483a      	ldr	r0, [pc, #232]	@ (8003a6c <Sensor_UpdateADC+0x104>)
 8003982:	f7fe f853 	bl	8001a2c <ReportError>
        return;
 8003986:	e06a      	b.n	8003a5e <Sensor_UpdateADC+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003988:	f3ef 8310 	mrs	r3, PRIMASK
 800398c:	613b      	str	r3, [r7, #16]
  return(result);
 800398e:	693b      	ldr	r3, [r7, #16]
    }

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 8003990:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8003992:	b672      	cpsid	i
}
 8003994:	bf00      	nop
    __disable_irq();

    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003996:	2300      	movs	r3, #0
 8003998:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800399c:	e048      	b.n	8003a30 <Sensor_UpdateADC+0xc8>
        // Raw  
        sensor_data.adc.raw[i] = adc_buffer[i];
 800399e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	441a      	add	r2, r3
 80039a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ac:	8812      	ldrh	r2, [r2, #0]
 80039ae:	b291      	uxth	r1, r2
 80039b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003a70 <Sensor_UpdateADC+0x108>)
 80039b2:	3320      	adds	r3, #32
 80039b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        //   ( )
        float temp_raw = temp_raw_to_celsius(adc_buffer[i]);
 80039b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	4413      	add	r3, r2
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 f8a0 	bl	8003b0c <temp_raw_to_celsius>
 80039cc:	ed87 0a07 	vstr	s0, [r7, #28]
        sensor_data.adc.temp_raw_c[i] = temp_raw;
 80039d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039d4:	4a26      	ldr	r2, [pc, #152]	@ (8003a70 <Sensor_UpdateADC+0x108>)
 80039d6:	3318      	adds	r3, #24
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	3304      	adds	r3, #4
 80039de:	69fa      	ldr	r2, [r7, #28]
 80039e0:	601a      	str	r2, [r3, #0]

        //    (10C   )
        float temp_outlier_filtered = apply_outlier_filter(i, temp_raw);
 80039e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039e6:	ed97 0a07 	vldr	s0, [r7, #28]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 f938 	bl	8003c60 <apply_outlier_filter>
 80039f0:	ed87 0a06 	vstr	s0, [r7, #24]

        //   
        float temp_filtered = apply_moving_average_filter(i, temp_outlier_filtered);
 80039f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039f8:	ed97 0a06 	vldr	s0, [r7, #24]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 f9af 	bl	8003d60 <apply_moving_average_filter>
 8003a02:	ed87 0a05 	vstr	s0, [r7, #20]
        sensor_data.adc.temp_c[i] = temp_filtered;
 8003a06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a0a:	4a19      	ldr	r2, [pc, #100]	@ (8003a70 <Sensor_UpdateADC+0x108>)
 8003a0c:	3312      	adds	r3, #18
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	3304      	adds	r3, #4
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	601a      	str	r2, [r3, #0]

        //    ( )
        check_temp_sensor_fault(i, temp_filtered);
 8003a18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a1c:	ed97 0a05 	vldr	s0, [r7, #20]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f000 f8a3 	bl	8003b6c <check_temp_sensor_fault>
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003a26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003a30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a34:	2b05      	cmp	r3, #5
 8003a36:	d9b2      	bls.n	800399e <Sensor_UpdateADC+0x36>
    }

    //    
    sensor_data.adc.timestamp = HAL_GetTick();
 8003a38:	f002 f838 	bl	8005aac <HAL_GetTick>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003a70 <Sensor_UpdateADC+0x108>)
 8003a40:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count++;
 8003a44:	4b0a      	ldr	r3, [pc, #40]	@ (8003a70 <Sensor_UpdateADC+0x108>)
 8003a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	4a08      	ldr	r2, [pc, #32]	@ (8003a70 <Sensor_UpdateADC+0x108>)
 8003a4e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8003a52:	6a3b      	ldr	r3, [r7, #32]
 8003a54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f383 8810 	msr	PRIMASK, r3
}
 8003a5c:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);
}
 8003a5e:	3728      	adds	r7, #40	@ 0x28
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	0801ef3c 	.word	0x0801ef3c
 8003a68:	0801eefc 	.word	0x0801eefc
 8003a6c:	0801f31c 	.word	0x0801f31c
 8003a70:	2400278c 	.word	0x2400278c

08003a74 <Sensor_GetData>:

const SensorData_t* Sensor_GetData(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
    return &sensor_data;
 8003a78:	4b02      	ldr	r3, [pc, #8]	@ (8003a84 <Sensor_GetData+0x10>)
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	2400278c 	.word	0x2400278c

08003a88 <Sensor_GetTemperature_ISR>:
 * @brief   (ISR-safe , mutex )
 * @note ISR      
 * @warning    
 */
int32_t Sensor_GetTemperature_ISR(uint8_t ch, float *temp_c)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	6039      	str	r1, [r7, #0]
 8003a92:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH || temp_c == NULL) {
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	2b05      	cmp	r3, #5
 8003a98:	d802      	bhi.n	8003aa0 <Sensor_GetTemperature_ISR+0x18>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d102      	bne.n	8003aa6 <Sensor_GetTemperature_ISR+0x1e>
        return -1;
 8003aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa4:	e013      	b.n	8003ace <Sensor_GetTemperature_ISR+0x46>
    }

    if (sensor_data.adc.sensor_fault[ch]) {
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8003adc <Sensor_GetTemperature_ISR+0x54>)
 8003aaa:	4413      	add	r3, r2
 8003aac:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d002      	beq.n	8003aba <Sensor_GetTemperature_ISR+0x32>
        return -1;
 8003ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab8:	e009      	b.n	8003ace <Sensor_GetTemperature_ISR+0x46>
    }

    //   (float 32 -  )
    *temp_c = sensor_data.adc.temp_c[ch];
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	4a07      	ldr	r2, [pc, #28]	@ (8003adc <Sensor_GetTemperature_ISR+0x54>)
 8003abe:	3312      	adds	r3, #18
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4413      	add	r3, r2
 8003ac4:	3304      	adds	r3, #4
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	601a      	str	r2, [r3, #0]
    return 0;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	2400278c 	.word	0x2400278c

08003ae0 <u16le>:

/**
 * @brief Little-Endian 16 
 */
static inline uint16_t u16le(const uint8_t *p)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
    return (uint16_t)p[1] | ((uint16_t)p[0] << 8);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3301      	adds	r3, #1
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	b21a      	sxth	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	b21b      	sxth	r3, r3
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	b21b      	sxth	r3, r3
 8003afa:	4313      	orrs	r3, r2
 8003afc:	b21b      	sxth	r3, r3
 8003afe:	b29b      	uxth	r3, r3
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <temp_raw_to_celsius>:
/**
 * @brief ADC Raw   
 * @details TMP235: V_out = 1.25V + (T_C  5mV/C), ADC 16-bit, Vref=3.3V
 */
static float temp_raw_to_celsius(uint16_t adc_val)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	80fb      	strh	r3, [r7, #6]
    // ADC   (0~65535  0~3.3V)
    float voltage = ((float)adc_val / 65535.0f) * 3.3f;
 8003b16:	88fb      	ldrh	r3, [r7, #6]
 8003b18:	ee07 3a90 	vmov	s15, r3
 8003b1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b20:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003b60 <temp_raw_to_celsius+0x54>
 8003b24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b28:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003b64 <temp_raw_to_celsius+0x58>
 8003b2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b30:	edc7 7a03 	vstr	s15, [r7, #12]

    //   
    float temp_c = (voltage - 1.25f) / 0.005f;
 8003b34:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b38:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 8003b3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003b40:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003b68 <temp_raw_to_celsius+0x5c>
 8003b44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b48:	edc7 7a02 	vstr	s15, [r7, #8]

    return temp_c;
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	ee07 3a90 	vmov	s15, r3
}
 8003b52:	eeb0 0a67 	vmov.f32	s0, s15
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	477fff00 	.word	0x477fff00
 8003b64:	40533333 	.word	0x40533333
 8003b68:	3ba3d70a 	.word	0x3ba3d70a

08003b6c <check_temp_sensor_fault>:
/**
 * @brief    
 * @details : -40C ~ 125C
 */
static void check_temp_sensor_fault(uint8_t ch, float temp)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b0a8      	sub	sp, #160	@ 0xa0
 8003b70:	af06      	add	r7, sp, #24
 8003b72:	4603      	mov	r3, r0
 8003b74:	ed87 0a00 	vstr	s0, [r7]
 8003b78:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	2b05      	cmp	r3, #5
 8003b7e:	d85c      	bhi.n	8003c3a <check_temp_sensor_fault+0xce>
        return;
    }

    if (temp < TEMP_MIN_VALID || temp > TEMP_MAX_VALID) {
 8003b80:	edd7 7a00 	vldr	s15, [r7]
 8003b84:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8003c44 <check_temp_sensor_fault+0xd8>
 8003b88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b90:	d408      	bmi.n	8003ba4 <check_temp_sensor_fault+0x38>
 8003b92:	edd7 7a00 	vldr	s15, [r7]
 8003b96:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003c48 <check_temp_sensor_fault+0xdc>
 8003b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba2:	dd2a      	ble.n	8003bfa <check_temp_sensor_fault+0x8e>
        //  
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	4a29      	ldr	r2, [pc, #164]	@ (8003c4c <check_temp_sensor_fault+0xe0>)
 8003ba8:	4413      	add	r3, r2
 8003baa:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d144      	bne.n	8003c3c <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 1;
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	4a25      	ldr	r2, [pc, #148]	@ (8003c4c <check_temp_sensor_fault+0xe0>)
 8003bb6:	4413      	add	r3, r2
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

            //   ( 1)
            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg),
 8003bbe:	79f9      	ldrb	r1, [r7, #7]
 8003bc0:	edd7 7a00 	vldr	s15, [r7]
 8003bc4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bc8:	f107 0008 	add.w	r0, r7, #8
 8003bcc:	f04f 0200 	mov.w	r2, #0
 8003bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8003c50 <check_temp_sensor_fault+0xe4>)
 8003bd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	4b1e      	ldr	r3, [pc, #120]	@ (8003c54 <check_temp_sensor_fault+0xe8>)
 8003bdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003be0:	ed8d 7b00 	vstr	d7, [sp]
 8003be4:	460b      	mov	r3, r1
 8003be6:	4a1c      	ldr	r2, [pc, #112]	@ (8003c58 <check_temp_sensor_fault+0xec>)
 8003be8:	2180      	movs	r1, #128	@ 0x80
 8003bea:	f016 fedf 	bl	801a9ac <sniprintf>
                     "TEMP_FAULT: CH%u = %.1fC (Range: %.0f~%.0f)\r\n",
                     ch, temp, TEMP_MIN_VALID, TEMP_MAX_VALID);
            LogFifo_Push(msg);
 8003bee:	f107 0308 	add.w	r3, r7, #8
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fd ff72 	bl	8001adc <LogFifo_Push>
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003bf8:	e020      	b.n	8003c3c <check_temp_sensor_fault+0xd0>
        }
    } else {
        //  
        if (sensor_data.adc.sensor_fault[ch]) {
 8003bfa:	79fb      	ldrb	r3, [r7, #7]
 8003bfc:	4a13      	ldr	r2, [pc, #76]	@ (8003c4c <check_temp_sensor_fault+0xe0>)
 8003bfe:	4413      	add	r3, r2
 8003c00:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d019      	beq.n	8003c3c <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 0;
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	4a10      	ldr	r2, [pc, #64]	@ (8003c4c <check_temp_sensor_fault+0xe0>)
 8003c0c:	4413      	add	r3, r2
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg), "TEMP_OK: CH%u = %.1fC\r\n", ch, temp);
 8003c14:	79fb      	ldrb	r3, [r7, #7]
 8003c16:	edd7 7a00 	vldr	s15, [r7]
 8003c1a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c1e:	f107 0008 	add.w	r0, r7, #8
 8003c22:	ed8d 7b00 	vstr	d7, [sp]
 8003c26:	4a0d      	ldr	r2, [pc, #52]	@ (8003c5c <check_temp_sensor_fault+0xf0>)
 8003c28:	2180      	movs	r1, #128	@ 0x80
 8003c2a:	f016 febf 	bl	801a9ac <sniprintf>
            LogFifo_Push(msg);
 8003c2e:	f107 0308 	add.w	r3, r7, #8
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fd ff52 	bl	8001adc <LogFifo_Push>
 8003c38:	e000      	b.n	8003c3c <check_temp_sensor_fault+0xd0>
        return;
 8003c3a:	bf00      	nop
        }
    }
}
 8003c3c:	3788      	adds	r7, #136	@ 0x88
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	c2200000 	.word	0xc2200000
 8003c48:	42fa0000 	.word	0x42fa0000
 8003c4c:	2400278c 	.word	0x2400278c
 8003c50:	405f4000 	.word	0x405f4000
 8003c54:	c0440000 	.word	0xc0440000
 8003c58:	0801ef4c 	.word	0x0801ef4c
 8003c5c:	0801ef7c 	.word	0x0801ef7c

08003c60 <apply_outlier_filter>:
 * @param new_temp    (C)
 * @return   (C) -    
 * @details    10C        
 */
static float apply_outlier_filter(uint8_t ch, float new_temp)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b0aa      	sub	sp, #168	@ 0xa8
 8003c64:	af06      	add	r7, sp, #24
 8003c66:	4603      	mov	r3, r0
 8003c68:	ed87 0a00 	vstr	s0, [r7]
 8003c6c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	2b05      	cmp	r3, #5
 8003c72:	d901      	bls.n	8003c78 <apply_outlier_filter+0x18>
        return new_temp;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	e067      	b.n	8003d48 <apply_outlier_filter+0xe8>
    }

    //         
    if (temp_last_valid[ch] == 0.0f) {
 8003c78:	79fb      	ldrb	r3, [r7, #7]
 8003c7a:	4a37      	ldr	r2, [pc, #220]	@ (8003d58 <apply_outlier_filter+0xf8>)
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	edd3 7a00 	vldr	s15, [r3]
 8003c84:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c8c:	d107      	bne.n	8003c9e <apply_outlier_filter+0x3e>
        temp_last_valid[ch] = new_temp;
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	4a31      	ldr	r2, [pc, #196]	@ (8003d58 <apply_outlier_filter+0xf8>)
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	601a      	str	r2, [r3, #0]
        return new_temp;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	e054      	b.n	8003d48 <apply_outlier_filter+0xe8>
    }

    //    
    float delta = new_temp - temp_last_valid[ch];
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8003d58 <apply_outlier_filter+0xf8>)
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	edd3 7a00 	vldr	s15, [r3]
 8003caa:	ed97 7a00 	vldr	s14, [r7]
 8003cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cb2:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    float abs_delta = (delta > 0) ? delta : -delta;  // 
 8003cb6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003cba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc2:	dd02      	ble.n	8003cca <apply_outlier_filter+0x6a>
 8003cc4:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003cc8:	e003      	b.n	8003cd2 <apply_outlier_filter+0x72>
 8003cca:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003cce:	eef1 7a67 	vneg.f32	s15, s15
 8003cd2:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    // 10C    
    if (abs_delta > TEMP_OUTLIER_THRESHOLD) {
 8003cd6:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8003cda:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce6:	dd28      	ble.n	8003d3a <apply_outlier_filter+0xda>
        //  -   
        char msg[MAX_LOG_MSG_LEN];
        snprintf(msg, sizeof(msg),
 8003ce8:	79fa      	ldrb	r2, [r7, #7]
 8003cea:	edd7 7a00 	vldr	s15, [r7]
 8003cee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 "TEMP_OUTLIER: CH%u = %.1fC (prev=%.1fC, delta=%.1fC)\r\n",
                 ch, new_temp, temp_last_valid[ch], delta);
 8003cf2:	79fb      	ldrb	r3, [r7, #7]
 8003cf4:	4918      	ldr	r1, [pc, #96]	@ (8003d58 <apply_outlier_filter+0xf8>)
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	edd3 6a00 	vldr	s13, [r3]
        snprintf(msg, sizeof(msg),
 8003cfe:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003d02:	edd7 5a23 	vldr	s11, [r7, #140]	@ 0x8c
 8003d06:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003d0a:	f107 0008 	add.w	r0, r7, #8
 8003d0e:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003d12:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003d16:	ed8d 7b00 	vstr	d7, [sp]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	4a0f      	ldr	r2, [pc, #60]	@ (8003d5c <apply_outlier_filter+0xfc>)
 8003d1e:	2180      	movs	r1, #128	@ 0x80
 8003d20:	f016 fe44 	bl	801a9ac <sniprintf>
        LogFifo_Push(msg);
 8003d24:	f107 0308 	add.w	r3, r7, #8
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fd fed7 	bl	8001adc <LogFifo_Push>

        return temp_last_valid[ch];  //    
 8003d2e:	79fb      	ldrb	r3, [r7, #7]
 8003d30:	4a09      	ldr	r2, [pc, #36]	@ (8003d58 <apply_outlier_filter+0xf8>)
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	e006      	b.n	8003d48 <apply_outlier_filter+0xe8>
    }

    //     -   
    temp_last_valid[ch] = new_temp;
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	4a06      	ldr	r2, [pc, #24]	@ (8003d58 <apply_outlier_filter+0xf8>)
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	601a      	str	r2, [r3, #0]
    return new_temp;
 8003d46:	683b      	ldr	r3, [r7, #0]
}
 8003d48:	ee07 3a90 	vmov	s15, r3
 8003d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d50:	3790      	adds	r7, #144	@ 0x90
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	24002888 	.word	0x24002888
 8003d5c:	0801ef98 	.word	0x0801ef98

08003d60 <apply_moving_average_filter>:
 * @param ch    (0~5)
 * @param new_temp    (C)
 * @return   (C)
 */
static float apply_moving_average_filter(uint8_t ch, float new_temp)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	4603      	mov	r3, r0
 8003d68:	ed87 0a00 	vstr	s0, [r7]
 8003d6c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	2b05      	cmp	r3, #5
 8003d72:	d902      	bls.n	8003d7a <apply_moving_average_filter+0x1a>
        return new_temp;
 8003d74:	edd7 7a00 	vldr	s15, [r7]
 8003d78:	e055      	b.n	8003e26 <apply_moving_average_filter+0xc6>
    }

    //    
    temp_filter_buffer[ch][temp_filter_index[ch]] = new_temp;
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	79fa      	ldrb	r2, [r7, #7]
 8003d7e:	492d      	ldr	r1, [pc, #180]	@ (8003e34 <apply_moving_average_filter+0xd4>)
 8003d80:	5c8a      	ldrb	r2, [r1, r2]
 8003d82:	4611      	mov	r1, r2
 8003d84:	4a2c      	ldr	r2, [pc, #176]	@ (8003e38 <apply_moving_average_filter+0xd8>)
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	601a      	str	r2, [r3, #0]

    //   ( )
    temp_filter_index[ch]++;
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	4a27      	ldr	r2, [pc, #156]	@ (8003e34 <apply_moving_average_filter+0xd4>)
 8003d96:	5cd2      	ldrb	r2, [r2, r3]
 8003d98:	3201      	adds	r2, #1
 8003d9a:	b2d1      	uxtb	r1, r2
 8003d9c:	4a25      	ldr	r2, [pc, #148]	@ (8003e34 <apply_moving_average_filter+0xd4>)
 8003d9e:	54d1      	strb	r1, [r2, r3]
    if (temp_filter_index[ch] >= TEMP_FILTER_SIZE) {
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	4a24      	ldr	r2, [pc, #144]	@ (8003e34 <apply_moving_average_filter+0xd4>)
 8003da4:	5cd3      	ldrb	r3, [r2, r3]
 8003da6:	2b03      	cmp	r3, #3
 8003da8:	d907      	bls.n	8003dba <apply_moving_average_filter+0x5a>
        temp_filter_index[ch] = 0;
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	4a21      	ldr	r2, [pc, #132]	@ (8003e34 <apply_moving_average_filter+0xd4>)
 8003dae:	2100      	movs	r1, #0
 8003db0:	54d1      	strb	r1, [r2, r3]
        temp_filter_filled[ch] = 1;  //   
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	4a21      	ldr	r2, [pc, #132]	@ (8003e3c <apply_moving_average_filter+0xdc>)
 8003db6:	2101      	movs	r1, #1
 8003db8:	54d1      	strb	r1, [r2, r3]
    }

    //  
    float sum = 0.0f;
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
    uint8_t count = temp_filter_filled[ch] ? TEMP_FILTER_SIZE : temp_filter_index[ch];
 8003dc0:	79fb      	ldrb	r3, [r7, #7]
 8003dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8003e3c <apply_moving_average_filter+0xdc>)
 8003dc4:	5cd3      	ldrb	r3, [r2, r3]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d103      	bne.n	8003dd2 <apply_moving_average_filter+0x72>
 8003dca:	79fb      	ldrb	r3, [r7, #7]
 8003dcc:	4a19      	ldr	r2, [pc, #100]	@ (8003e34 <apply_moving_average_filter+0xd4>)
 8003dce:	5cd3      	ldrb	r3, [r2, r3]
 8003dd0:	e000      	b.n	8003dd4 <apply_moving_average_filter+0x74>
 8003dd2:	2304      	movs	r3, #4
 8003dd4:	72bb      	strb	r3, [r7, #10]

    for (uint8_t i = 0; i < count; i++) {
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	72fb      	strb	r3, [r7, #11]
 8003dda:	e011      	b.n	8003e00 <apply_moving_average_filter+0xa0>
        sum += temp_filter_buffer[ch][i];
 8003ddc:	79fa      	ldrb	r2, [r7, #7]
 8003dde:	7afb      	ldrb	r3, [r7, #11]
 8003de0:	4915      	ldr	r1, [pc, #84]	@ (8003e38 <apply_moving_average_filter+0xd8>)
 8003de2:	0092      	lsls	r2, r2, #2
 8003de4:	4413      	add	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	edd3 7a00 	vldr	s15, [r3]
 8003dee:	ed97 7a03 	vldr	s14, [r7, #12]
 8003df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003df6:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < count; i++) {
 8003dfa:	7afb      	ldrb	r3, [r7, #11]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	72fb      	strb	r3, [r7, #11]
 8003e00:	7afa      	ldrb	r2, [r7, #11]
 8003e02:	7abb      	ldrb	r3, [r7, #10]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d3e9      	bcc.n	8003ddc <apply_moving_average_filter+0x7c>
    }

    return (count > 0) ? (sum / (float)count) : new_temp;
 8003e08:	7abb      	ldrb	r3, [r7, #10]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d009      	beq.n	8003e22 <apply_moving_average_filter+0xc2>
 8003e0e:	7abb      	ldrb	r3, [r7, #10]
 8003e10:	ee07 3a90 	vmov	s15, r3
 8003e14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e18:	edd7 6a03 	vldr	s13, [r7, #12]
 8003e1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e20:	e001      	b.n	8003e26 <apply_moving_average_filter+0xc6>
 8003e22:	edd7 7a00 	vldr	s15, [r7]
}
 8003e26:	eeb0 0a67 	vmov.f32	s0, s15
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	24002878 	.word	0x24002878
 8003e38:	24002818 	.word	0x24002818
 8003e3c:	24002880 	.word	0x24002880

08003e40 <SMA_Init>:
static float SMA_CalculateFanDuty(float current_temp, float target_temp);

/* ========== Public Functions ========== */

void SMA_Init(uint32_t control_period_ms)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
    memset(&sma_ctrl, 0, sizeof(SMA_Controller_t));
 8003e48:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	480b      	ldr	r0, [pc, #44]	@ (8003e7c <SMA_Init+0x3c>)
 8003e50:	f016 ff46 	bl	801ace0 <memset>
    sma_ctrl.control_period_ms = control_period_ms;
 8003e54:	4a09      	ldr	r2, [pc, #36]	@ (8003e7c <SMA_Init+0x3c>)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

    SMA_InitChannels();
 8003e5c:	f000 fb26 	bl	80044ac <SMA_InitChannels>
    SMA_InitPWM();
 8003e60:	f000 fae8 	bl	8004434 <SMA_InitPWM>

    sma_ctrl.initialized = 1;
 8003e64:	4b05      	ldr	r3, [pc, #20]	@ (8003e7c <SMA_Init+0x3c>)
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    REPORT_INFO_MSG("SMA Actuator Controller Initialized (RTOS)");
 8003e6c:	4804      	ldr	r0, [pc, #16]	@ (8003e80 <SMA_Init+0x40>)
 8003e6e:	f7fd fe35 	bl	8001adc <LogFifo_Push>
}
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	240028a0 	.word	0x240028a0
 8003e80:	0801efd8 	.word	0x0801efd8

08003e84 <SMA_SetMode>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetMode(uint8_t ch, SMA_ControlMode_t mode)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af02      	add	r7, sp, #8
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	460a      	mov	r2, r1
 8003e8e:	71fb      	strb	r3, [r7, #7]
 8003e90:	4613      	mov	r3, r2
 8003e92:	71bb      	strb	r3, [r7, #6]
    if (ch >= SMA_MAX_CHANNELS) {
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	2b05      	cmp	r3, #5
 8003e98:	d90a      	bls.n	8003eb0 <SMA_SetMode+0x2c>
        REPORT_ERROR_MSG("Invalid channel");
 8003e9a:	4b19      	ldr	r3, [pc, #100]	@ (8003f00 <SMA_SetMode+0x7c>)
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	2249      	movs	r2, #73	@ 0x49
 8003ea2:	4918      	ldr	r1, [pc, #96]	@ (8003f04 <SMA_SetMode+0x80>)
 8003ea4:	4818      	ldr	r0, [pc, #96]	@ (8003f08 <SMA_SetMode+0x84>)
 8003ea6:	f7fd fdc1 	bl	8001a2c <ReportError>
        return -1;
 8003eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8003eae:	e022      	b.n	8003ef6 <SMA_SetMode+0x72>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003eb0:	79fa      	ldrb	r2, [r7, #7]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	4413      	add	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4a14      	ldr	r2, [pc, #80]	@ (8003f0c <SMA_SetMode+0x88>)
 8003ebc:	4413      	add	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

    if (channel->mode != mode) {
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	79ba      	ldrb	r2, [r7, #6]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d011      	beq.n	8003eee <SMA_SetMode+0x6a>
        SMA_PID_Reset(&channel->pid);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	3318      	adds	r3, #24
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fdbe 	bl	8004a50 <SMA_PID_Reset>

        if (mode == SMA_MODE_DISABLED) {
 8003ed4:	79bb      	ldrb	r3, [r7, #6]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <SMA_SetMode+0x6a>
            SMA_SetHardwarePWM(ch, 0.0f);
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003f10 <SMA_SetMode+0x8c>
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fca5 	bl	8004830 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	60da      	str	r2, [r3, #12]
        }
    }

    channel->mode = mode;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	79ba      	ldrb	r2, [r7, #6]
 8003ef2:	701a      	strb	r2, [r3, #0]
    return 0;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	0801f020 	.word	0x0801f020
 8003f04:	0801f004 	.word	0x0801f004
 8003f08:	0801f360 	.word	0x0801f360
 8003f0c:	240028a0 	.word	0x240028a0
 8003f10:	00000000 	.word	0x00000000

08003f14 <SMA_SetPWM>:
/**
 * @brief  PWM 
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPWM(uint8_t ch, float duty_pct)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af02      	add	r7, sp, #8
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	ed87 0a00 	vstr	s0, [r7]
 8003f20:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003f22:	79fb      	ldrb	r3, [r7, #7]
 8003f24:	2b05      	cmp	r3, #5
 8003f26:	d90a      	bls.n	8003f3e <SMA_SetPWM+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8003f28:	4b24      	ldr	r3, [pc, #144]	@ (8003fbc <SMA_SetPWM+0xa8>)
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	2263      	movs	r2, #99	@ 0x63
 8003f30:	4923      	ldr	r1, [pc, #140]	@ (8003fc0 <SMA_SetPWM+0xac>)
 8003f32:	4824      	ldr	r0, [pc, #144]	@ (8003fc4 <SMA_SetPWM+0xb0>)
 8003f34:	f7fd fd7a 	bl	8001a2c <ReportError>
        return -1;
 8003f38:	f04f 33ff 	mov.w	r3, #4294967295
 8003f3c:	e03a      	b.n	8003fb4 <SMA_SetPWM+0xa0>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003f3e:	79fa      	ldrb	r2, [r7, #7]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	4413      	add	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc8 <SMA_SetPWM+0xb4>)
 8003f4a:	4413      	add	r3, r2
 8003f4c:	60fb      	str	r3, [r7, #12]

    if (channel->mode != SMA_MODE_OPEN_LOOP) {
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d00a      	beq.n	8003f6c <SMA_SetPWM+0x58>
        REPORT_ERROR_MSG("Not in OPEN_LOOP mode");
 8003f56:	4b1d      	ldr	r3, [pc, #116]	@ (8003fcc <SMA_SetPWM+0xb8>)
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	226a      	movs	r2, #106	@ 0x6a
 8003f5e:	4918      	ldr	r1, [pc, #96]	@ (8003fc0 <SMA_SetPWM+0xac>)
 8003f60:	4818      	ldr	r0, [pc, #96]	@ (8003fc4 <SMA_SetPWM+0xb0>)
 8003f62:	f7fd fd63 	bl	8001a2c <ReportError>
        return -1;
 8003f66:	f04f 33ff 	mov.w	r3, #4294967295
 8003f6a:	e023      	b.n	8003fb4 <SMA_SetPWM+0xa0>
    }

    if (channel->overtemp_flag) {
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <SMA_SetPWM+0x78>
        REPORT_ERROR_MSG("Overtemp - PWM disabled");
 8003f76:	4b16      	ldr	r3, [pc, #88]	@ (8003fd0 <SMA_SetPWM+0xbc>)
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	226f      	movs	r2, #111	@ 0x6f
 8003f7e:	4910      	ldr	r1, [pc, #64]	@ (8003fc0 <SMA_SetPWM+0xac>)
 8003f80:	4810      	ldr	r0, [pc, #64]	@ (8003fc4 <SMA_SetPWM+0xb0>)
 8003f82:	f7fd fd53 	bl	8001a2c <ReportError>
        return -1;
 8003f86:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8a:	e013      	b.n	8003fb4 <SMA_SetPWM+0xa0>
    }

    duty_pct = SMA_Clamp(duty_pct, SMA_PWM_MIN, SMA_PWM_MAX);
 8003f8c:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 8003fd4 <SMA_SetPWM+0xc0>
 8003f90:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8003fd8 <SMA_SetPWM+0xc4>
 8003f94:	ed97 0a00 	vldr	s0, [r7]
 8003f98:	f000 fc20 	bl	80047dc <SMA_Clamp>
 8003f9c:	ed87 0a00 	vstr	s0, [r7]

    channel->pwm_duty = duty_pct;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, duty_pct);
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	ed97 0a00 	vldr	s0, [r7]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 fc3f 	bl	8004830 <SMA_SetHardwarePWM>

    return 0;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	0801f020 	.word	0x0801f020
 8003fc0:	0801f004 	.word	0x0801f004
 8003fc4:	0801f36c 	.word	0x0801f36c
 8003fc8:	240028a0 	.word	0x240028a0
 8003fcc:	0801f030 	.word	0x0801f030
 8003fd0:	0801f048 	.word	0x0801f048
 8003fd4:	42c80000 	.word	0x42c80000
 8003fd8:	00000000 	.word	0x00000000

08003fdc <SMA_SetTargetTemp>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetTemp(uint8_t ch, float temp_c)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	ed87 0a00 	vstr	s0, [r7]
 8003fe8:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003fea:	79fb      	ldrb	r3, [r7, #7]
 8003fec:	2b05      	cmp	r3, #5
 8003fee:	d90a      	bls.n	8004006 <SMA_SetTargetTemp+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8003ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8004070 <SMA_SetTargetTemp+0x94>)
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	2282      	movs	r2, #130	@ 0x82
 8003ff8:	491e      	ldr	r1, [pc, #120]	@ (8004074 <SMA_SetTargetTemp+0x98>)
 8003ffa:	481f      	ldr	r0, [pc, #124]	@ (8004078 <SMA_SetTargetTemp+0x9c>)
 8003ffc:	f7fd fd16 	bl	8001a2c <ReportError>
        return -1;
 8004000:	f04f 33ff 	mov.w	r3, #4294967295
 8004004:	e02f      	b.n	8004066 <SMA_SetTargetTemp+0x8a>
    }

    if (temp_c < SMA_TEMP_MIN || temp_c > SMA_TEMP_MAX_SAFE) {
 8004006:	edd7 7a00 	vldr	s15, [r7]
 800400a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800400e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004012:	d408      	bmi.n	8004026 <SMA_SetTargetTemp+0x4a>
 8004014:	edd7 7a00 	vldr	s15, [r7]
 8004018:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800407c <SMA_SetTargetTemp+0xa0>
 800401c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004024:	dd0a      	ble.n	800403c <SMA_SetTargetTemp+0x60>
        REPORT_ERROR_MSG("Target temp out of range");
 8004026:	4b16      	ldr	r3, [pc, #88]	@ (8004080 <SMA_SetTargetTemp+0xa4>)
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	2300      	movs	r3, #0
 800402c:	2287      	movs	r2, #135	@ 0x87
 800402e:	4911      	ldr	r1, [pc, #68]	@ (8004074 <SMA_SetTargetTemp+0x98>)
 8004030:	4811      	ldr	r0, [pc, #68]	@ (8004078 <SMA_SetTargetTemp+0x9c>)
 8004032:	f7fd fcfb 	bl	8001a2c <ReportError>
        return -1;
 8004036:	f04f 33ff 	mov.w	r3, #4294967295
 800403a:	e014      	b.n	8004066 <SMA_SetTargetTemp+0x8a>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800403c:	79fa      	ldrb	r2, [r7, #7]
 800403e:	4613      	mov	r3, r2
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4a0f      	ldr	r2, [pc, #60]	@ (8004084 <SMA_SetTargetTemp+0xa8>)
 8004048:	4413      	add	r3, r2
 800404a:	60fb      	str	r3, [r7, #12]
    channel->target_temp = temp_c;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	605a      	str	r2, [r3, #4]

    if (channel->mode != SMA_MODE_TEMP_CONTROL) {
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	2b02      	cmp	r3, #2
 8004058:	d004      	beq.n	8004064 <SMA_SetTargetTemp+0x88>
        SMA_SetMode(ch, SMA_MODE_TEMP_CONTROL);
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	2102      	movs	r1, #2
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff ff10 	bl	8003e84 <SMA_SetMode>
    }

    return 0;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	0801f020 	.word	0x0801f020
 8004074:	0801f004 	.word	0x0801f004
 8004078:	0801f378 	.word	0x0801f378
 800407c:	42c80000 	.word	0x42c80000
 8004080:	0801f060 	.word	0x0801f060
 8004084:	240028a0 	.word	0x240028a0

08004088 <SMA_SetTargetForce>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetForce(uint8_t ch, float force_n)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af02      	add	r7, sp, #8
 800408e:	4603      	mov	r3, r0
 8004090:	ed87 0a00 	vstr	s0, [r7]
 8004094:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	2b05      	cmp	r3, #5
 800409a:	d90a      	bls.n	80040b2 <SMA_SetTargetForce+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 800409c:	4b1a      	ldr	r3, [pc, #104]	@ (8004108 <SMA_SetTargetForce+0x80>)
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	2300      	movs	r3, #0
 80040a2:	229c      	movs	r2, #156	@ 0x9c
 80040a4:	4919      	ldr	r1, [pc, #100]	@ (800410c <SMA_SetTargetForce+0x84>)
 80040a6:	481a      	ldr	r0, [pc, #104]	@ (8004110 <SMA_SetTargetForce+0x88>)
 80040a8:	f7fd fcc0 	bl	8001a2c <ReportError>
        return -1;
 80040ac:	f04f 33ff 	mov.w	r3, #4294967295
 80040b0:	e026      	b.n	8004100 <SMA_SetTargetForce+0x78>
    }

    if (force_n < 0.0f) {
 80040b2:	edd7 7a00 	vldr	s15, [r7]
 80040b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040be:	d50a      	bpl.n	80040d6 <SMA_SetTargetForce+0x4e>
        REPORT_ERROR_MSG("Target force must be positive");
 80040c0:	4b14      	ldr	r3, [pc, #80]	@ (8004114 <SMA_SetTargetForce+0x8c>)
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	2300      	movs	r3, #0
 80040c6:	22a1      	movs	r2, #161	@ 0xa1
 80040c8:	4910      	ldr	r1, [pc, #64]	@ (800410c <SMA_SetTargetForce+0x84>)
 80040ca:	4811      	ldr	r0, [pc, #68]	@ (8004110 <SMA_SetTargetForce+0x88>)
 80040cc:	f7fd fcae 	bl	8001a2c <ReportError>
        return -1;
 80040d0:	f04f 33ff 	mov.w	r3, #4294967295
 80040d4:	e014      	b.n	8004100 <SMA_SetTargetForce+0x78>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80040d6:	79fa      	ldrb	r2, [r7, #7]
 80040d8:	4613      	mov	r3, r2
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4a0d      	ldr	r2, [pc, #52]	@ (8004118 <SMA_SetTargetForce+0x90>)
 80040e2:	4413      	add	r3, r2
 80040e4:	60fb      	str	r3, [r7, #12]
    channel->target_force = force_n;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	611a      	str	r2, [r3, #16]

    if (channel->mode != SMA_MODE_FORCE_CONTROL) {
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b03      	cmp	r3, #3
 80040f2:	d004      	beq.n	80040fe <SMA_SetTargetForce+0x76>
        SMA_SetMode(ch, SMA_MODE_FORCE_CONTROL);
 80040f4:	79fb      	ldrb	r3, [r7, #7]
 80040f6:	2103      	movs	r1, #3
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff fec3 	bl	8003e84 <SMA_SetMode>
    }

    return 0;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	0801f020 	.word	0x0801f020
 800410c:	0801f004 	.word	0x0801f004
 8004110:	0801f38c 	.word	0x0801f38c
 8004114:	0801f07c 	.word	0x0801f07c
 8004118:	240028a0 	.word	0x240028a0

0800411c <SMA_SetPIDGains>:
/**
 * @brief PID  
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPIDGains(uint8_t ch, float kp, float ki, float kd)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b088      	sub	sp, #32
 8004120:	af02      	add	r7, sp, #8
 8004122:	4603      	mov	r3, r0
 8004124:	ed87 0a02 	vstr	s0, [r7, #8]
 8004128:	edc7 0a01 	vstr	s1, [r7, #4]
 800412c:	ed87 1a00 	vstr	s2, [r7]
 8004130:	73fb      	strb	r3, [r7, #15]
    if (ch >= SMA_MAX_CHANNELS) {
 8004132:	7bfb      	ldrb	r3, [r7, #15]
 8004134:	2b05      	cmp	r3, #5
 8004136:	d90a      	bls.n	800414e <SMA_SetPIDGains+0x32>
        REPORT_ERROR_MSG("Invalid channel");
 8004138:	4b12      	ldr	r3, [pc, #72]	@ (8004184 <SMA_SetPIDGains+0x68>)
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	2300      	movs	r3, #0
 800413e:	22b6      	movs	r2, #182	@ 0xb6
 8004140:	4911      	ldr	r1, [pc, #68]	@ (8004188 <SMA_SetPIDGains+0x6c>)
 8004142:	4812      	ldr	r0, [pc, #72]	@ (800418c <SMA_SetPIDGains+0x70>)
 8004144:	f7fd fc72 	bl	8001a2c <ReportError>
        return -1;
 8004148:	f04f 33ff 	mov.w	r3, #4294967295
 800414c:	e015      	b.n	800417a <SMA_SetPIDGains+0x5e>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800414e:	7bfa      	ldrb	r2, [r7, #15]
 8004150:	4613      	mov	r3, r2
 8004152:	011b      	lsls	r3, r3, #4
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4a0d      	ldr	r2, [pc, #52]	@ (8004190 <SMA_SetPIDGains+0x74>)
 800415a:	4413      	add	r3, r2
 800415c:	617b      	str	r3, [r7, #20]
    channel->pid.kp = kp;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	619a      	str	r2, [r3, #24]
    channel->pid.ki = ki;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	61da      	str	r2, [r3, #28]
    channel->pid.kd = kd;
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	621a      	str	r2, [r3, #32]
    channel->pid.integral = 0.0f;
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	0801f020 	.word	0x0801f020
 8004188:	0801f004 	.word	0x0801f004
 800418c:	0801f3a0 	.word	0x0801f3a0
 8004190:	240028a0 	.word	0x240028a0

08004194 <SMA_Update>:
 * @brief   (PID + PWM)
 * @note ControlTask ,  smaChannelMutex   
 * @note    SMA_UpdateFans()  
 */
void SMA_Update(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 800419a:	4b33      	ldr	r3, [pc, #204]	@ (8004268 <SMA_Update+0xd4>)
 800419c:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d05d      	beq.n	8004260 <SMA_Update+0xcc>
        return;
    }

    float dt = (float)sma_ctrl.control_period_ms / 1000.0f;
 80041a4:	4b30      	ldr	r3, [pc, #192]	@ (8004268 <SMA_Update+0xd4>)
 80041a6:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80041aa:	ee07 3a90 	vmov	s15, r3
 80041ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041b2:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800426c <SMA_Update+0xd8>
 80041b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041ba:	edc7 7a02 	vstr	s15, [r7, #8]

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80041be:	2300      	movs	r3, #0
 80041c0:	73fb      	strb	r3, [r7, #15]
 80041c2:	e049      	b.n	8004258 <SMA_Update+0xc4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80041c4:	7bfa      	ldrb	r2, [r7, #15]
 80041c6:	4613      	mov	r3, r2
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	4413      	add	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	4a26      	ldr	r2, [pc, #152]	@ (8004268 <SMA_Update+0xd4>)
 80041d0:	4413      	add	r3, r2
 80041d2:	607b      	str	r3, [r7, #4]

        //    (ISR-safe  )
        float temp_c;
        if (Sensor_GetTemperature_ISR(ch, &temp_c) == 0) {
 80041d4:	463a      	mov	r2, r7
 80041d6:	7bfb      	ldrb	r3, [r7, #15]
 80041d8:	4611      	mov	r1, r2
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fc54 	bl	8003a88 <Sensor_GetTemperature_ISR>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d102      	bne.n	80041ec <SMA_Update+0x58>
            channel->current_temp = temp_c;
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	609a      	str	r2, [r3, #8]
        }

        //  
        SMA_SafetyCheck(ch);
 80041ec:	7bfb      	ldrb	r3, [r7, #15]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fa94 	bl	800471c <SMA_SafetyCheck>

        //  
        switch (channel->mode) {
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	3b01      	subs	r3, #1
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d818      	bhi.n	8004230 <SMA_Update+0x9c>
 80041fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004204 <SMA_Update+0x70>)
 8004200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004204:	08004247 	.word	0x08004247
 8004208:	08004215 	.word	0x08004215
 800420c:	08004223 	.word	0x08004223
 8004210:	08004247 	.word	0x08004247
            case SMA_MODE_TEMP_CONTROL:
                SMA_UpdateTempControl(ch, dt);
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	ed97 0a02 	vldr	s0, [r7, #8]
 800421a:	4618      	mov	r0, r3
 800421c:	f000 f9a0 	bl	8004560 <SMA_UpdateTempControl>
                break;
 8004220:	e012      	b.n	8004248 <SMA_Update+0xb4>

            case SMA_MODE_FORCE_CONTROL:
                SMA_UpdateForceControl(ch, dt);
 8004222:	7bfb      	ldrb	r3, [r7, #15]
 8004224:	ed97 0a02 	vldr	s0, [r7, #8]
 8004228:	4618      	mov	r0, r3
 800422a:	f000 fa17 	bl	800465c <SMA_UpdateForceControl>
                break;
 800422e:	e00b      	b.n	8004248 <SMA_Update+0xb4>
                //   
                break;

            case SMA_MODE_DISABLED:
            default:
                SMA_SetHardwarePWM(ch, 0.0f);
 8004230:	7bfb      	ldrb	r3, [r7, #15]
 8004232:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8004270 <SMA_Update+0xdc>
 8004236:	4618      	mov	r0, r3
 8004238:	f000 fafa 	bl	8004830 <SMA_SetHardwarePWM>
                channel->pwm_duty = 0.0f;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	60da      	str	r2, [r3, #12]
                break;
 8004244:	e000      	b.n	8004248 <SMA_Update+0xb4>
                break;
 8004246:	bf00      	nop
        }

        channel->last_update_ms = HAL_GetTick();
 8004248:	f001 fc30 	bl	8005aac <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	639a      	str	r2, [r3, #56]	@ 0x38
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004252:	7bfb      	ldrb	r3, [r7, #15]
 8004254:	3301      	adds	r3, #1
 8004256:	73fb      	strb	r3, [r7, #15]
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	2b05      	cmp	r3, #5
 800425c:	d9b2      	bls.n	80041c4 <SMA_Update+0x30>
 800425e:	e000      	b.n	8004262 <SMA_Update+0xce>
        return;
 8004260:	bf00      	nop
    }
}
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	240028a0 	.word	0x240028a0
 800426c:	447a0000 	.word	0x447a0000
 8004270:	00000000 	.word	0x00000000

08004274 <SMA_UpdateFans>:
 * @brief    (I2C  )
 * @note ControlTask ,  i2cMutex   
 * @note SMA_Update()  I2C mutex   
 */
void SMA_UpdateFans(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 800427a:	4b2b      	ldr	r3, [pc, #172]	@ (8004328 <SMA_UpdateFans+0xb4>)
 800427c:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004280:	2b00      	cmp	r3, #0
 8004282:	d04d      	beq.n	8004320 <SMA_UpdateFans+0xac>
        return;
    }

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004284:	2300      	movs	r3, #0
 8004286:	73fb      	strb	r3, [r7, #15]
 8004288:	e046      	b.n	8004318 <SMA_UpdateFans+0xa4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800428a:	7bfa      	ldrb	r2, [r7, #15]
 800428c:	4613      	mov	r3, r2
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4a24      	ldr	r2, [pc, #144]	@ (8004328 <SMA_UpdateFans+0xb4>)
 8004296:	4413      	add	r3, r2
 8004298:	607b      	str	r3, [r7, #4]

        //      
        if (!channel->fan_auto_enable) {
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d035      	beq.n	8004310 <SMA_UpdateFans+0x9c>
            continue;
        }

        //   
        if (channel->mode == SMA_MODE_DISABLED) {
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10a      	bne.n	80042c2 <SMA_UpdateFans+0x4e>
            channel->fan_duty = 0.0f;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	63da      	str	r2, [r3, #60]	@ 0x3c
            Fan6_SetDuty(ch, 0.0f);
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
 80042b6:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800432c <SMA_UpdateFans+0xb8>
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fd feba 	bl	8002034 <Fan6_SetDuty>
            continue;
 80042c0:	e027      	b.n	8004312 <SMA_UpdateFans+0x9e>
        }

        float fan_duty = 0.0f;
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	60bb      	str	r3, [r7, #8]

        if (channel->mode == SMA_MODE_TEMP_CONTROL && channel->target_temp > 0.0f) {
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d115      	bne.n	80042fc <SMA_UpdateFans+0x88>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80042d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042de:	dd0d      	ble.n	80042fc <SMA_UpdateFans+0x88>
            fan_duty = SMA_CalculateFanDuty(channel->current_temp, channel->target_temp);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80042ec:	eef0 0a47 	vmov.f32	s1, s14
 80042f0:	eeb0 0a67 	vmov.f32	s0, s15
 80042f4:	f000 fbc2 	bl	8004a7c <SMA_CalculateFanDuty>
 80042f8:	ed87 0a02 	vstr	s0, [r7, #8]
        }

        channel->fan_duty = fan_duty;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	63da      	str	r2, [r3, #60]	@ 0x3c
        Fan6_SetDuty(ch, fan_duty);
 8004302:	7bfb      	ldrb	r3, [r7, #15]
 8004304:	ed97 0a02 	vldr	s0, [r7, #8]
 8004308:	4618      	mov	r0, r3
 800430a:	f7fd fe93 	bl	8002034 <Fan6_SetDuty>
 800430e:	e000      	b.n	8004312 <SMA_UpdateFans+0x9e>
            continue;
 8004310:	bf00      	nop
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	3301      	adds	r3, #1
 8004316:	73fb      	strb	r3, [r7, #15]
 8004318:	7bfb      	ldrb	r3, [r7, #15]
 800431a:	2b05      	cmp	r3, #5
 800431c:	d9b5      	bls.n	800428a <SMA_UpdateFans+0x16>
 800431e:	e000      	b.n	8004322 <SMA_UpdateFans+0xae>
        return;
 8004320:	bf00      	nop
    }
}
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	240028a0 	.word	0x240028a0
 800432c:	00000000 	.word	0x00000000

08004330 <SMA_EmergencyStop>:
/**
 * @brief  
 * @note i2cMutex   
 */
void SMA_EmergencyStop(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004336:	2300      	movs	r3, #0
 8004338:	71fb      	strb	r3, [r7, #7]
 800433a:	e027      	b.n	800438c <SMA_EmergencyStop+0x5c>
        sma_ctrl.channels[ch].mode = SMA_MODE_DISABLED;
 800433c:	79fa      	ldrb	r2, [r7, #7]
 800433e:	492a      	ldr	r1, [pc, #168]	@ (80043e8 <SMA_EmergencyStop+0xb8>)
 8004340:	4613      	mov	r3, r2
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	440b      	add	r3, r1
 800434a:	2200      	movs	r2, #0
 800434c:	701a      	strb	r2, [r3, #0]
        SMA_SetHardwarePWM(ch, 0.0f);
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 80043ec <SMA_EmergencyStop+0xbc>
 8004354:	4618      	mov	r0, r3
 8004356:	f000 fa6b 	bl	8004830 <SMA_SetHardwarePWM>
        sma_ctrl.channels[ch].pwm_duty = 0.0f;
 800435a:	79fa      	ldrb	r2, [r7, #7]
 800435c:	4922      	ldr	r1, [pc, #136]	@ (80043e8 <SMA_EmergencyStop+0xb8>)
 800435e:	4613      	mov	r3, r2
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	4413      	add	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	440b      	add	r3, r1
 8004368:	330c      	adds	r3, #12
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
        sma_ctrl.channels[ch].fan_duty = 0.0f;
 8004370:	79fa      	ldrb	r2, [r7, #7]
 8004372:	491d      	ldr	r1, [pc, #116]	@ (80043e8 <SMA_EmergencyStop+0xb8>)
 8004374:	4613      	mov	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	4413      	add	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	333c      	adds	r3, #60	@ 0x3c
 8004380:	f04f 0200 	mov.w	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	3301      	adds	r3, #1
 800438a:	71fb      	strb	r3, [r7, #7]
 800438c:	79fb      	ldrb	r3, [r7, #7]
 800438e:	2b05      	cmp	r3, #5
 8004390:	d9d4      	bls.n	800433c <SMA_EmergencyStop+0xc>
    }

    //   (I2C  )
    if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 8004392:	4b17      	ldr	r3, [pc, #92]	@ (80043f0 <SMA_EmergencyStop+0xc0>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2164      	movs	r1, #100	@ 0x64
 8004398:	4618      	mov	r0, r3
 800439a:	f011 ff91 	bl	80162c0 <osMutexAcquire>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d113      	bne.n	80043cc <SMA_EmergencyStop+0x9c>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80043a4:	2300      	movs	r3, #0
 80043a6:	71bb      	strb	r3, [r7, #6]
 80043a8:	e008      	b.n	80043bc <SMA_EmergencyStop+0x8c>
            Fan6_SetDuty(ch, 0.0f);
 80043aa:	79bb      	ldrb	r3, [r7, #6]
 80043ac:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80043ec <SMA_EmergencyStop+0xbc>
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fd fe3f 	bl	8002034 <Fan6_SetDuty>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80043b6:	79bb      	ldrb	r3, [r7, #6]
 80043b8:	3301      	adds	r3, #1
 80043ba:	71bb      	strb	r3, [r7, #6]
 80043bc:	79bb      	ldrb	r3, [r7, #6]
 80043be:	2b05      	cmp	r3, #5
 80043c0:	d9f3      	bls.n	80043aa <SMA_EmergencyStop+0x7a>
        }
        osMutexRelease(i2cMutexHandle);
 80043c2:	4b0b      	ldr	r3, [pc, #44]	@ (80043f0 <SMA_EmergencyStop+0xc0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f011 ffc5 	bl	8016356 <osMutexRelease>
    }

    REPORT_ERROR_MSG("SMA Emergency Stop");
 80043cc:	4b09      	ldr	r3, [pc, #36]	@ (80043f4 <SMA_EmergencyStop+0xc4>)
 80043ce:	9300      	str	r3, [sp, #0]
 80043d0:	2300      	movs	r3, #0
 80043d2:	f240 124f 	movw	r2, #335	@ 0x14f
 80043d6:	4908      	ldr	r1, [pc, #32]	@ (80043f8 <SMA_EmergencyStop+0xc8>)
 80043d8:	4808      	ldr	r0, [pc, #32]	@ (80043fc <SMA_EmergencyStop+0xcc>)
 80043da:	f7fd fb27 	bl	8001a2c <ReportError>
}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	240028a0 	.word	0x240028a0
 80043ec:	00000000 	.word	0x00000000
 80043f0:	2400257c 	.word	0x2400257c
 80043f4:	0801f09c 	.word	0x0801f09c
 80043f8:	0801f004 	.word	0x0801f004
 80043fc:	0801f3b0 	.word	0x0801f3b0

08004400 <SMA_GetChannelState>:
/**
 * @brief    ( )
 * @note Thread-safe ( , )
 */
const SMA_Channel_t* SMA_GetChannelState(uint8_t ch)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	4603      	mov	r3, r0
 8004408:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	2b05      	cmp	r3, #5
 800440e:	d901      	bls.n	8004414 <SMA_GetChannelState+0x14>
        return NULL;
 8004410:	2300      	movs	r3, #0
 8004412:	e006      	b.n	8004422 <SMA_GetChannelState+0x22>
    }
    return &sma_ctrl.channels[ch];
 8004414:	79fa      	ldrb	r2, [r7, #7]
 8004416:	4613      	mov	r3, r2
 8004418:	011b      	lsls	r3, r3, #4
 800441a:	4413      	add	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4a04      	ldr	r2, [pc, #16]	@ (8004430 <SMA_GetChannelState+0x30>)
 8004420:	4413      	add	r3, r2
}
 8004422:	4618      	mov	r0, r3
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	240028a0 	.word	0x240028a0

08004434 <SMA_InitPWM>:
}

/* ========== Private Functions ========== */

static void SMA_InitPWM(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800443a:	2300      	movs	r3, #0
 800443c:	73fb      	strb	r3, [r7, #15]
 800443e:	e023      	b.n	8004488 <SMA_InitPWM+0x54>
        TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004440:	7bfb      	ldrb	r3, [r7, #15]
 8004442:	4a15      	ldr	r2, [pc, #84]	@ (8004498 <SMA_InitPWM+0x64>)
 8004444:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004448:	60bb      	str	r3, [r7, #8]
        uint32_t channel = pwm_map[ch].channel;
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	4a12      	ldr	r2, [pc, #72]	@ (8004498 <SMA_InitPWM+0x64>)
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	4413      	add	r3, r2
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	607b      	str	r3, [r7, #4]

        if (HAL_TIM_PWM_Start(htim, channel) != HAL_OK) {
 8004456:	6879      	ldr	r1, [r7, #4]
 8004458:	68b8      	ldr	r0, [r7, #8]
 800445a:	f00d fd75 	bl	8011f48 <HAL_TIM_PWM_Start>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d008      	beq.n	8004476 <SMA_InitPWM+0x42>
            REPORT_ERROR_MSG("PWM start failed");
 8004464:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <SMA_InitPWM+0x68>)
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	2300      	movs	r3, #0
 800446a:	f240 1273 	movw	r2, #371	@ 0x173
 800446e:	490c      	ldr	r1, [pc, #48]	@ (80044a0 <SMA_InitPWM+0x6c>)
 8004470:	480c      	ldr	r0, [pc, #48]	@ (80044a4 <SMA_InitPWM+0x70>)
 8004472:	f7fd fadb 	bl	8001a2c <ReportError>
        }

        SMA_SetHardwarePWM(ch, 0.0f);
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80044a8 <SMA_InitPWM+0x74>
 800447c:	4618      	mov	r0, r3
 800447e:	f000 f9d7 	bl	8004830 <SMA_SetHardwarePWM>
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004482:	7bfb      	ldrb	r3, [r7, #15]
 8004484:	3301      	adds	r3, #1
 8004486:	73fb      	strb	r3, [r7, #15]
 8004488:	7bfb      	ldrb	r3, [r7, #15]
 800448a:	2b05      	cmp	r3, #5
 800448c:	d9d8      	bls.n	8004440 <SMA_InitPWM+0xc>
    }
}
 800448e:	bf00      	nop
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	0801f330 	.word	0x0801f330
 800449c:	0801f0b0 	.word	0x0801f0b0
 80044a0:	0801f004 	.word	0x0801f004
 80044a4:	0801f3c4 	.word	0x0801f3c4
 80044a8:	00000000 	.word	0x00000000

080044ac <SMA_InitChannels>:

static void SMA_InitChannels(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80044b2:	2300      	movs	r3, #0
 80044b4:	71fb      	strb	r3, [r7, #7]
 80044b6:	e041      	b.n	800453c <SMA_InitChannels+0x90>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80044b8:	79fa      	ldrb	r2, [r7, #7]
 80044ba:	4613      	mov	r3, r2
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	4413      	add	r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	4a23      	ldr	r2, [pc, #140]	@ (8004550 <SMA_InitChannels+0xa4>)
 80044c4:	4413      	add	r3, r2
 80044c6:	603b      	str	r3, [r7, #0]

        channel->mode = SMA_MODE_DISABLED;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	2200      	movs	r2, #0
 80044cc:	701a      	strb	r2, [r3, #0]
        channel->target_temp = 0.0f;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	605a      	str	r2, [r3, #4]
        channel->current_temp = 0.0f;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	f04f 0200 	mov.w	r2, #0
 80044dc:	609a      	str	r2, [r3, #8]
        channel->pwm_duty = 0.0f;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	60da      	str	r2, [r3, #12]
        channel->overtemp_flag = 0;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        channel->last_update_ms = 0;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	2200      	movs	r2, #0
 80044f2:	639a      	str	r2, [r3, #56]	@ 0x38

        channel->fan_duty = 0.0f;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	63da      	str	r2, [r3, #60]	@ 0x3c
        channel->fan_auto_enable = FAN_ENABLE_AUTO;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        channel->pid.kp = DEFAULT_KP;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	4a13      	ldr	r2, [pc, #76]	@ (8004554 <SMA_InitChannels+0xa8>)
 8004508:	619a      	str	r2, [r3, #24]
        channel->pid.ki = DEFAULT_KI;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	4a12      	ldr	r2, [pc, #72]	@ (8004558 <SMA_InitChannels+0xac>)
 800450e:	61da      	str	r2, [r3, #28]
        channel->pid.kd = DEFAULT_KD;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8004516:	621a      	str	r2, [r3, #32]
        channel->pid.integral = 0.0f;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	f04f 0200 	mov.w	r2, #0
 800451e:	625a      	str	r2, [r3, #36]	@ 0x24
        channel->pid.prev_error = 0.0f;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	629a      	str	r2, [r3, #40]	@ 0x28
        channel->pid.output_min = SMA_PWM_MIN;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	62da      	str	r2, [r3, #44]	@ 0x2c
        channel->pid.output_max = SMA_PWM_MAX;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	4a0a      	ldr	r2, [pc, #40]	@ (800455c <SMA_InitChannels+0xb0>)
 8004534:	631a      	str	r2, [r3, #48]	@ 0x30
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	3301      	adds	r3, #1
 800453a:	71fb      	strb	r3, [r7, #7]
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	2b05      	cmp	r3, #5
 8004540:	d9ba      	bls.n	80044b8 <SMA_InitChannels+0xc>
    }
}
 8004542:	bf00      	nop
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr
 8004550:	240028a0 	.word	0x240028a0
 8004554:	40a00000 	.word	0x40a00000
 8004558:	3dcccccd 	.word	0x3dcccccd
 800455c:	42c80000 	.word	0x42c80000

08004560 <SMA_UpdateTempControl>:

static void SMA_UpdateTempControl(uint8_t ch, float dt)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	ed87 0a00 	vstr	s0, [r7]
 800456c:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800456e:	79fa      	ldrb	r2, [r7, #7]
 8004570:	4613      	mov	r3, r2
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	4413      	add	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4a34      	ldr	r2, [pc, #208]	@ (800464c <SMA_UpdateTempControl+0xec>)
 800457a:	4413      	add	r3, r2
 800457c:	617b      	str	r3, [r7, #20]

    if (channel->overtemp_flag) {
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00a      	beq.n	800459e <SMA_UpdateTempControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004588:	79fb      	ldrb	r3, [r7, #7]
 800458a:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8004650 <SMA_UpdateTempControl+0xf0>
 800458e:	4618      	mov	r0, r3
 8004590:	f000 f94e 	bl	8004830 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	f04f 0200 	mov.w	r2, #0
 800459a:	60da      	str	r2, [r3, #12]
        return;
 800459c:	e053      	b.n	8004646 <SMA_UpdateTempControl+0xe6>
    }

    if (channel->target_temp <= 0.0f) {
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80045a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80045a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ac:	d80a      	bhi.n	80045c4 <SMA_UpdateTempControl+0x64>
        SMA_SetHardwarePWM(ch, 0.0f);
 80045ae:	79fb      	ldrb	r3, [r7, #7]
 80045b0:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8004650 <SMA_UpdateTempControl+0xf0>
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 f93b 	bl	8004830 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	f04f 0200 	mov.w	r2, #0
 80045c0:	60da      	str	r2, [r3, #12]
        return;
 80045c2:	e040      	b.n	8004646 <SMA_UpdateTempControl+0xe6>
    }

    //   ( 40%  )
    float preheat_threshold = SMA_PREHEAT_RATIO * channel->target_temp;
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80045ca:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004654 <SMA_UpdateTempControl+0xf4>
 80045ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045d2:	edc7 7a04 	vstr	s15, [r7, #16]

    if (channel->current_temp < preheat_threshold) {
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80045dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80045e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e8:	dd10      	ble.n	800460c <SMA_UpdateTempControl+0xac>
        SMA_PID_Reset(&channel->pid);
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	3318      	adds	r3, #24
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 fa2e 	bl	8004a50 <SMA_PID_Reset>
        float pwm_output = SMA_PWM_MAX;
 80045f4:	4b18      	ldr	r3, [pc, #96]	@ (8004658 <SMA_UpdateTempControl+0xf8>)
 80045f6:	60bb      	str	r3, [r7, #8]
        channel->pwm_duty = pwm_output;
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	60da      	str	r2, [r3, #12]
        SMA_SetHardwarePWM(ch, pwm_output);
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	ed97 0a02 	vldr	s0, [r7, #8]
 8004604:	4618      	mov	r0, r3
 8004606:	f000 f913 	bl	8004830 <SMA_SetHardwarePWM>
        return;
 800460a:	e01c      	b.n	8004646 <SMA_UpdateTempControl+0xe6>
    }

    // PID  
    float pwm_output = SMA_PID_Compute(&channel->pid,
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f103 0218 	add.w	r2, r3, #24
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	edd3 7a01 	vldr	s15, [r3, #4]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	ed93 7a02 	vldr	s14, [r3, #8]
 800461e:	ed97 1a00 	vldr	s2, [r7]
 8004622:	eef0 0a47 	vmov.f32	s1, s14
 8004626:	eeb0 0a67 	vmov.f32	s0, s15
 800462a:	4610      	mov	r0, r2
 800462c:	f000 f97a 	bl	8004924 <SMA_PID_Compute>
 8004630:	ed87 0a03 	vstr	s0, [r7, #12]
                                       channel->target_temp,
                                       channel->current_temp,
                                       dt);

    channel->pwm_duty = pwm_output;
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	ed97 0a03 	vldr	s0, [r7, #12]
 8004640:	4618      	mov	r0, r3
 8004642:	f000 f8f5 	bl	8004830 <SMA_SetHardwarePWM>
}
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	240028a0 	.word	0x240028a0
 8004650:	00000000 	.word	0x00000000
 8004654:	3ecccccd 	.word	0x3ecccccd
 8004658:	42c80000 	.word	0x42c80000

0800465c <SMA_UpdateForceControl>:

static void SMA_UpdateForceControl(uint8_t ch, float dt)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	ed87 0a00 	vstr	s0, [r7]
 8004668:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800466a:	79fa      	ldrb	r2, [r7, #7]
 800466c:	4613      	mov	r3, r2
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	4413      	add	r3, r2
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4a26      	ldr	r2, [pc, #152]	@ (8004710 <SMA_UpdateForceControl+0xb4>)
 8004676:	4413      	add	r3, r2
 8004678:	613b      	str	r3, [r7, #16]

    if (channel->overtemp_flag) {
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <SMA_UpdateForceControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004684:	79fb      	ldrb	r3, [r7, #7]
 8004686:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8004714 <SMA_UpdateForceControl+0xb8>
 800468a:	4618      	mov	r0, r3
 800468c:	f000 f8d0 	bl	8004830 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	60da      	str	r2, [r3, #12]
        return;
 8004698:	e036      	b.n	8004708 <SMA_UpdateForceControl+0xac>
    }

    const SensorData_t *sensor = Sensor_GetData();
 800469a:	f7ff f9eb 	bl	8003a74 <Sensor_GetData>
 800469e:	60f8      	str	r0, [r7, #12]
    if (sensor == NULL) {
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d02f      	beq.n	8004706 <SMA_UpdateForceControl+0xaa>
        return;
    }

    float current_force = 0.0f;
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]
    if (ch < SENSOR_FORCE_CH) {
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d80e      	bhi.n	80046d0 <SMA_UpdateForceControl+0x74>
        current_force = (float)sensor->can.biotorq[ch] / 100.0f;
 80046b2:	79fa      	ldrb	r2, [r7, #7]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	3204      	adds	r2, #4
 80046b8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80046bc:	ee07 3a90 	vmov	s15, r3
 80046c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046c4:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8004718 <SMA_UpdateForceControl+0xbc>
 80046c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046cc:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    float pwm_output = SMA_PID_Compute(&channel->pid,
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f103 0218 	add.w	r2, r3, #24
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80046dc:	ed97 1a00 	vldr	s2, [r7]
 80046e0:	edd7 0a05 	vldr	s1, [r7, #20]
 80046e4:	eeb0 0a67 	vmov.f32	s0, s15
 80046e8:	4610      	mov	r0, r2
 80046ea:	f000 f91b 	bl	8004924 <SMA_PID_Compute>
 80046ee:	ed87 0a02 	vstr	s0, [r7, #8]
                                        channel->target_force,
                                        current_force,
                                        dt);

    channel->pwm_duty = pwm_output;
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 80046f8:	79fb      	ldrb	r3, [r7, #7]
 80046fa:	ed97 0a02 	vldr	s0, [r7, #8]
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 f896 	bl	8004830 <SMA_SetHardwarePWM>
 8004704:	e000      	b.n	8004708 <SMA_UpdateForceControl+0xac>
        return;
 8004706:	bf00      	nop
}
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	240028a0 	.word	0x240028a0
 8004714:	00000000 	.word	0x00000000
 8004718:	42c80000 	.word	0x42c80000

0800471c <SMA_SafetyCheck>:

static void SMA_SafetyCheck(uint8_t ch)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af02      	add	r7, sp, #8
 8004722:	4603      	mov	r3, r0
 8004724:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004726:	79fa      	ldrb	r2, [r7, #7]
 8004728:	4613      	mov	r3, r2
 800472a:	011b      	lsls	r3, r3, #4
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4a22      	ldr	r2, [pc, #136]	@ (80047bc <SMA_SafetyCheck+0xa0>)
 8004732:	4413      	add	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]

    if (channel->current_temp >= SMA_TEMP_MAX_CRIT) {
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	edd3 7a02 	vldr	s15, [r3, #8]
 800473c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80047c0 <SMA_SafetyCheck+0xa4>
 8004740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004748:	db1c      	blt.n	8004784 <SMA_SafetyCheck+0x68>
        if (!channel->overtemp_flag) {
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004750:	2b00      	cmp	r3, #0
 8004752:	d12e      	bne.n	80047b2 <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 1;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            SMA_SetHardwarePWM(ch, 0.0f);
 800475c:	79fb      	ldrb	r3, [r7, #7]
 800475e:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 80047c4 <SMA_SafetyCheck+0xa8>
 8004762:	4618      	mov	r0, r3
 8004764:	f000 f864 	bl	8004830 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f04f 0200 	mov.w	r2, #0
 800476e:	60da      	str	r2, [r3, #12]

            REPORT_ERROR_MSG("Critical overtemp - shutdown");
 8004770:	4b15      	ldr	r3, [pc, #84]	@ (80047c8 <SMA_SafetyCheck+0xac>)
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	2300      	movs	r3, #0
 8004776:	f240 12df 	movw	r2, #479	@ 0x1df
 800477a:	4914      	ldr	r1, [pc, #80]	@ (80047cc <SMA_SafetyCheck+0xb0>)
 800477c:	4814      	ldr	r0, [pc, #80]	@ (80047d0 <SMA_SafetyCheck+0xb4>)
 800477e:	f7fd f955 	bl	8001a2c <ReportError>
        if (channel->overtemp_flag) {
            channel->overtemp_flag = 0;
            REPORT_INFO_MSG("Temp normal - resume");
        }
    }
}
 8004782:	e016      	b.n	80047b2 <SMA_SafetyCheck+0x96>
    else if (channel->current_temp < (SMA_TEMP_MAX_SAFE - 5.0f)) {
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	edd3 7a02 	vldr	s15, [r3, #8]
 800478a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80047d4 <SMA_SafetyCheck+0xb8>
 800478e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004796:	d400      	bmi.n	800479a <SMA_SafetyCheck+0x7e>
}
 8004798:	e00b      	b.n	80047b2 <SMA_SafetyCheck+0x96>
        if (channel->overtemp_flag) {
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d006      	beq.n	80047b2 <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 0;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            REPORT_INFO_MSG("Temp normal - resume");
 80047ac:	480a      	ldr	r0, [pc, #40]	@ (80047d8 <SMA_SafetyCheck+0xbc>)
 80047ae:	f7fd f995 	bl	8001adc <LogFifo_Push>
}
 80047b2:	bf00      	nop
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	240028a0 	.word	0x240028a0
 80047c0:	42f00000 	.word	0x42f00000
 80047c4:	00000000 	.word	0x00000000
 80047c8:	0801f0c4 	.word	0x0801f0c4
 80047cc:	0801f004 	.word	0x0801f004
 80047d0:	0801f3d0 	.word	0x0801f3d0
 80047d4:	42be0000 	.word	0x42be0000
 80047d8:	0801f0e4 	.word	0x0801f0e4

080047dc <SMA_Clamp>:

static inline float SMA_Clamp(float value, float min, float max)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	ed87 0a03 	vstr	s0, [r7, #12]
 80047e6:	edc7 0a02 	vstr	s1, [r7, #8]
 80047ea:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 80047ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80047f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80047f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047fe:	d501      	bpl.n	8004804 <SMA_Clamp+0x28>
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	e00b      	b.n	800481c <SMA_Clamp+0x40>
    if (value > max) return max;
 8004804:	ed97 7a03 	vldr	s14, [r7, #12]
 8004808:	edd7 7a01 	vldr	s15, [r7, #4]
 800480c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004814:	dd01      	ble.n	800481a <SMA_Clamp+0x3e>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	e000      	b.n	800481c <SMA_Clamp+0x40>
    return value;
 800481a:	68fb      	ldr	r3, [r7, #12]
}
 800481c:	ee07 3a90 	vmov	s15, r3
 8004820:	eeb0 0a67 	vmov.f32	s0, s15
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
	...

08004830 <SMA_SetHardwarePWM>:

void SMA_SetHardwarePWM(uint8_t ch, float duty_pct)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	4603      	mov	r3, r0
 8004838:	ed87 0a00 	vstr	s0, [r7]
 800483c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800483e:	79fb      	ldrb	r3, [r7, #7]
 8004840:	2b05      	cmp	r3, #5
 8004842:	d865      	bhi.n	8004910 <SMA_SetHardwarePWM+0xe0>
        return;
    }

    duty_pct = SMA_Clamp(duty_pct, 0.0f, 100.0f);
 8004844:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 8004918 <SMA_SetHardwarePWM+0xe8>
 8004848:	eddf 0a34 	vldr	s1, [pc, #208]	@ 800491c <SMA_SetHardwarePWM+0xec>
 800484c:	ed97 0a00 	vldr	s0, [r7]
 8004850:	f7ff ffc4 	bl	80047dc <SMA_Clamp>
 8004854:	ed87 0a00 	vstr	s0, [r7]

    TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004858:	79fb      	ldrb	r3, [r7, #7]
 800485a:	4a31      	ldr	r2, [pc, #196]	@ (8004920 <SMA_SetHardwarePWM+0xf0>)
 800485c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004860:	617b      	str	r3, [r7, #20]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004868:	613b      	str	r3, [r7, #16]
    uint32_t ccr = (uint32_t)((duty_pct * (float)arr) / 100.0f);
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	ee07 3a90 	vmov	s15, r3
 8004870:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004874:	edd7 7a00 	vldr	s15, [r7]
 8004878:	ee27 7a27 	vmul.f32	s14, s14, s15
 800487c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004918 <SMA_SetHardwarePWM+0xe8>
 8004880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004888:	ee17 3a90 	vmov	r3, s15
 800488c:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(htim, pwm_map[ch].channel, ccr);
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <SMA_SetHardwarePWM+0xf0>)
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	4413      	add	r3, r2
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d104      	bne.n	80048a6 <SMA_SetHardwarePWM+0x76>
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80048a4:	e035      	b.n	8004912 <SMA_SetHardwarePWM+0xe2>
 80048a6:	79fb      	ldrb	r3, [r7, #7]
 80048a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004920 <SMA_SetHardwarePWM+0xf0>)
 80048aa:	00db      	lsls	r3, r3, #3
 80048ac:	4413      	add	r3, r2
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d104      	bne.n	80048be <SMA_SetHardwarePWM+0x8e>
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6393      	str	r3, [r2, #56]	@ 0x38
 80048bc:	e029      	b.n	8004912 <SMA_SetHardwarePWM+0xe2>
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	4a17      	ldr	r2, [pc, #92]	@ (8004920 <SMA_SetHardwarePWM+0xf0>)
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	4413      	add	r3, r2
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	d104      	bne.n	80048d6 <SMA_SetHardwarePWM+0xa6>
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80048d4:	e01d      	b.n	8004912 <SMA_SetHardwarePWM+0xe2>
 80048d6:	79fb      	ldrb	r3, [r7, #7]
 80048d8:	4a11      	ldr	r2, [pc, #68]	@ (8004920 <SMA_SetHardwarePWM+0xf0>)
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	4413      	add	r3, r2
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	2b0c      	cmp	r3, #12
 80048e2:	d104      	bne.n	80048ee <SMA_SetHardwarePWM+0xbe>
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ec:	e011      	b.n	8004912 <SMA_SetHardwarePWM+0xe2>
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	4a0b      	ldr	r2, [pc, #44]	@ (8004920 <SMA_SetHardwarePWM+0xf0>)
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	4413      	add	r3, r2
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2b10      	cmp	r3, #16
 80048fa:	d104      	bne.n	8004906 <SMA_SetHardwarePWM+0xd6>
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6593      	str	r3, [r2, #88]	@ 0x58
 8004904:	e005      	b.n	8004912 <SMA_SetHardwarePWM+0xe2>
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800490e:	e000      	b.n	8004912 <SMA_SetHardwarePWM+0xe2>
        return;
 8004910:	bf00      	nop
}
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	42c80000 	.word	0x42c80000
 800491c:	00000000 	.word	0x00000000
 8004920:	0801f330 	.word	0x0801f330

08004924 <SMA_PID_Compute>:

float SMA_PID_Compute(SMA_PID_t *pid, float setpoint, float measurement, float dt)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08c      	sub	sp, #48	@ 0x30
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004930:	edc7 0a01 	vstr	s1, [r7, #4]
 8004934:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL || dt <= 0.0f) {
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d006      	beq.n	800494c <SMA_PID_Compute+0x28>
 800493e:	edd7 7a00 	vldr	s15, [r7]
 8004942:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494a:	d802      	bhi.n	8004952 <SMA_PID_Compute+0x2e>
        return 0.0f;
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	e074      	b.n	8004a3c <SMA_PID_Compute+0x118>
    }

    float error = setpoint - measurement;
 8004952:	ed97 7a02 	vldr	s14, [r7, #8]
 8004956:	edd7 7a01 	vldr	s15, [r7, #4]
 800495a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800495e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p_term = pid->kp * error;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	edd3 7a00 	vldr	s15, [r3]
 8004968:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800496c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004970:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    pid->integral += error * dt;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	ed93 7a03 	vldr	s14, [r3, #12]
 800497a:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800497e:	edd7 7a00 	vldr	s15, [r7]
 8004982:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	edc3 7a03 	vstr	s15, [r3, #12]
    float max_integral = 50.0f;
 8004990:	4b2e      	ldr	r3, [pc, #184]	@ (8004a4c <SMA_PID_Compute+0x128>)
 8004992:	627b      	str	r3, [r7, #36]	@ 0x24
    pid->integral = SMA_Clamp(pid->integral, -max_integral, max_integral);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	ed93 7a03 	vldr	s14, [r3, #12]
 800499a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800499e:	eef1 7a67 	vneg.f32	s15, s15
 80049a2:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 80049a6:	eef0 0a67 	vmov.f32	s1, s15
 80049aa:	eeb0 0a47 	vmov.f32	s0, s14
 80049ae:	f7ff ff15 	bl	80047dc <SMA_Clamp>
 80049b2:	eef0 7a40 	vmov.f32	s15, s0
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_term = pid->ki * pid->integral;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	ed93 7a01 	vldr	s14, [r3, #4]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	edd3 7a03 	vldr	s15, [r3, #12]
 80049c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049cc:	edc7 7a08 	vstr	s15, [r7, #32]

    float derivative = (error - pid->prev_error) / dt;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	edd3 7a04 	vldr	s15, [r3, #16]
 80049d6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80049da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80049de:	ed97 7a00 	vldr	s14, [r7]
 80049e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049e6:	edc7 7a07 	vstr	s15, [r7, #28]
    float d_term = pid->kd * derivative;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80049f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80049f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f8:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = p_term + i_term + d_term;
 80049fc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a00:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a08:	ed97 7a06 	vldr	s14, [r7, #24]
 8004a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a10:	edc7 7a05 	vstr	s15, [r7, #20]
    output = SMA_Clamp(output, pid->output_min, pid->output_max);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	edd3 7a05 	vldr	s15, [r3, #20]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	ed93 7a06 	vldr	s14, [r3, #24]
 8004a20:	eeb0 1a47 	vmov.f32	s2, s14
 8004a24:	eef0 0a67 	vmov.f32	s1, s15
 8004a28:	ed97 0a05 	vldr	s0, [r7, #20]
 8004a2c:	f7ff fed6 	bl	80047dc <SMA_Clamp>
 8004a30:	ed87 0a05 	vstr	s0, [r7, #20]

    pid->prev_error = error;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a38:	611a      	str	r2, [r3, #16]

    return output;
 8004a3a:	697b      	ldr	r3, [r7, #20]
}
 8004a3c:	ee07 3a90 	vmov	s15, r3
 8004a40:	eeb0 0a67 	vmov.f32	s0, s15
 8004a44:	3730      	adds	r7, #48	@ 0x30
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	42480000 	.word	0x42480000

08004a50 <SMA_PID_Reset>:

void SMA_PID_Reset(SMA_PID_t *pid)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
    if (pid == NULL) {
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d008      	beq.n	8004a70 <SMA_PID_Reset+0x20>
        return;
    }

    pid->integral = 0.0f;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f04f 0200 	mov.w	r2, #0
 8004a64:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	611a      	str	r2, [r3, #16]
 8004a6e:	e000      	b.n	8004a72 <SMA_PID_Reset+0x22>
        return;
 8004a70:	bf00      	nop
}
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <SMA_CalculateFanDuty>:

static float SMA_CalculateFanDuty(float current_temp, float target_temp)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	ed87 0a01 	vstr	s0, [r7, #4]
 8004a86:	edc7 0a00 	vstr	s1, [r7]
    if (target_temp <= 0.0f) {
 8004a8a:	edd7 7a00 	vldr	s15, [r7]
 8004a8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a96:	d802      	bhi.n	8004a9e <SMA_CalculateFanDuty+0x22>
        return 0.0f;
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	e031      	b.n	8004b02 <SMA_CalculateFanDuty+0x86>
    }

    float temp_diff = current_temp - target_temp;
 8004a9e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004aa2:	edd7 7a00 	vldr	s15, [r7]
 8004aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aaa:	edc7 7a03 	vstr	s15, [r7, #12]

    if (temp_diff <= FAN_TEMP_DIFF_OFF) {
 8004aae:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ab2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004ab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004abe:	d802      	bhi.n	8004ac6 <SMA_CalculateFanDuty+0x4a>
        return 0.0f;
 8004ac0:	f04f 0300 	mov.w	r3, #0
 8004ac4:	e01d      	b.n	8004b02 <SMA_CalculateFanDuty+0x86>
    }

    if (temp_diff >= FAN_TEMP_DIFF_FULL) {
 8004ac6:	edd7 7a03 	vldr	s15, [r7, #12]
 8004aca:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8004ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad6:	db01      	blt.n	8004adc <SMA_CalculateFanDuty+0x60>
        return FAN_DUTY_MAX;
 8004ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8004b10 <SMA_CalculateFanDuty+0x94>)
 8004ada:	e012      	b.n	8004b02 <SMA_CalculateFanDuty+0x86>
    }

    float duty = temp_diff * FAN_P_GAIN;
 8004adc:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ae0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004ae4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ae8:	edc7 7a02 	vstr	s15, [r7, #8]
    duty = SMA_Clamp(duty, 0.0f, FAN_DUTY_MAX);
 8004aec:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8004b14 <SMA_CalculateFanDuty+0x98>
 8004af0:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8004b18 <SMA_CalculateFanDuty+0x9c>
 8004af4:	ed97 0a02 	vldr	s0, [r7, #8]
 8004af8:	f7ff fe70 	bl	80047dc <SMA_Clamp>
 8004afc:	ed87 0a02 	vstr	s0, [r7, #8]

    return duty;
 8004b00:	68bb      	ldr	r3, [r7, #8]
}
 8004b02:	ee07 3a90 	vmov	s15, r3
 8004b06:	eeb0 0a67 	vmov.f32	s0, s15
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	42c80000 	.word	0x42c80000
 8004b14:	42c80000 	.word	0x42c80000
 8004b18:	00000000 	.word	0x00000000

08004b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b22:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <HAL_MspInit+0x38>)
 8004b24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b28:	4a0a      	ldr	r2, [pc, #40]	@ (8004b54 <HAL_MspInit+0x38>)
 8004b2a:	f043 0302 	orr.w	r3, r3, #2
 8004b2e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004b32:	4b08      	ldr	r3, [pc, #32]	@ (8004b54 <HAL_MspInit+0x38>)
 8004b34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	607b      	str	r3, [r7, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b40:	2200      	movs	r2, #0
 8004b42:	210f      	movs	r1, #15
 8004b44:	f06f 0001 	mvn.w	r0, #1
 8004b48:	f003 f8fe 	bl	8007d48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b4c:	bf00      	nop
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	58024400 	.word	0x58024400

08004b58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b090      	sub	sp, #64	@ 0x40
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b0f      	cmp	r3, #15
 8004b64:	d827      	bhi.n	8004bb6 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004b66:	2200      	movs	r2, #0
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	2036      	movs	r0, #54	@ 0x36
 8004b6c:	f003 f8ec 	bl	8007d48 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b70:	2036      	movs	r0, #54	@ 0x36
 8004b72:	f003 f903 	bl	8007d7c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8004b76:	4a29      	ldr	r2, [pc, #164]	@ (8004c1c <HAL_InitTick+0xc4>)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004b7c:	4b28      	ldr	r3, [pc, #160]	@ (8004c20 <HAL_InitTick+0xc8>)
 8004b7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b82:	4a27      	ldr	r2, [pc, #156]	@ (8004c20 <HAL_InitTick+0xc8>)
 8004b84:	f043 0310 	orr.w	r3, r3, #16
 8004b88:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b8c:	4b24      	ldr	r3, [pc, #144]	@ (8004c20 <HAL_InitTick+0xc8>)
 8004b8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b92:	f003 0310 	and.w	r3, r3, #16
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b9a:	f107 0210 	add.w	r2, r7, #16
 8004b9e:	f107 0314 	add.w	r3, r7, #20
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f00a fc67 	bl	800f478 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bac:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d106      	bne.n	8004bc2 <HAL_InitTick+0x6a>
 8004bb4:	e001      	b.n	8004bba <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e02b      	b.n	8004c12 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004bba:	f00a fc31 	bl	800f420 <HAL_RCC_GetPCLK1Freq>
 8004bbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8004bc0:	e004      	b.n	8004bcc <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004bc2:	f00a fc2d 	bl	800f420 <HAL_RCC_GetPCLK1Freq>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bce:	4a15      	ldr	r2, [pc, #84]	@ (8004c24 <HAL_InitTick+0xcc>)
 8004bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd4:	0c9b      	lsrs	r3, r3, #18
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004bda:	4b13      	ldr	r3, [pc, #76]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004bdc:	4a13      	ldr	r2, [pc, #76]	@ (8004c2c <HAL_InitTick+0xd4>)
 8004bde:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004be0:	4b11      	ldr	r3, [pc, #68]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004be2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004be6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004be8:	4a0f      	ldr	r2, [pc, #60]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bec:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004bee:	4b0e      	ldr	r3, [pc, #56]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004bfa:	480b      	ldr	r0, [pc, #44]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004bfc:	f00d f864 	bl	8011cc8 <HAL_TIM_Base_Init>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d104      	bne.n	8004c10 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004c06:	4808      	ldr	r0, [pc, #32]	@ (8004c28 <HAL_InitTick+0xd0>)
 8004c08:	f00d f8b6 	bl	8011d78 <HAL_TIM_Base_Start_IT>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	e000      	b.n	8004c12 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3740      	adds	r7, #64	@ 0x40
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	24000008 	.word	0x24000008
 8004c20:	58024400 	.word	0x58024400
 8004c24:	431bde83 	.word	0x431bde83
 8004c28:	24002a40 	.word	0x24002a40
 8004c2c:	40001000 	.word	0x40001000

08004c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c30:	b480      	push	{r7}
 8004c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004c34:	bf00      	nop
 8004c36:	e7fd      	b.n	8004c34 <NMI_Handler+0x4>

08004c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c3c:	bf00      	nop
 8004c3e:	e7fd      	b.n	8004c3c <HardFault_Handler+0x4>

08004c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c44:	bf00      	nop
 8004c46:	e7fd      	b.n	8004c44 <MemManage_Handler+0x4>

08004c48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c4c:	bf00      	nop
 8004c4e:	e7fd      	b.n	8004c4c <BusFault_Handler+0x4>

08004c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c54:	bf00      	nop
 8004c56:	e7fd      	b.n	8004c54 <UsageFault_Handler+0x4>

08004c58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c5c:	bf00      	nop
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WM_IRQ_Pin);
 8004c6a:	2010      	movs	r0, #16
 8004c6c:	f007 fa41 	bl	800c0f2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004c70:	bf00      	nop
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c78:	4802      	ldr	r0, [pc, #8]	@ (8004c84 <DMA1_Stream0_IRQHandler+0x10>)
 8004c7a:	f004 fc2b 	bl	80094d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004c7e:	bf00      	nop
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	24000274 	.word	0x24000274

08004c88 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004c8c:	4802      	ldr	r0, [pc, #8]	@ (8004c98 <FDCAN2_IT0_IRQHandler+0x10>)
 8004c8e:	f006 fbc5 	bl	800b41c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8004c92:	bf00      	nop
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	24002430 	.word	0x24002430

08004c9c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004ca0:	4802      	ldr	r0, [pc, #8]	@ (8004cac <USART3_IRQHandler+0x10>)
 8004ca2:	f00e fd27 	bl	80136f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004ca6:	bf00      	nop
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	24002c58 	.word	0x24002c58

08004cb0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004cb4:	4802      	ldr	r0, [pc, #8]	@ (8004cc0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004cb6:	f00d fa63 	bl	8012180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	24002bc0 	.word	0x24002bc0

08004cc4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004cc8:	4802      	ldr	r0, [pc, #8]	@ (8004cd4 <TIM6_DAC_IRQHandler+0x10>)
 8004cca:	f00d fa59 	bl	8012180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004cce:	bf00      	nop
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	24002a40 	.word	0x24002a40

08004cd8 <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8004cdc:	4802      	ldr	r0, [pc, #8]	@ (8004ce8 <OCTOSPI1_IRQHandler+0x10>)
 8004cde:	f008 f933 	bl	800cf48 <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 8004ce2:	bf00      	nop
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	24002730 	.word	0x24002730

08004cec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
  return 1;
 8004cf0:	2301      	movs	r3, #1
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <_kill>:

int _kill(int pid, int sig)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d06:	f016 f8a7 	bl	801ae58 <__errno>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2216      	movs	r2, #22
 8004d0e:	601a      	str	r2, [r3, #0]
  return -1;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <_exit>:

void _exit (int status)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d24:	f04f 31ff 	mov.w	r1, #4294967295
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f7ff ffe7 	bl	8004cfc <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d2e:	bf00      	nop
 8004d30:	e7fd      	b.n	8004d2e <_exit+0x12>

08004d32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b086      	sub	sp, #24
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d3e:	2300      	movs	r3, #0
 8004d40:	617b      	str	r3, [r7, #20]
 8004d42:	e00a      	b.n	8004d5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d44:	f7fc fdc2 	bl	80018cc <__io_getchar>
 8004d48:	4601      	mov	r1, r0
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	60ba      	str	r2, [r7, #8]
 8004d50:	b2ca      	uxtb	r2, r1
 8004d52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	3301      	adds	r3, #1
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	dbf0      	blt.n	8004d44 <_read+0x12>
  }

  return len;
 8004d62:	687b      	ldr	r3, [r7, #4]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]
 8004d7c:	e009      	b.n	8004d92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	60ba      	str	r2, [r7, #8]
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7fc fd88 	bl	800189c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	dbf1      	blt.n	8004d7e <_write+0x12>
  }
  return len;
 8004d9a:	687b      	ldr	r3, [r7, #4]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3718      	adds	r7, #24
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <_close>:

int _close(int file)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004dcc:	605a      	str	r2, [r3, #4]
  return 0;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <_isatty>:

int _isatty(int file)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004de4:	2301      	movs	r3, #1
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b085      	sub	sp, #20
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e14:	4a14      	ldr	r2, [pc, #80]	@ (8004e68 <_sbrk+0x5c>)
 8004e16:	4b15      	ldr	r3, [pc, #84]	@ (8004e6c <_sbrk+0x60>)
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e20:	4b13      	ldr	r3, [pc, #76]	@ (8004e70 <_sbrk+0x64>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d102      	bne.n	8004e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e28:	4b11      	ldr	r3, [pc, #68]	@ (8004e70 <_sbrk+0x64>)
 8004e2a:	4a12      	ldr	r2, [pc, #72]	@ (8004e74 <_sbrk+0x68>)
 8004e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e2e:	4b10      	ldr	r3, [pc, #64]	@ (8004e70 <_sbrk+0x64>)
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4413      	add	r3, r2
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d207      	bcs.n	8004e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e3c:	f016 f80c 	bl	801ae58 <__errno>
 8004e40:	4603      	mov	r3, r0
 8004e42:	220c      	movs	r2, #12
 8004e44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e46:	f04f 33ff 	mov.w	r3, #4294967295
 8004e4a:	e009      	b.n	8004e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e4c:	4b08      	ldr	r3, [pc, #32]	@ (8004e70 <_sbrk+0x64>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e52:	4b07      	ldr	r3, [pc, #28]	@ (8004e70 <_sbrk+0x64>)
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4413      	add	r3, r2
 8004e5a:	4a05      	ldr	r2, [pc, #20]	@ (8004e70 <_sbrk+0x64>)
 8004e5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3718      	adds	r7, #24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	24050000 	.word	0x24050000
 8004e6c:	00000400 	.word	0x00000400
 8004e70:	24002a8c 	.word	0x24002a8c
 8004e74:	24014230 	.word	0x24014230

08004e78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e7c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f78 <SystemInit+0x100>)
 8004e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e82:	4a3d      	ldr	r2, [pc, #244]	@ (8004f78 <SystemInit+0x100>)
 8004e84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f7c <SystemInit+0x104>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	2b06      	cmp	r3, #6
 8004e96:	d807      	bhi.n	8004ea8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004e98:	4b38      	ldr	r3, [pc, #224]	@ (8004f7c <SystemInit+0x104>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f023 030f 	bic.w	r3, r3, #15
 8004ea0:	4a36      	ldr	r2, [pc, #216]	@ (8004f7c <SystemInit+0x104>)
 8004ea2:	f043 0307 	orr.w	r3, r3, #7
 8004ea6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004ea8:	4b35      	ldr	r3, [pc, #212]	@ (8004f80 <SystemInit+0x108>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a34      	ldr	r2, [pc, #208]	@ (8004f80 <SystemInit+0x108>)
 8004eae:	f043 0301 	orr.w	r3, r3, #1
 8004eb2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004eb4:	4b32      	ldr	r3, [pc, #200]	@ (8004f80 <SystemInit+0x108>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004eba:	4b31      	ldr	r3, [pc, #196]	@ (8004f80 <SystemInit+0x108>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	4930      	ldr	r1, [pc, #192]	@ (8004f80 <SystemInit+0x108>)
 8004ec0:	4b30      	ldr	r3, [pc, #192]	@ (8004f84 <SystemInit+0x10c>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8004f7c <SystemInit+0x104>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0308 	and.w	r3, r3, #8
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d007      	beq.n	8004ee2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f7c <SystemInit+0x104>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f023 030f 	bic.w	r3, r3, #15
 8004eda:	4a28      	ldr	r2, [pc, #160]	@ (8004f7c <SystemInit+0x104>)
 8004edc:	f043 0307 	orr.w	r3, r3, #7
 8004ee0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004ee2:	4b27      	ldr	r3, [pc, #156]	@ (8004f80 <SystemInit+0x108>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004ee8:	4b25      	ldr	r3, [pc, #148]	@ (8004f80 <SystemInit+0x108>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004eee:	4b24      	ldr	r3, [pc, #144]	@ (8004f80 <SystemInit+0x108>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004ef4:	4b22      	ldr	r3, [pc, #136]	@ (8004f80 <SystemInit+0x108>)
 8004ef6:	4a24      	ldr	r2, [pc, #144]	@ (8004f88 <SystemInit+0x110>)
 8004ef8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004efa:	4b21      	ldr	r3, [pc, #132]	@ (8004f80 <SystemInit+0x108>)
 8004efc:	4a23      	ldr	r2, [pc, #140]	@ (8004f8c <SystemInit+0x114>)
 8004efe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004f00:	4b1f      	ldr	r3, [pc, #124]	@ (8004f80 <SystemInit+0x108>)
 8004f02:	4a23      	ldr	r2, [pc, #140]	@ (8004f90 <SystemInit+0x118>)
 8004f04:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004f06:	4b1e      	ldr	r3, [pc, #120]	@ (8004f80 <SystemInit+0x108>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004f80 <SystemInit+0x108>)
 8004f0e:	4a20      	ldr	r2, [pc, #128]	@ (8004f90 <SystemInit+0x118>)
 8004f10:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004f12:	4b1b      	ldr	r3, [pc, #108]	@ (8004f80 <SystemInit+0x108>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004f18:	4b19      	ldr	r3, [pc, #100]	@ (8004f80 <SystemInit+0x108>)
 8004f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8004f90 <SystemInit+0x118>)
 8004f1c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004f1e:	4b18      	ldr	r3, [pc, #96]	@ (8004f80 <SystemInit+0x108>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f24:	4b16      	ldr	r3, [pc, #88]	@ (8004f80 <SystemInit+0x108>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a15      	ldr	r2, [pc, #84]	@ (8004f80 <SystemInit+0x108>)
 8004f2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f2e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004f30:	4b13      	ldr	r3, [pc, #76]	@ (8004f80 <SystemInit+0x108>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004f36:	4b12      	ldr	r3, [pc, #72]	@ (8004f80 <SystemInit+0x108>)
 8004f38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d113      	bne.n	8004f6c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f44:	4b0e      	ldr	r3, [pc, #56]	@ (8004f80 <SystemInit+0x108>)
 8004f46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8004f80 <SystemInit+0x108>)
 8004f4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004f54:	4b0f      	ldr	r3, [pc, #60]	@ (8004f94 <SystemInit+0x11c>)
 8004f56:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004f5a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f5c:	4b08      	ldr	r3, [pc, #32]	@ (8004f80 <SystemInit+0x108>)
 8004f5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f62:	4a07      	ldr	r2, [pc, #28]	@ (8004f80 <SystemInit+0x108>)
 8004f64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004f6c:	bf00      	nop
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	e000ed00 	.word	0xe000ed00
 8004f7c:	52002000 	.word	0x52002000
 8004f80:	58024400 	.word	0x58024400
 8004f84:	eaf6ed7f 	.word	0xeaf6ed7f
 8004f88:	02020200 	.word	0x02020200
 8004f8c:	01ff0000 	.word	0x01ff0000
 8004f90:	01010280 	.word	0x01010280
 8004f94:	52004000 	.word	0x52004000

08004f98 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8004f9c:	4b09      	ldr	r3, [pc, #36]	@ (8004fc4 <ExitRun0Mode+0x2c>)
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	4a08      	ldr	r2, [pc, #32]	@ (8004fc4 <ExitRun0Mode+0x2c>)
 8004fa2:	f023 0302 	bic.w	r3, r3, #2
 8004fa6:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004fa8:	bf00      	nop
 8004faa:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <ExitRun0Mode+0x2c>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0f9      	beq.n	8004faa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004fb6:	bf00      	nop
 8004fb8:	bf00      	nop
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	58024800 	.word	0x58024800

08004fc8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08e      	sub	sp, #56	@ 0x38
 8004fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004fce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	601a      	str	r2, [r3, #0]
 8004fd6:	605a      	str	r2, [r3, #4]
 8004fd8:	609a      	str	r2, [r3, #8]
 8004fda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fdc:	f107 031c 	add.w	r3, r7, #28
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	605a      	str	r2, [r3, #4]
 8004fe6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004fe8:	463b      	mov	r3, r7
 8004fea:	2200      	movs	r2, #0
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	605a      	str	r2, [r3, #4]
 8004ff0:	609a      	str	r2, [r3, #8]
 8004ff2:	60da      	str	r2, [r3, #12]
 8004ff4:	611a      	str	r2, [r3, #16]
 8004ff6:	615a      	str	r2, [r3, #20]
 8004ff8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004ffa:	4b32      	ldr	r3, [pc, #200]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 8004ffc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005000:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8005002:	4b30      	ldr	r3, [pc, #192]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 8005004:	2231      	movs	r2, #49	@ 0x31
 8005006:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005008:	4b2e      	ldr	r3, [pc, #184]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 800500a:	2200      	movs	r2, #0
 800500c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800500e:	4b2d      	ldr	r3, [pc, #180]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 8005010:	2263      	movs	r2, #99	@ 0x63
 8005012:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005014:	4b2b      	ldr	r3, [pc, #172]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 8005016:	2200      	movs	r2, #0
 8005018:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800501a:	4b2a      	ldr	r3, [pc, #168]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 800501c:	2200      	movs	r2, #0
 800501e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005020:	4828      	ldr	r0, [pc, #160]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 8005022:	f00c fe51 	bl	8011cc8 <HAL_TIM_Base_Init>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800502c:	f7fd ffbe 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005030:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005034:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005036:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800503a:	4619      	mov	r1, r3
 800503c:	4821      	ldr	r0, [pc, #132]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 800503e:	f00d fabb 	bl	80125b8 <HAL_TIM_ConfigClockSource>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005048:	f7fd ffb0 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800504c:	481d      	ldr	r0, [pc, #116]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 800504e:	f00c ff19 	bl	8011e84 <HAL_TIM_PWM_Init>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d001      	beq.n	800505c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005058:	f7fd ffa8 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800505c:	2300      	movs	r3, #0
 800505e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005060:	2300      	movs	r3, #0
 8005062:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005064:	f107 031c 	add.w	r3, r7, #28
 8005068:	4619      	mov	r1, r3
 800506a:	4816      	ldr	r0, [pc, #88]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 800506c:	f00e f80a 	bl	8013084 <HAL_TIMEx_MasterConfigSynchronization>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005076:	f7fd ff99 	bl	8002fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800507a:	2360      	movs	r3, #96	@ 0x60
 800507c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800507e:	2300      	movs	r3, #0
 8005080:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005082:	2300      	movs	r3, #0
 8005084:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005086:	2300      	movs	r3, #0
 8005088:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800508a:	463b      	mov	r3, r7
 800508c:	2200      	movs	r2, #0
 800508e:	4619      	mov	r1, r3
 8005090:	480c      	ldr	r0, [pc, #48]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 8005092:	f00d f97d 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d001      	beq.n	80050a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800509c:	f7fd ff86 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80050a0:	463b      	mov	r3, r7
 80050a2:	2204      	movs	r2, #4
 80050a4:	4619      	mov	r1, r3
 80050a6:	4807      	ldr	r0, [pc, #28]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 80050a8:	f00d f972 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80050b2:	f7fd ff7b 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80050b6:	4803      	ldr	r0, [pc, #12]	@ (80050c4 <MX_TIM2_Init+0xfc>)
 80050b8:	f000 faec 	bl	8005694 <HAL_TIM_MspPostInit>

}
 80050bc:	bf00      	nop
 80050be:	3738      	adds	r7, #56	@ 0x38
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	24002a90 	.word	0x24002a90

080050c8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08e      	sub	sp, #56	@ 0x38
 80050cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80050ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]
 80050d6:	605a      	str	r2, [r3, #4]
 80050d8:	609a      	str	r2, [r3, #8]
 80050da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050dc:	f107 031c 	add.w	r3, r7, #28
 80050e0:	2200      	movs	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	605a      	str	r2, [r3, #4]
 80050e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80050e8:	463b      	mov	r3, r7
 80050ea:	2200      	movs	r2, #0
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	605a      	str	r2, [r3, #4]
 80050f0:	609a      	str	r2, [r3, #8]
 80050f2:	60da      	str	r2, [r3, #12]
 80050f4:	611a      	str	r2, [r3, #16]
 80050f6:	615a      	str	r2, [r3, #20]
 80050f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80050fa:	4b32      	ldr	r3, [pc, #200]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 80050fc:	4a32      	ldr	r2, [pc, #200]	@ (80051c8 <MX_TIM3_Init+0x100>)
 80050fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 8005100:	4b30      	ldr	r3, [pc, #192]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 8005102:	2231      	movs	r2, #49	@ 0x31
 8005104:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005106:	4b2f      	ldr	r3, [pc, #188]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 8005108:	2200      	movs	r2, #0
 800510a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800510c:	4b2d      	ldr	r3, [pc, #180]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 800510e:	2263      	movs	r2, #99	@ 0x63
 8005110:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005112:	4b2c      	ldr	r3, [pc, #176]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 8005114:	2200      	movs	r2, #0
 8005116:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005118:	4b2a      	ldr	r3, [pc, #168]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 800511a:	2200      	movs	r2, #0
 800511c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800511e:	4829      	ldr	r0, [pc, #164]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 8005120:	f00c fdd2 	bl	8011cc8 <HAL_TIM_Base_Init>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800512a:	f7fd ff3f 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800512e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005132:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005138:	4619      	mov	r1, r3
 800513a:	4822      	ldr	r0, [pc, #136]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 800513c:	f00d fa3c 	bl	80125b8 <HAL_TIM_ConfigClockSource>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005146:	f7fd ff31 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800514a:	481e      	ldr	r0, [pc, #120]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 800514c:	f00c fe9a 	bl	8011e84 <HAL_TIM_PWM_Init>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005156:	f7fd ff29 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800515a:	2300      	movs	r3, #0
 800515c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800515e:	2300      	movs	r3, #0
 8005160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005162:	f107 031c 	add.w	r3, r7, #28
 8005166:	4619      	mov	r1, r3
 8005168:	4816      	ldr	r0, [pc, #88]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 800516a:	f00d ff8b 	bl	8013084 <HAL_TIMEx_MasterConfigSynchronization>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005174:	f7fd ff1a 	bl	8002fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005178:	2360      	movs	r3, #96	@ 0x60
 800517a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800517c:	2300      	movs	r3, #0
 800517e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005180:	2300      	movs	r3, #0
 8005182:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005184:	2300      	movs	r3, #0
 8005186:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005188:	463b      	mov	r3, r7
 800518a:	2200      	movs	r2, #0
 800518c:	4619      	mov	r1, r3
 800518e:	480d      	ldr	r0, [pc, #52]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 8005190:	f00d f8fe 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800519a:	f7fd ff07 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800519e:	463b      	mov	r3, r7
 80051a0:	2204      	movs	r2, #4
 80051a2:	4619      	mov	r1, r3
 80051a4:	4807      	ldr	r0, [pc, #28]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 80051a6:	f00d f8f3 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d001      	beq.n	80051b4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80051b0:	f7fd fefc 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80051b4:	4803      	ldr	r0, [pc, #12]	@ (80051c4 <MX_TIM3_Init+0xfc>)
 80051b6:	f000 fa6d 	bl	8005694 <HAL_TIM_MspPostInit>

}
 80051ba:	bf00      	nop
 80051bc:	3738      	adds	r7, #56	@ 0x38
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	24002adc 	.word	0x24002adc
 80051c8:	40000400 	.word	0x40000400

080051cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08e      	sub	sp, #56	@ 0x38
 80051d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80051d6:	2200      	movs	r2, #0
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	605a      	str	r2, [r3, #4]
 80051dc:	609a      	str	r2, [r3, #8]
 80051de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051e0:	f107 031c 	add.w	r3, r7, #28
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	605a      	str	r2, [r3, #4]
 80051ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051ec:	463b      	mov	r3, r7
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	605a      	str	r2, [r3, #4]
 80051f4:	609a      	str	r2, [r3, #8]
 80051f6:	60da      	str	r2, [r3, #12]
 80051f8:	611a      	str	r2, [r3, #16]
 80051fa:	615a      	str	r2, [r3, #20]
 80051fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80051fe:	4b32      	ldr	r3, [pc, #200]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005200:	4a32      	ldr	r2, [pc, #200]	@ (80052cc <MX_TIM4_Init+0x100>)
 8005202:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 8005204:	4b30      	ldr	r3, [pc, #192]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005206:	2231      	movs	r2, #49	@ 0x31
 8005208:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800520a:	4b2f      	ldr	r3, [pc, #188]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 800520c:	2200      	movs	r2, #0
 800520e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8005210:	4b2d      	ldr	r3, [pc, #180]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005212:	2263      	movs	r2, #99	@ 0x63
 8005214:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005216:	4b2c      	ldr	r3, [pc, #176]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005218:	2200      	movs	r2, #0
 800521a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800521c:	4b2a      	ldr	r3, [pc, #168]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 800521e:	2200      	movs	r2, #0
 8005220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005222:	4829      	ldr	r0, [pc, #164]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005224:	f00c fd50 	bl	8011cc8 <HAL_TIM_Base_Init>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800522e:	f7fd febd 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005232:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005236:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005238:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800523c:	4619      	mov	r1, r3
 800523e:	4822      	ldr	r0, [pc, #136]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005240:	f00d f9ba 	bl	80125b8 <HAL_TIM_ConfigClockSource>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800524a:	f7fd feaf 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800524e:	481e      	ldr	r0, [pc, #120]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005250:	f00c fe18 	bl	8011e84 <HAL_TIM_PWM_Init>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800525a:	f7fd fea7 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800525e:	2300      	movs	r3, #0
 8005260:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005262:	2300      	movs	r3, #0
 8005264:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005266:	f107 031c 	add.w	r3, r7, #28
 800526a:	4619      	mov	r1, r3
 800526c:	4816      	ldr	r0, [pc, #88]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 800526e:	f00d ff09 	bl	8013084 <HAL_TIMEx_MasterConfigSynchronization>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d001      	beq.n	800527c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005278:	f7fd fe98 	bl	8002fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800527c:	2360      	movs	r3, #96	@ 0x60
 800527e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005284:	2300      	movs	r3, #0
 8005286:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005288:	2300      	movs	r3, #0
 800528a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800528c:	463b      	mov	r3, r7
 800528e:	2200      	movs	r2, #0
 8005290:	4619      	mov	r1, r3
 8005292:	480d      	ldr	r0, [pc, #52]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 8005294:	f00d f87c 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800529e:	f7fd fe85 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80052a2:	463b      	mov	r3, r7
 80052a4:	2204      	movs	r2, #4
 80052a6:	4619      	mov	r1, r3
 80052a8:	4807      	ldr	r0, [pc, #28]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 80052aa:	f00d f871 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80052b4:	f7fd fe7a 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80052b8:	4803      	ldr	r0, [pc, #12]	@ (80052c8 <MX_TIM4_Init+0xfc>)
 80052ba:	f000 f9eb 	bl	8005694 <HAL_TIM_MspPostInit>

}
 80052be:	bf00      	nop
 80052c0:	3738      	adds	r7, #56	@ 0x38
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	24002b28 	.word	0x24002b28
 80052cc:	40000800 	.word	0x40000800

080052d0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052d6:	f107 0310 	add.w	r3, r7, #16
 80052da:	2200      	movs	r2, #0
 80052dc:	601a      	str	r2, [r3, #0]
 80052de:	605a      	str	r2, [r3, #4]
 80052e0:	609a      	str	r2, [r3, #8]
 80052e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052e4:	1d3b      	adds	r3, r7, #4
 80052e6:	2200      	movs	r2, #0
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	605a      	str	r2, [r3, #4]
 80052ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80052ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005368 <MX_TIM5_Init+0x98>)
 80052f0:	4a1e      	ldr	r2, [pc, #120]	@ (800536c <MX_TIM5_Init+0x9c>)
 80052f2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 500-1;
 80052f4:	4b1c      	ldr	r3, [pc, #112]	@ (8005368 <MX_TIM5_Init+0x98>)
 80052f6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80052fa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005368 <MX_TIM5_Init+0x98>)
 80052fe:	2200      	movs	r2, #0
 8005300:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 8005302:	4b19      	ldr	r3, [pc, #100]	@ (8005368 <MX_TIM5_Init+0x98>)
 8005304:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8005308:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800530a:	4b17      	ldr	r3, [pc, #92]	@ (8005368 <MX_TIM5_Init+0x98>)
 800530c:	2200      	movs	r2, #0
 800530e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005310:	4b15      	ldr	r3, [pc, #84]	@ (8005368 <MX_TIM5_Init+0x98>)
 8005312:	2200      	movs	r2, #0
 8005314:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005316:	4814      	ldr	r0, [pc, #80]	@ (8005368 <MX_TIM5_Init+0x98>)
 8005318:	f00c fcd6 	bl	8011cc8 <HAL_TIM_Base_Init>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8005322:	f7fd fe43 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005326:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800532a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800532c:	f107 0310 	add.w	r3, r7, #16
 8005330:	4619      	mov	r1, r3
 8005332:	480d      	ldr	r0, [pc, #52]	@ (8005368 <MX_TIM5_Init+0x98>)
 8005334:	f00d f940 	bl	80125b8 <HAL_TIM_ConfigClockSource>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 800533e:	f7fd fe35 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005342:	2300      	movs	r3, #0
 8005344:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800534a:	1d3b      	adds	r3, r7, #4
 800534c:	4619      	mov	r1, r3
 800534e:	4806      	ldr	r0, [pc, #24]	@ (8005368 <MX_TIM5_Init+0x98>)
 8005350:	f00d fe98 	bl	8013084 <HAL_TIMEx_MasterConfigSynchronization>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800535a:	f7fd fe27 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800535e:	bf00      	nop
 8005360:	3720      	adds	r7, #32
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	24002b74 	.word	0x24002b74
 800536c:	40000c00 	.word	0x40000c00

08005370 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b088      	sub	sp, #32
 8005374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005376:	f107 0310 	add.w	r3, r7, #16
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	605a      	str	r2, [r3, #4]
 8005380:	609a      	str	r2, [r3, #8]
 8005382:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005384:	1d3b      	adds	r3, r7, #4
 8005386:	2200      	movs	r2, #0
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	605a      	str	r2, [r3, #4]
 800538c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800538e:	4b20      	ldr	r3, [pc, #128]	@ (8005410 <MX_TIM8_Init+0xa0>)
 8005390:	4a20      	ldr	r2, [pc, #128]	@ (8005414 <MX_TIM8_Init+0xa4>)
 8005392:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 8005394:	4b1e      	ldr	r3, [pc, #120]	@ (8005410 <MX_TIM8_Init+0xa0>)
 8005396:	22f9      	movs	r2, #249	@ 0xf9
 8005398:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800539a:	4b1d      	ldr	r3, [pc, #116]	@ (8005410 <MX_TIM8_Init+0xa0>)
 800539c:	2200      	movs	r2, #0
 800539e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 80053a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053a2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80053a6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053a8:	4b19      	ldr	r3, [pc, #100]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80053ae:	4b18      	ldr	r3, [pc, #96]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053b4:	4b16      	ldr	r3, [pc, #88]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053b6:	2280      	movs	r2, #128	@ 0x80
 80053b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80053ba:	4815      	ldr	r0, [pc, #84]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053bc:	f00c fc84 	bl	8011cc8 <HAL_TIM_Base_Init>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80053c6:	f7fd fdf1 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80053ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80053d0:	f107 0310 	add.w	r3, r7, #16
 80053d4:	4619      	mov	r1, r3
 80053d6:	480e      	ldr	r0, [pc, #56]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053d8:	f00d f8ee 	bl	80125b8 <HAL_TIM_ConfigClockSource>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80053e2:	f7fd fde3 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80053e6:	2320      	movs	r3, #32
 80053e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80053ea:	2300      	movs	r3, #0
 80053ec:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80053f2:	1d3b      	adds	r3, r7, #4
 80053f4:	4619      	mov	r1, r3
 80053f6:	4806      	ldr	r0, [pc, #24]	@ (8005410 <MX_TIM8_Init+0xa0>)
 80053f8:	f00d fe44 	bl	8013084 <HAL_TIMEx_MasterConfigSynchronization>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8005402:	f7fd fdd3 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005406:	bf00      	nop
 8005408:	3720      	adds	r7, #32
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	24002bc0 	.word	0x24002bc0
 8005414:	40010400 	.word	0x40010400

08005418 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b09c      	sub	sp, #112	@ 0x70
 800541c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800541e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005422:	2200      	movs	r2, #0
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	605a      	str	r2, [r3, #4]
 8005428:	609a      	str	r2, [r3, #8]
 800542a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800542c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	605a      	str	r2, [r3, #4]
 8005436:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005438:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800543c:	2200      	movs	r2, #0
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	605a      	str	r2, [r3, #4]
 8005442:	609a      	str	r2, [r3, #8]
 8005444:	60da      	str	r2, [r3, #12]
 8005446:	611a      	str	r2, [r3, #16]
 8005448:	615a      	str	r2, [r3, #20]
 800544a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800544c:	1d3b      	adds	r3, r7, #4
 800544e:	2234      	movs	r2, #52	@ 0x34
 8005450:	2100      	movs	r1, #0
 8005452:	4618      	mov	r0, r3
 8005454:	f015 fc44 	bl	801ace0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005458:	4b3f      	ldr	r3, [pc, #252]	@ (8005558 <MX_TIM15_Init+0x140>)
 800545a:	4a40      	ldr	r2, [pc, #256]	@ (800555c <MX_TIM15_Init+0x144>)
 800545c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 500-1;
 800545e:	4b3e      	ldr	r3, [pc, #248]	@ (8005558 <MX_TIM15_Init+0x140>)
 8005460:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8005464:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005466:	4b3c      	ldr	r3, [pc, #240]	@ (8005558 <MX_TIM15_Init+0x140>)
 8005468:	2200      	movs	r2, #0
 800546a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 800546c:	4b3a      	ldr	r3, [pc, #232]	@ (8005558 <MX_TIM15_Init+0x140>)
 800546e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005472:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005474:	4b38      	ldr	r3, [pc, #224]	@ (8005558 <MX_TIM15_Init+0x140>)
 8005476:	2200      	movs	r2, #0
 8005478:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800547a:	4b37      	ldr	r3, [pc, #220]	@ (8005558 <MX_TIM15_Init+0x140>)
 800547c:	2200      	movs	r2, #0
 800547e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005480:	4b35      	ldr	r3, [pc, #212]	@ (8005558 <MX_TIM15_Init+0x140>)
 8005482:	2200      	movs	r2, #0
 8005484:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005486:	4834      	ldr	r0, [pc, #208]	@ (8005558 <MX_TIM15_Init+0x140>)
 8005488:	f00c fc1e 	bl	8011cc8 <HAL_TIM_Base_Init>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8005492:	f7fd fd8b 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005496:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800549a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800549c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80054a0:	4619      	mov	r1, r3
 80054a2:	482d      	ldr	r0, [pc, #180]	@ (8005558 <MX_TIM15_Init+0x140>)
 80054a4:	f00d f888 	bl	80125b8 <HAL_TIM_ConfigClockSource>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 80054ae:	f7fd fd7d 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80054b2:	4829      	ldr	r0, [pc, #164]	@ (8005558 <MX_TIM15_Init+0x140>)
 80054b4:	f00c fce6 	bl	8011e84 <HAL_TIM_PWM_Init>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d001      	beq.n	80054c2 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 80054be:	f7fd fd75 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054c2:	2300      	movs	r3, #0
 80054c4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054c6:	2300      	movs	r3, #0
 80054c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80054ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80054ce:	4619      	mov	r1, r3
 80054d0:	4821      	ldr	r0, [pc, #132]	@ (8005558 <MX_TIM15_Init+0x140>)
 80054d2:	f00d fdd7 	bl	8013084 <HAL_TIMEx_MasterConfigSynchronization>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 80054dc:	f7fd fd66 	bl	8002fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80054e0:	2360      	movs	r3, #96	@ 0x60
 80054e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80054e4:	2300      	movs	r3, #0
 80054e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80054e8:	2300      	movs	r3, #0
 80054ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80054ec:	2300      	movs	r3, #0
 80054ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80054f0:	2300      	movs	r3, #0
 80054f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80054f4:	2300      	movs	r3, #0
 80054f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80054f8:	2300      	movs	r3, #0
 80054fa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80054fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005500:	2200      	movs	r2, #0
 8005502:	4619      	mov	r1, r3
 8005504:	4814      	ldr	r0, [pc, #80]	@ (8005558 <MX_TIM15_Init+0x140>)
 8005506:	f00c ff43 	bl	8012390 <HAL_TIM_PWM_ConfigChannel>
 800550a:	4603      	mov	r3, r0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d001      	beq.n	8005514 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8005510:	f7fd fd4c 	bl	8002fac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005514:	2300      	movs	r3, #0
 8005516:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005518:	2300      	movs	r3, #0
 800551a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800551c:	2300      	movs	r3, #0
 800551e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005520:	2300      	movs	r3, #0
 8005522:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005524:	2300      	movs	r3, #0
 8005526:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005528:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800552c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005532:	2300      	movs	r3, #0
 8005534:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005536:	1d3b      	adds	r3, r7, #4
 8005538:	4619      	mov	r1, r3
 800553a:	4807      	ldr	r0, [pc, #28]	@ (8005558 <MX_TIM15_Init+0x140>)
 800553c:	f00d fe3e 	bl	80131bc <HAL_TIMEx_ConfigBreakDeadTime>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 8005546:	f7fd fd31 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800554a:	4803      	ldr	r0, [pc, #12]	@ (8005558 <MX_TIM15_Init+0x140>)
 800554c:	f000 f8a2 	bl	8005694 <HAL_TIM_MspPostInit>

}
 8005550:	bf00      	nop
 8005552:	3770      	adds	r7, #112	@ 0x70
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	24002c0c 	.word	0x24002c0c
 800555c:	40014000 	.word	0x40014000

08005560 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b088      	sub	sp, #32
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005570:	d10f      	bne.n	8005592 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005572:	4b42      	ldr	r3, [pc, #264]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 8005574:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005578:	4a40      	ldr	r2, [pc, #256]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005582:	4b3e      	ldr	r3, [pc, #248]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 8005584:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005588:	f003 0301 	and.w	r3, r3, #1
 800558c:	61fb      	str	r3, [r7, #28]
 800558e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8005590:	e06f      	b.n	8005672 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a3a      	ldr	r2, [pc, #232]	@ (8005680 <HAL_TIM_Base_MspInit+0x120>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d10f      	bne.n	80055bc <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800559c:	4b37      	ldr	r3, [pc, #220]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 800559e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055a2:	4a36      	ldr	r2, [pc, #216]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055a4:	f043 0302 	orr.w	r3, r3, #2
 80055a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055ac:	4b33      	ldr	r3, [pc, #204]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	61bb      	str	r3, [r7, #24]
 80055b8:	69bb      	ldr	r3, [r7, #24]
}
 80055ba:	e05a      	b.n	8005672 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a30      	ldr	r2, [pc, #192]	@ (8005684 <HAL_TIM_Base_MspInit+0x124>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d10f      	bne.n	80055e6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80055c6:	4b2d      	ldr	r3, [pc, #180]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055cc:	4a2b      	ldr	r2, [pc, #172]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055ce:	f043 0304 	orr.w	r3, r3, #4
 80055d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055d6:	4b29      	ldr	r3, [pc, #164]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	617b      	str	r3, [r7, #20]
 80055e2:	697b      	ldr	r3, [r7, #20]
}
 80055e4:	e045      	b.n	8005672 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a27      	ldr	r2, [pc, #156]	@ (8005688 <HAL_TIM_Base_MspInit+0x128>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d10f      	bne.n	8005610 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80055f0:	4b22      	ldr	r3, [pc, #136]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055f6:	4a21      	ldr	r2, [pc, #132]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 80055f8:	f043 0308 	orr.w	r3, r3, #8
 80055fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005600:	4b1e      	ldr	r3, [pc, #120]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 8005602:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005606:	f003 0308 	and.w	r3, r3, #8
 800560a:	613b      	str	r3, [r7, #16]
 800560c:	693b      	ldr	r3, [r7, #16]
}
 800560e:	e030      	b.n	8005672 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a1d      	ldr	r2, [pc, #116]	@ (800568c <HAL_TIM_Base_MspInit+0x12c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d117      	bne.n	800564a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800561a:	4b18      	ldr	r3, [pc, #96]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 800561c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005620:	4a16      	ldr	r2, [pc, #88]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 8005622:	f043 0302 	orr.w	r3, r3, #2
 8005626:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800562a:	4b14      	ldr	r3, [pc, #80]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 800562c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	60fb      	str	r3, [r7, #12]
 8005636:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8005638:	2200      	movs	r2, #0
 800563a:	2105      	movs	r1, #5
 800563c:	202c      	movs	r0, #44	@ 0x2c
 800563e:	f002 fb83 	bl	8007d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005642:	202c      	movs	r0, #44	@ 0x2c
 8005644:	f002 fb9a 	bl	8007d7c <HAL_NVIC_EnableIRQ>
}
 8005648:	e013      	b.n	8005672 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a10      	ldr	r2, [pc, #64]	@ (8005690 <HAL_TIM_Base_MspInit+0x130>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d10e      	bne.n	8005672 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005654:	4b09      	ldr	r3, [pc, #36]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 8005656:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800565a:	4a08      	ldr	r2, [pc, #32]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 800565c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005660:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005664:	4b05      	ldr	r3, [pc, #20]	@ (800567c <HAL_TIM_Base_MspInit+0x11c>)
 8005666:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800566a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800566e:	60bb      	str	r3, [r7, #8]
 8005670:	68bb      	ldr	r3, [r7, #8]
}
 8005672:	bf00      	nop
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	58024400 	.word	0x58024400
 8005680:	40000400 	.word	0x40000400
 8005684:	40000800 	.word	0x40000800
 8005688:	40000c00 	.word	0x40000c00
 800568c:	40010400 	.word	0x40010400
 8005690:	40014000 	.word	0x40014000

08005694 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b08c      	sub	sp, #48	@ 0x30
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569c:	f107 031c 	add.w	r3, r7, #28
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	605a      	str	r2, [r3, #4]
 80056a6:	609a      	str	r2, [r3, #8]
 80056a8:	60da      	str	r2, [r3, #12]
 80056aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056b4:	d13f      	bne.n	8005736 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056b6:	4b59      	ldr	r3, [pc, #356]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80056b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056bc:	4a57      	ldr	r2, [pc, #348]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80056be:	f043 0301 	orr.w	r3, r3, #1
 80056c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80056c6:	4b55      	ldr	r3, [pc, #340]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80056c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	61bb      	str	r3, [r7, #24]
 80056d2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056d4:	4b51      	ldr	r3, [pc, #324]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80056d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056da:	4a50      	ldr	r2, [pc, #320]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80056dc:	f043 0302 	orr.w	r3, r3, #2
 80056e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80056e4:	4b4d      	ldr	r3, [pc, #308]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80056e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15(JTDI)     ------> TIM2_CH1
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80056f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056f8:	2302      	movs	r3, #2
 80056fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056fc:	2300      	movs	r3, #0
 80056fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005700:	2300      	movs	r3, #0
 8005702:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005704:	2301      	movs	r3, #1
 8005706:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005708:	f107 031c 	add.w	r3, r7, #28
 800570c:	4619      	mov	r1, r3
 800570e:	4844      	ldr	r0, [pc, #272]	@ (8005820 <HAL_TIM_MspPostInit+0x18c>)
 8005710:	f006 fb14 	bl	800bd3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005714:	2308      	movs	r3, #8
 8005716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005718:	2302      	movs	r3, #2
 800571a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800571c:	2300      	movs	r3, #0
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005720:	2300      	movs	r3, #0
 8005722:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005724:	2301      	movs	r3, #1
 8005726:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005728:	f107 031c 	add.w	r3, r7, #28
 800572c:	4619      	mov	r1, r3
 800572e:	483d      	ldr	r0, [pc, #244]	@ (8005824 <HAL_TIM_MspPostInit+0x190>)
 8005730:	f006 fb04 	bl	800bd3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8005734:	e06e      	b.n	8005814 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a3b      	ldr	r2, [pc, #236]	@ (8005828 <HAL_TIM_MspPostInit+0x194>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d11f      	bne.n	8005780 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005740:	4b36      	ldr	r3, [pc, #216]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 8005742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005746:	4a35      	ldr	r2, [pc, #212]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 8005748:	f043 0302 	orr.w	r3, r3, #2
 800574c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005750:	4b32      	ldr	r3, [pc, #200]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 8005752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	613b      	str	r3, [r7, #16]
 800575c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800575e:	2330      	movs	r3, #48	@ 0x30
 8005760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005762:	2302      	movs	r3, #2
 8005764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005766:	2300      	movs	r3, #0
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800576a:	2300      	movs	r3, #0
 800576c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800576e:	2302      	movs	r3, #2
 8005770:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005772:	f107 031c 	add.w	r3, r7, #28
 8005776:	4619      	mov	r1, r3
 8005778:	482a      	ldr	r0, [pc, #168]	@ (8005824 <HAL_TIM_MspPostInit+0x190>)
 800577a:	f006 fadf 	bl	800bd3c <HAL_GPIO_Init>
}
 800577e:	e049      	b.n	8005814 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a29      	ldr	r2, [pc, #164]	@ (800582c <HAL_TIM_MspPostInit+0x198>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d11f      	bne.n	80057ca <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800578a:	4b24      	ldr	r3, [pc, #144]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 800578c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005790:	4a22      	ldr	r2, [pc, #136]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 8005792:	f043 0302 	orr.w	r3, r3, #2
 8005796:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800579a:	4b20      	ldr	r3, [pc, #128]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 800579c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	60fb      	str	r3, [r7, #12]
 80057a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80057a8:	23c0      	movs	r3, #192	@ 0xc0
 80057aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057ac:	2302      	movs	r3, #2
 80057ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b0:	2300      	movs	r3, #0
 80057b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057b4:	2300      	movs	r3, #0
 80057b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80057b8:	2302      	movs	r3, #2
 80057ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057bc:	f107 031c 	add.w	r3, r7, #28
 80057c0:	4619      	mov	r1, r3
 80057c2:	4818      	ldr	r0, [pc, #96]	@ (8005824 <HAL_TIM_MspPostInit+0x190>)
 80057c4:	f006 faba 	bl	800bd3c <HAL_GPIO_Init>
}
 80057c8:	e024      	b.n	8005814 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM15)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a18      	ldr	r2, [pc, #96]	@ (8005830 <HAL_TIM_MspPostInit+0x19c>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d11f      	bne.n	8005814 <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057d4:	4b11      	ldr	r3, [pc, #68]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80057d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057da:	4a10      	ldr	r2, [pc, #64]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80057dc:	f043 0304 	orr.w	r3, r3, #4
 80057e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80057e4:	4b0d      	ldr	r3, [pc, #52]	@ (800581c <HAL_TIM_MspPostInit+0x188>)
 80057e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057ea:	f003 0304 	and.w	r3, r3, #4
 80057ee:	60bb      	str	r3, [r7, #8]
 80057f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BZ_Pin;
 80057f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057f8:	2302      	movs	r3, #2
 80057fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057fc:	2300      	movs	r3, #0
 80057fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005800:	2300      	movs	r3, #0
 8005802:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8005804:	2302      	movs	r3, #2
 8005806:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BZ_GPIO_Port, &GPIO_InitStruct);
 8005808:	f107 031c 	add.w	r3, r7, #28
 800580c:	4619      	mov	r1, r3
 800580e:	4809      	ldr	r0, [pc, #36]	@ (8005834 <HAL_TIM_MspPostInit+0x1a0>)
 8005810:	f006 fa94 	bl	800bd3c <HAL_GPIO_Init>
}
 8005814:	bf00      	nop
 8005816:	3730      	adds	r7, #48	@ 0x30
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	58024400 	.word	0x58024400
 8005820:	58020000 	.word	0x58020000
 8005824:	58020400 	.word	0x58020400
 8005828:	40000400 	.word	0x40000400
 800582c:	40000800 	.word	0x40000800
 8005830:	40014000 	.word	0x40014000
 8005834:	58020800 	.word	0x58020800

08005838 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800583c:	4b22      	ldr	r3, [pc, #136]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 800583e:	4a23      	ldr	r2, [pc, #140]	@ (80058cc <MX_USART3_UART_Init+0x94>)
 8005840:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005842:	4b21      	ldr	r3, [pc, #132]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005848:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800584a:	4b1f      	ldr	r3, [pc, #124]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 800584c:	2200      	movs	r2, #0
 800584e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005850:	4b1d      	ldr	r3, [pc, #116]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005852:	2200      	movs	r2, #0
 8005854:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005856:	4b1c      	ldr	r3, [pc, #112]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005858:	2200      	movs	r2, #0
 800585a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800585c:	4b1a      	ldr	r3, [pc, #104]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 800585e:	220c      	movs	r2, #12
 8005860:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005862:	4b19      	ldr	r3, [pc, #100]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005864:	2200      	movs	r2, #0
 8005866:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005868:	4b17      	ldr	r3, [pc, #92]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 800586a:	2200      	movs	r2, #0
 800586c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800586e:	4b16      	ldr	r3, [pc, #88]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005870:	2200      	movs	r2, #0
 8005872:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005874:	4b14      	ldr	r3, [pc, #80]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005876:	2200      	movs	r2, #0
 8005878:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800587a:	4b13      	ldr	r3, [pc, #76]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 800587c:	2200      	movs	r2, #0
 800587e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005880:	4811      	ldr	r0, [pc, #68]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005882:	f00d fd45 	bl	8013310 <HAL_UART_Init>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800588c:	f7fd fb8e 	bl	8002fac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005890:	2100      	movs	r1, #0
 8005892:	480d      	ldr	r0, [pc, #52]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 8005894:	f010 fa87 	bl	8015da6 <HAL_UARTEx_SetTxFifoThreshold>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800589e:	f7fd fb85 	bl	8002fac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058a2:	2100      	movs	r1, #0
 80058a4:	4808      	ldr	r0, [pc, #32]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 80058a6:	f010 fabc 	bl	8015e22 <HAL_UARTEx_SetRxFifoThreshold>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80058b0:	f7fd fb7c 	bl	8002fac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80058b4:	4804      	ldr	r0, [pc, #16]	@ (80058c8 <MX_USART3_UART_Init+0x90>)
 80058b6:	f010 fa3d 	bl	8015d34 <HAL_UARTEx_DisableFifoMode>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80058c0:	f7fd fb74 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80058c4:	bf00      	nop
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	24002c58 	.word	0x24002c58
 80058cc:	40004800 	.word	0x40004800

080058d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b0b8      	sub	sp, #224	@ 0xe0
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058d8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80058dc:	2200      	movs	r2, #0
 80058de:	601a      	str	r2, [r3, #0]
 80058e0:	605a      	str	r2, [r3, #4]
 80058e2:	609a      	str	r2, [r3, #8]
 80058e4:	60da      	str	r2, [r3, #12]
 80058e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80058e8:	f107 0310 	add.w	r3, r7, #16
 80058ec:	22b8      	movs	r2, #184	@ 0xb8
 80058ee:	2100      	movs	r1, #0
 80058f0:	4618      	mov	r0, r3
 80058f2:	f015 f9f5 	bl	801ace0 <memset>
  if(uartHandle->Instance==USART3)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a2b      	ldr	r2, [pc, #172]	@ (80059a8 <HAL_UART_MspInit+0xd8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d14e      	bne.n	800599e <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005900:	f04f 0202 	mov.w	r2, #2
 8005904:	f04f 0300 	mov.w	r3, #0
 8005908:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800590c:	2300      	movs	r3, #0
 800590e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005912:	f107 0310 	add.w	r3, r7, #16
 8005916:	4618      	mov	r0, r3
 8005918:	f009 fdf0 	bl	800f4fc <HAL_RCCEx_PeriphCLKConfig>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8005922:	f7fd fb43 	bl	8002fac <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005926:	4b21      	ldr	r3, [pc, #132]	@ (80059ac <HAL_UART_MspInit+0xdc>)
 8005928:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800592c:	4a1f      	ldr	r2, [pc, #124]	@ (80059ac <HAL_UART_MspInit+0xdc>)
 800592e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005932:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005936:	4b1d      	ldr	r3, [pc, #116]	@ (80059ac <HAL_UART_MspInit+0xdc>)
 8005938:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800593c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005940:	60fb      	str	r3, [r7, #12]
 8005942:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005944:	4b19      	ldr	r3, [pc, #100]	@ (80059ac <HAL_UART_MspInit+0xdc>)
 8005946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800594a:	4a18      	ldr	r2, [pc, #96]	@ (80059ac <HAL_UART_MspInit+0xdc>)
 800594c:	f043 0304 	orr.w	r3, r3, #4
 8005950:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005954:	4b15      	ldr	r3, [pc, #84]	@ (80059ac <HAL_UART_MspInit+0xdc>)
 8005956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800595a:	f003 0304 	and.w	r3, r3, #4
 800595e:	60bb      	str	r3, [r7, #8]
 8005960:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005962:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005966:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800596a:	2302      	movs	r3, #2
 800596c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005970:	2300      	movs	r3, #0
 8005972:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005976:	2300      	movs	r3, #0
 8005978:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800597c:	2307      	movs	r3, #7
 800597e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005982:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005986:	4619      	mov	r1, r3
 8005988:	4809      	ldr	r0, [pc, #36]	@ (80059b0 <HAL_UART_MspInit+0xe0>)
 800598a:	f006 f9d7 	bl	800bd3c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 800598e:	2200      	movs	r2, #0
 8005990:	2107      	movs	r1, #7
 8005992:	2027      	movs	r0, #39	@ 0x27
 8005994:	f002 f9d8 	bl	8007d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005998:	2027      	movs	r0, #39	@ 0x27
 800599a:	f002 f9ef 	bl	8007d7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800599e:	bf00      	nop
 80059a0:	37e0      	adds	r7, #224	@ 0xe0
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	40004800 	.word	0x40004800
 80059ac:	58024400 	.word	0x58024400
 80059b0:	58020800 	.word	0x58020800

080059b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80059b4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80059f0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80059b8:	f7ff faee 	bl	8004f98 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80059bc:	f7ff fa5c 	bl	8004e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80059c0:	480c      	ldr	r0, [pc, #48]	@ (80059f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80059c2:	490d      	ldr	r1, [pc, #52]	@ (80059f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80059c4:	4a0d      	ldr	r2, [pc, #52]	@ (80059fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80059c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059c8:	e002      	b.n	80059d0 <LoopCopyDataInit>

080059ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059ce:	3304      	adds	r3, #4

080059d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059d4:	d3f9      	bcc.n	80059ca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80059d8:	4c0a      	ldr	r4, [pc, #40]	@ (8005a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80059da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059dc:	e001      	b.n	80059e2 <LoopFillZerobss>

080059de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059e0:	3204      	adds	r2, #4

080059e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059e4:	d3fb      	bcc.n	80059de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80059e6:	f015 fa3d 	bl	801ae64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059ea:	f7fd f941 	bl	8002c70 <main>
  bx  lr
 80059ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80059f0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80059f4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80059f8:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80059fc:	0801f880 	.word	0x0801f880
  ldr r2, =_sbss
 8005a00:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 8005a04:	2401422c 	.word	0x2401422c

08005a08 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a08:	e7fe      	b.n	8005a08 <ADC3_IRQHandler>
	...

08005a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a12:	2003      	movs	r0, #3
 8005a14:	f002 f98d 	bl	8007d32 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005a18:	f009 fb58 	bl	800f0cc <HAL_RCC_GetSysClockFreq>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	4b15      	ldr	r3, [pc, #84]	@ (8005a74 <HAL_Init+0x68>)
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	0a1b      	lsrs	r3, r3, #8
 8005a24:	f003 030f 	and.w	r3, r3, #15
 8005a28:	4913      	ldr	r1, [pc, #76]	@ (8005a78 <HAL_Init+0x6c>)
 8005a2a:	5ccb      	ldrb	r3, [r1, r3]
 8005a2c:	f003 031f 	and.w	r3, r3, #31
 8005a30:	fa22 f303 	lsr.w	r3, r2, r3
 8005a34:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005a36:	4b0f      	ldr	r3, [pc, #60]	@ (8005a74 <HAL_Init+0x68>)
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8005a78 <HAL_Init+0x6c>)
 8005a40:	5cd3      	ldrb	r3, [r2, r3]
 8005a42:	f003 031f 	and.w	r3, r3, #31
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	fa22 f303 	lsr.w	r3, r2, r3
 8005a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8005a7c <HAL_Init+0x70>)
 8005a4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a50:	4a0b      	ldr	r2, [pc, #44]	@ (8005a80 <HAL_Init+0x74>)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a56:	200f      	movs	r0, #15
 8005a58:	f7ff f87e 	bl	8004b58 <HAL_InitTick>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e002      	b.n	8005a6c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005a66:	f7ff f859 	bl	8004b1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	58024400 	.word	0x58024400
 8005a78:	0801f3e0 	.word	0x0801f3e0
 8005a7c:	24000004 	.word	0x24000004
 8005a80:	24000000 	.word	0x24000000

08005a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005a88:	4b06      	ldr	r3, [pc, #24]	@ (8005aa4 <HAL_IncTick+0x20>)
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <HAL_IncTick+0x24>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4413      	add	r3, r2
 8005a94:	4a04      	ldr	r2, [pc, #16]	@ (8005aa8 <HAL_IncTick+0x24>)
 8005a96:	6013      	str	r3, [r2, #0]
}
 8005a98:	bf00      	nop
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	2400000c 	.word	0x2400000c
 8005aa8:	24002cec 	.word	0x24002cec

08005aac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005aac:	b480      	push	{r7}
 8005aae:	af00      	add	r7, sp, #0
  return uwTick;
 8005ab0:	4b03      	ldr	r3, [pc, #12]	@ (8005ac0 <HAL_GetTick+0x14>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	24002cec 	.word	0x24002cec

08005ac4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005acc:	f7ff ffee 	bl	8005aac <HAL_GetTick>
 8005ad0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005adc:	d005      	beq.n	8005aea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ade:	4b0a      	ldr	r3, [pc, #40]	@ (8005b08 <HAL_Delay+0x44>)
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005aea:	bf00      	nop
 8005aec:	f7ff ffde 	bl	8005aac <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d8f7      	bhi.n	8005aec <HAL_Delay+0x28>
  {
  }
}
 8005afc:	bf00      	nop
 8005afe:	bf00      	nop
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	2400000c 	.word	0x2400000c

08005b0c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	431a      	orrs	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	609a      	str	r2, [r3, #8]
}
 8005b26:	bf00      	nop
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b083      	sub	sp, #12
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
 8005b3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	609a      	str	r2, [r3, #8]
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b087      	sub	sp, #28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a18      	ldr	r2, [pc, #96]	@ (8005be4 <LL_ADC_SetChannelPreselection+0x70>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d027      	beq.n	8005bd6 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d107      	bne.n	8005ba0 <LL_ADC_SetChannelPreselection+0x2c>
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	0e9b      	lsrs	r3, r3, #26
 8005b94:	f003 031f 	and.w	r3, r3, #31
 8005b98:	2201      	movs	r2, #1
 8005b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9e:	e015      	b.n	8005bcc <LL_ADC_SetChannelPreselection+0x58>
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	fa93 f3a3 	rbit	r3, r3
 8005baa:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8005bb6:	2320      	movs	r3, #32
 8005bb8:	e003      	b.n	8005bc2 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	fab3 f383 	clz	r3, r3
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	f003 031f 	and.w	r3, r3, #31
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	69d2      	ldr	r2, [r2, #28]
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8005bd6:	bf00      	nop
 8005bd8:	371c      	adds	r7, #28
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	58026000 	.word	0x58026000

08005be8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	3360      	adds	r3, #96	@ 0x60
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	4a10      	ldr	r2, [pc, #64]	@ (8005c48 <LL_ADC_SetOffset+0x60>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d10b      	bne.n	8005c24 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005c22:	e00b      	b.n	8005c3c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	430b      	orrs	r3, r1
 8005c36:	431a      	orrs	r2, r3
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	601a      	str	r2, [r3, #0]
}
 8005c3c:	bf00      	nop
 8005c3e:	371c      	adds	r7, #28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	58026000 	.word	0x58026000

08005c4c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b085      	sub	sp, #20
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	3360      	adds	r3, #96	@ 0x60
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f003 031f 	and.w	r3, r3, #31
 8005c92:	6879      	ldr	r1, [r7, #4]
 8005c94:	fa01 f303 	lsl.w	r3, r1, r3
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	611a      	str	r2, [r3, #16]
}
 8005c9e:	bf00      	nop
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
	...

08005cac <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	4a0c      	ldr	r2, [pc, #48]	@ (8005cec <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d00e      	beq.n	8005cde <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	3360      	adds	r3, #96	@ 0x60
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	431a      	orrs	r2, r3
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	601a      	str	r2, [r3, #0]
  }
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	58026000 	.word	0x58026000

08005cf0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8005d30 <LL_ADC_SetOffsetSaturation+0x40>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d10e      	bne.n	8005d22 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	3360      	adds	r3, #96	@ 0x60
 8005d08:	461a      	mov	r2, r3
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	431a      	orrs	r2, r3
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005d22:	bf00      	nop
 8005d24:	371c      	adds	r7, #28
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	58026000 	.word	0x58026000

08005d34 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b087      	sub	sp, #28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4a0c      	ldr	r2, [pc, #48]	@ (8005d74 <LL_ADC_SetOffsetSign+0x40>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d10e      	bne.n	8005d66 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	3360      	adds	r3, #96	@ 0x60
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4413      	add	r3, r2
 8005d54:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	431a      	orrs	r2, r3
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005d66:	bf00      	nop
 8005d68:	371c      	adds	r7, #28
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	58026000 	.word	0x58026000

08005d78 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b087      	sub	sp, #28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	3360      	adds	r3, #96	@ 0x60
 8005d88:	461a      	mov	r2, r3
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc8 <LL_ADC_SetOffsetState+0x50>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d108      	bne.n	8005dac <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	431a      	orrs	r2, r3
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005daa:	e007      	b.n	8005dbc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	431a      	orrs	r2, r3
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	601a      	str	r2, [r3, #0]
}
 8005dbc:	bf00      	nop
 8005dbe:	371c      	adds	r7, #28
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr
 8005dc8:	58026000 	.word	0x58026000

08005dcc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005de0:	2301      	movs	r3, #1
 8005de2:	e000      	b.n	8005de6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	370c      	adds	r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b087      	sub	sp, #28
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	3330      	adds	r3, #48	@ 0x30
 8005e02:	461a      	mov	r2, r3
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	0a1b      	lsrs	r3, r3, #8
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	f003 030c 	and.w	r3, r3, #12
 8005e0e:	4413      	add	r3, r2
 8005e10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	f003 031f 	and.w	r3, r3, #31
 8005e1c:	211f      	movs	r1, #31
 8005e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e22:	43db      	mvns	r3, r3
 8005e24:	401a      	ands	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	0e9b      	lsrs	r3, r3, #26
 8005e2a:	f003 011f 	and.w	r1, r3, #31
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	f003 031f 	and.w	r3, r3, #31
 8005e34:	fa01 f303 	lsl.w	r3, r1, r3
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005e3e:	bf00      	nop
 8005e40:	371c      	adds	r7, #28
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b083      	sub	sp, #12
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f023 0203 	bic.w	r2, r3, #3
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	60da      	str	r2, [r3, #12]
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	f043 0201 	orr.w	r2, r3, #1
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	60da      	str	r2, [r3, #12]
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a08      	ldr	r2, [pc, #32]	@ (8005ec0 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d107      	bne.n	8005eb2 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	f023 0203 	bic.w	r2, r3, #3
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	431a      	orrs	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60da      	str	r2, [r3, #12]
  }
}
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	58026000 	.word	0x58026000

08005ec4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	3314      	adds	r3, #20
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	0e5b      	lsrs	r3, r3, #25
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	4413      	add	r3, r2
 8005ee2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	0d1b      	lsrs	r3, r3, #20
 8005eec:	f003 031f 	and.w	r3, r3, #31
 8005ef0:	2107      	movs	r1, #7
 8005ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef6:	43db      	mvns	r3, r3
 8005ef8:	401a      	ands	r2, r3
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	0d1b      	lsrs	r3, r3, #20
 8005efe:	f003 031f 	and.w	r3, r3, #31
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	fa01 f303 	lsl.w	r3, r1, r3
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005f0e:	bf00      	nop
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
	...

08005f1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4a1a      	ldr	r2, [pc, #104]	@ (8005f94 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d115      	bne.n	8005f5c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	401a      	ands	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f003 0318 	and.w	r3, r3, #24
 8005f46:	4914      	ldr	r1, [pc, #80]	@ (8005f98 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005f48:	40d9      	lsrs	r1, r3
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	400b      	ands	r3, r1
 8005f4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f52:	431a      	orrs	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005f5a:	e014      	b.n	8005f86 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f003 0318 	and.w	r3, r3, #24
 8005f72:	4909      	ldr	r1, [pc, #36]	@ (8005f98 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005f74:	40d9      	lsrs	r1, r3
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	400b      	ands	r3, r1
 8005f7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8005f86:	bf00      	nop
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	58026000 	.word	0x58026000
 8005f98:	000fffff 	.word	0x000fffff

08005f9c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f003 031f 	and.w	r3, r3, #31
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	4b04      	ldr	r3, [pc, #16]	@ (8005fd8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	6093      	str	r3, [r2, #8]
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	5fffffc0 	.word	0x5fffffc0

08005fdc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ff0:	d101      	bne.n	8005ff6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e000      	b.n	8005ff8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	4b05      	ldr	r3, [pc, #20]	@ (8006028 <LL_ADC_EnableInternalRegulator+0x24>)
 8006012:	4013      	ands	r3, r2
 8006014:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	6fffffc0 	.word	0x6fffffc0

0800602c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800603c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006040:	d101      	bne.n	8006046 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	4b05      	ldr	r3, [pc, #20]	@ (8006078 <LL_ADC_Enable+0x24>)
 8006062:	4013      	ands	r3, r2
 8006064:	f043 0201 	orr.w	r2, r3, #1
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	7fffffc0 	.word	0x7fffffc0

0800607c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	4b05      	ldr	r3, [pc, #20]	@ (80060a0 <LL_ADC_Disable+0x24>)
 800608a:	4013      	ands	r3, r2
 800608c:	f043 0202 	orr.w	r2, r3, #2
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	7fffffc0 	.word	0x7fffffc0

080060a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f003 0301 	and.w	r3, r3, #1
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d101      	bne.n	80060bc <LL_ADC_IsEnabled+0x18>
 80060b8:	2301      	movs	r3, #1
 80060ba:	e000      	b.n	80060be <LL_ADC_IsEnabled+0x1a>
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d101      	bne.n	80060e2 <LL_ADC_IsDisableOngoing+0x18>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <LL_ADC_IsDisableOngoing+0x1a>
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	4b05      	ldr	r3, [pc, #20]	@ (8006114 <LL_ADC_REG_StartConversion+0x24>)
 80060fe:	4013      	ands	r3, r2
 8006100:	f043 0204 	orr.w	r2, r3, #4
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	7fffffc0 	.word	0x7fffffc0

08006118 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b04      	cmp	r3, #4
 800612a:	d101      	bne.n	8006130 <LL_ADC_REG_IsConversionOngoing+0x18>
 800612c:	2301      	movs	r3, #1
 800612e:	e000      	b.n	8006132 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800613e:	b480      	push	{r7}
 8006140:	b083      	sub	sp, #12
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b08      	cmp	r3, #8
 8006150:	d101      	bne.n	8006156 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006152:	2301      	movs	r3, #1
 8006154:	e000      	b.n	8006158 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006164:	b590      	push	{r4, r7, lr}
 8006166:	b089      	sub	sp, #36	@ 0x24
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800616c:	2300      	movs	r3, #0
 800616e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006170:	2300      	movs	r3, #0
 8006172:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e1ee      	b.n	800655c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006188:	2b00      	cmp	r3, #0
 800618a:	d109      	bne.n	80061a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7fa fd89 	bl	8000ca4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7ff ff19 	bl	8005fdc <LL_ADC_IsDeepPowerDownEnabled>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d004      	beq.n	80061ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7ff feff 	bl	8005fb8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4618      	mov	r0, r3
 80061c0:	f7ff ff34 	bl	800602c <LL_ADC_IsInternalRegulatorEnabled>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d114      	bne.n	80061f4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7ff ff18 	bl	8006004 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061d4:	4b8e      	ldr	r3, [pc, #568]	@ (8006410 <HAL_ADC_Init+0x2ac>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	099b      	lsrs	r3, r3, #6
 80061da:	4a8e      	ldr	r2, [pc, #568]	@ (8006414 <HAL_ADC_Init+0x2b0>)
 80061dc:	fba2 2303 	umull	r2, r3, r2, r3
 80061e0:	099b      	lsrs	r3, r3, #6
 80061e2:	3301      	adds	r3, #1
 80061e4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061e6:	e002      	b.n	80061ee <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1f9      	bne.n	80061e8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7ff ff17 	bl	800602c <LL_ADC_IsInternalRegulatorEnabled>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10d      	bne.n	8006220 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006208:	f043 0210 	orr.w	r2, r3, #16
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006214:	f043 0201 	orr.w	r2, r3, #1
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff ff77 	bl	8006118 <LL_ADC_REG_IsConversionOngoing>
 800622a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006230:	f003 0310 	and.w	r3, r3, #16
 8006234:	2b00      	cmp	r3, #0
 8006236:	f040 8188 	bne.w	800654a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	2b00      	cmp	r3, #0
 800623e:	f040 8184 	bne.w	800654a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006246:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800624a:	f043 0202 	orr.w	r2, r3, #2
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff ff24 	bl	80060a4 <LL_ADC_IsEnabled>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d136      	bne.n	80062d0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a6c      	ldr	r2, [pc, #432]	@ (8006418 <HAL_ADC_Init+0x2b4>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d004      	beq.n	8006276 <HAL_ADC_Init+0x112>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a6a      	ldr	r2, [pc, #424]	@ (800641c <HAL_ADC_Init+0x2b8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d10e      	bne.n	8006294 <HAL_ADC_Init+0x130>
 8006276:	4868      	ldr	r0, [pc, #416]	@ (8006418 <HAL_ADC_Init+0x2b4>)
 8006278:	f7ff ff14 	bl	80060a4 <LL_ADC_IsEnabled>
 800627c:	4604      	mov	r4, r0
 800627e:	4867      	ldr	r0, [pc, #412]	@ (800641c <HAL_ADC_Init+0x2b8>)
 8006280:	f7ff ff10 	bl	80060a4 <LL_ADC_IsEnabled>
 8006284:	4603      	mov	r3, r0
 8006286:	4323      	orrs	r3, r4
 8006288:	2b00      	cmp	r3, #0
 800628a:	bf0c      	ite	eq
 800628c:	2301      	moveq	r3, #1
 800628e:	2300      	movne	r3, #0
 8006290:	b2db      	uxtb	r3, r3
 8006292:	e008      	b.n	80062a6 <HAL_ADC_Init+0x142>
 8006294:	4862      	ldr	r0, [pc, #392]	@ (8006420 <HAL_ADC_Init+0x2bc>)
 8006296:	f7ff ff05 	bl	80060a4 <LL_ADC_IsEnabled>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	bf0c      	ite	eq
 80062a0:	2301      	moveq	r3, #1
 80062a2:	2300      	movne	r3, #0
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d012      	beq.n	80062d0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a5a      	ldr	r2, [pc, #360]	@ (8006418 <HAL_ADC_Init+0x2b4>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d004      	beq.n	80062be <HAL_ADC_Init+0x15a>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a58      	ldr	r2, [pc, #352]	@ (800641c <HAL_ADC_Init+0x2b8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d101      	bne.n	80062c2 <HAL_ADC_Init+0x15e>
 80062be:	4a59      	ldr	r2, [pc, #356]	@ (8006424 <HAL_ADC_Init+0x2c0>)
 80062c0:	e000      	b.n	80062c4 <HAL_ADC_Init+0x160>
 80062c2:	4a59      	ldr	r2, [pc, #356]	@ (8006428 <HAL_ADC_Init+0x2c4>)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	4619      	mov	r1, r3
 80062ca:	4610      	mov	r0, r2
 80062cc:	f7ff fc1e 	bl	8005b0c <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a52      	ldr	r2, [pc, #328]	@ (8006420 <HAL_ADC_Init+0x2bc>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d129      	bne.n	800632e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	7e5b      	ldrb	r3, [r3, #25]
 80062de:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80062e4:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80062ea:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	2b08      	cmp	r3, #8
 80062f2:	d013      	beq.n	800631c <HAL_ADC_Init+0x1b8>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	2b0c      	cmp	r3, #12
 80062fa:	d00d      	beq.n	8006318 <HAL_ADC_Init+0x1b4>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	2b1c      	cmp	r3, #28
 8006302:	d007      	beq.n	8006314 <HAL_ADC_Init+0x1b0>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	2b18      	cmp	r3, #24
 800630a:	d101      	bne.n	8006310 <HAL_ADC_Init+0x1ac>
 800630c:	2318      	movs	r3, #24
 800630e:	e006      	b.n	800631e <HAL_ADC_Init+0x1ba>
 8006310:	2300      	movs	r3, #0
 8006312:	e004      	b.n	800631e <HAL_ADC_Init+0x1ba>
 8006314:	2310      	movs	r3, #16
 8006316:	e002      	b.n	800631e <HAL_ADC_Init+0x1ba>
 8006318:	2308      	movs	r3, #8
 800631a:	e000      	b.n	800631e <HAL_ADC_Init+0x1ba>
 800631c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800631e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006326:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8006328:	4313      	orrs	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
 800632c:	e00e      	b.n	800634c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	7e5b      	ldrb	r3, [r3, #25]
 8006332:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006338:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800633e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006346:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006348:	4313      	orrs	r3, r2
 800634a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006352:	2b01      	cmp	r3, #1
 8006354:	d106      	bne.n	8006364 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635a:	3b01      	subs	r3, #1
 800635c:	045b      	lsls	r3, r3, #17
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	4313      	orrs	r3, r2
 8006362:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006368:	2b00      	cmp	r3, #0
 800636a:	d009      	beq.n	8006380 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006378:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	4313      	orrs	r3, r2
 800637e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a26      	ldr	r2, [pc, #152]	@ (8006420 <HAL_ADC_Init+0x2bc>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d115      	bne.n	80063b6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68da      	ldr	r2, [r3, #12]
 8006390:	4b26      	ldr	r3, [pc, #152]	@ (800642c <HAL_ADC_Init+0x2c8>)
 8006392:	4013      	ands	r3, r2
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6812      	ldr	r2, [r2, #0]
 8006398:	69b9      	ldr	r1, [r7, #24]
 800639a:	430b      	orrs	r3, r1
 800639c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	611a      	str	r2, [r3, #16]
 80063b4:	e009      	b.n	80063ca <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	4b1c      	ldr	r3, [pc, #112]	@ (8006430 <HAL_ADC_Init+0x2cc>)
 80063be:	4013      	ands	r3, r2
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	6812      	ldr	r2, [r2, #0]
 80063c4:	69b9      	ldr	r1, [r7, #24]
 80063c6:	430b      	orrs	r3, r1
 80063c8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f7ff fea2 	bl	8006118 <LL_ADC_REG_IsConversionOngoing>
 80063d4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4618      	mov	r0, r3
 80063dc:	f7ff feaf 	bl	800613e <LL_ADC_INJ_IsConversionOngoing>
 80063e0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f040 808e 	bne.w	8006506 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f040 808a 	bne.w	8006506 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006420 <HAL_ADC_Init+0x2bc>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d11b      	bne.n	8006434 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	7e1b      	ldrb	r3, [r3, #24]
 8006400:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006408:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800640a:	4313      	orrs	r3, r2
 800640c:	61bb      	str	r3, [r7, #24]
 800640e:	e018      	b.n	8006442 <HAL_ADC_Init+0x2de>
 8006410:	24000000 	.word	0x24000000
 8006414:	053e2d63 	.word	0x053e2d63
 8006418:	40022000 	.word	0x40022000
 800641c:	40022100 	.word	0x40022100
 8006420:	58026000 	.word	0x58026000
 8006424:	40022300 	.word	0x40022300
 8006428:	58026300 	.word	0x58026300
 800642c:	fff04007 	.word	0xfff04007
 8006430:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	7e1b      	ldrb	r3, [r3, #24]
 8006438:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800643e:	4313      	orrs	r3, r2
 8006440:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68da      	ldr	r2, [r3, #12]
 8006448:	4b46      	ldr	r3, [pc, #280]	@ (8006564 <HAL_ADC_Init+0x400>)
 800644a:	4013      	ands	r3, r2
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6812      	ldr	r2, [r2, #0]
 8006450:	69b9      	ldr	r1, [r7, #24]
 8006452:	430b      	orrs	r3, r1
 8006454:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800645c:	2b01      	cmp	r3, #1
 800645e:	d137      	bne.n	80064d0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006464:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a3f      	ldr	r2, [pc, #252]	@ (8006568 <HAL_ADC_Init+0x404>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d116      	bne.n	800649e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	691a      	ldr	r2, [r3, #16]
 8006476:	4b3d      	ldr	r3, [pc, #244]	@ (800656c <HAL_ADC_Init+0x408>)
 8006478:	4013      	ands	r3, r2
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006482:	4311      	orrs	r1, r2
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006488:	4311      	orrs	r1, r2
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800648e:	430a      	orrs	r2, r1
 8006490:	431a      	orrs	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f042 0201 	orr.w	r2, r2, #1
 800649a:	611a      	str	r2, [r3, #16]
 800649c:	e020      	b.n	80064e0 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	691a      	ldr	r2, [r3, #16]
 80064a4:	4b32      	ldr	r3, [pc, #200]	@ (8006570 <HAL_ADC_Init+0x40c>)
 80064a6:	4013      	ands	r3, r2
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80064ac:	3a01      	subs	r2, #1
 80064ae:	0411      	lsls	r1, r2, #16
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80064b4:	4311      	orrs	r1, r2
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064ba:	4311      	orrs	r1, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80064c0:	430a      	orrs	r2, r1
 80064c2:	431a      	orrs	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f042 0201 	orr.w	r2, r2, #1
 80064cc:	611a      	str	r2, [r3, #16]
 80064ce:	e007      	b.n	80064e0 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	691a      	ldr	r2, [r3, #16]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f022 0201 	bic.w	r2, r2, #1
 80064de:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a1b      	ldr	r2, [pc, #108]	@ (8006568 <HAL_ADC_Init+0x404>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d002      	beq.n	8006506 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 ff79 	bl	80073f8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d10c      	bne.n	8006528 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006514:	f023 010f 	bic.w	r1, r3, #15
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	69db      	ldr	r3, [r3, #28]
 800651c:	1e5a      	subs	r2, r3, #1
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	631a      	str	r2, [r3, #48]	@ 0x30
 8006526:	e007      	b.n	8006538 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 020f 	bic.w	r2, r2, #15
 8006536:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800653c:	f023 0303 	bic.w	r3, r3, #3
 8006540:	f043 0201 	orr.w	r2, r3, #1
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	661a      	str	r2, [r3, #96]	@ 0x60
 8006548:	e007      	b.n	800655a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800654e:	f043 0210 	orr.w	r2, r3, #16
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800655a:	7ffb      	ldrb	r3, [r7, #31]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3724      	adds	r7, #36	@ 0x24
 8006560:	46bd      	mov	sp, r7
 8006562:	bd90      	pop	{r4, r7, pc}
 8006564:	ffffbffc 	.word	0xffffbffc
 8006568:	58026000 	.word	0x58026000
 800656c:	fc00f81f 	.word	0xfc00f81f
 8006570:	fc00f81e 	.word	0xfc00f81e

08006574 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b086      	sub	sp, #24
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a60      	ldr	r2, [pc, #384]	@ (8006708 <HAL_ADC_Start_DMA+0x194>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d004      	beq.n	8006594 <HAL_ADC_Start_DMA+0x20>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a5f      	ldr	r2, [pc, #380]	@ (800670c <HAL_ADC_Start_DMA+0x198>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d101      	bne.n	8006598 <HAL_ADC_Start_DMA+0x24>
 8006594:	4b5e      	ldr	r3, [pc, #376]	@ (8006710 <HAL_ADC_Start_DMA+0x19c>)
 8006596:	e000      	b.n	800659a <HAL_ADC_Start_DMA+0x26>
 8006598:	4b5e      	ldr	r3, [pc, #376]	@ (8006714 <HAL_ADC_Start_DMA+0x1a0>)
 800659a:	4618      	mov	r0, r3
 800659c:	f7ff fcfe 	bl	8005f9c <LL_ADC_GetMultimode>
 80065a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7ff fdb6 	bl	8006118 <LL_ADC_REG_IsConversionOngoing>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f040 80a2 	bne.w	80066f8 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d101      	bne.n	80065c2 <HAL_ADC_Start_DMA+0x4e>
 80065be:	2302      	movs	r3, #2
 80065c0:	e09d      	b.n	80066fe <HAL_ADC_Start_DMA+0x18a>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d006      	beq.n	80065de <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	2b05      	cmp	r3, #5
 80065d4:	d003      	beq.n	80065de <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	2b09      	cmp	r3, #9
 80065da:	f040 8086 	bne.w	80066ea <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 fd8c 	bl	80070fc <ADC_Enable>
 80065e4:	4603      	mov	r3, r0
 80065e6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80065e8:	7dfb      	ldrb	r3, [r7, #23]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d178      	bne.n	80066e0 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80065f2:	4b49      	ldr	r3, [pc, #292]	@ (8006718 <HAL_ADC_Start_DMA+0x1a4>)
 80065f4:	4013      	ands	r3, r2
 80065f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a42      	ldr	r2, [pc, #264]	@ (800670c <HAL_ADC_Start_DMA+0x198>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d002      	beq.n	800660e <HAL_ADC_Start_DMA+0x9a>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	e000      	b.n	8006610 <HAL_ADC_Start_DMA+0x9c>
 800660e:	4b3e      	ldr	r3, [pc, #248]	@ (8006708 <HAL_ADC_Start_DMA+0x194>)
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	6812      	ldr	r2, [r2, #0]
 8006614:	4293      	cmp	r3, r2
 8006616:	d002      	beq.n	800661e <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d105      	bne.n	800662a <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006622:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800662e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d006      	beq.n	8006644 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800663a:	f023 0206 	bic.w	r2, r3, #6
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	665a      	str	r2, [r3, #100]	@ 0x64
 8006642:	e002      	b.n	800664a <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800664e:	4a33      	ldr	r2, [pc, #204]	@ (800671c <HAL_ADC_Start_DMA+0x1a8>)
 8006650:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006656:	4a32      	ldr	r2, [pc, #200]	@ (8006720 <HAL_ADC_Start_DMA+0x1ac>)
 8006658:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800665e:	4a31      	ldr	r2, [pc, #196]	@ (8006724 <HAL_ADC_Start_DMA+0x1b0>)
 8006660:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	221c      	movs	r2, #28
 8006668:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f042 0210 	orr.w	r2, r2, #16
 8006680:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a28      	ldr	r2, [pc, #160]	@ (8006728 <HAL_ADC_Start_DMA+0x1b4>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d10f      	bne.n	80066ac <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	4619      	mov	r1, r3
 800669a:	4610      	mov	r0, r2
 800669c:	f7ff fbf8 	bl	8005e90 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7ff fbe3 	bl	8005e70 <LL_ADC_EnableDMAReq>
 80066aa:	e007      	b.n	80066bc <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b4:	4619      	mov	r1, r3
 80066b6:	4610      	mov	r0, r2
 80066b8:	f7ff fbc7 	bl	8005e4a <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	3340      	adds	r3, #64	@ 0x40
 80066c6:	4619      	mov	r1, r3
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f001 ff34 	bl	8008538 <HAL_DMA_Start_IT>
 80066d0:	4603      	mov	r3, r0
 80066d2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff fd09 	bl	80060f0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80066de:	e00d      	b.n	80066fc <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 80066e8:	e008      	b.n	80066fc <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 80066f6:	e001      	b.n	80066fc <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80066f8:	2302      	movs	r3, #2
 80066fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80066fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	40022000 	.word	0x40022000
 800670c:	40022100 	.word	0x40022100
 8006710:	40022300 	.word	0x40022300
 8006714:	58026300 	.word	0x58026300
 8006718:	fffff0fe 	.word	0xfffff0fe
 800671c:	080072cf 	.word	0x080072cf
 8006720:	080073a7 	.word	0x080073a7
 8006724:	080073c3 	.word	0x080073c3
 8006728:	58026000 	.word	0x58026000

0800672c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006734:	bf00      	nop
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006754:	b590      	push	{r4, r7, lr}
 8006756:	b0a5      	sub	sp, #148	@ 0x94
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800675e:	2300      	movs	r3, #0
 8006760:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800676e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	4aa4      	ldr	r2, [pc, #656]	@ (8006a08 <HAL_ADC_ConfigChannel+0x2b4>)
 8006776:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800677e:	2b01      	cmp	r3, #1
 8006780:	d102      	bne.n	8006788 <HAL_ADC_ConfigChannel+0x34>
 8006782:	2302      	movs	r3, #2
 8006784:	f000 bca2 	b.w	80070cc <HAL_ADC_ConfigChannel+0x978>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4618      	mov	r0, r3
 8006796:	f7ff fcbf 	bl	8006118 <LL_ADC_REG_IsConversionOngoing>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	f040 8486 	bne.w	80070ae <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	db31      	blt.n	800680e <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a97      	ldr	r2, [pc, #604]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2b8>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d02c      	beq.n	800680e <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d108      	bne.n	80067d2 <HAL_ADC_ConfigChannel+0x7e>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	0e9b      	lsrs	r3, r3, #26
 80067c6:	f003 031f 	and.w	r3, r3, #31
 80067ca:	2201      	movs	r2, #1
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	e016      	b.n	8006800 <HAL_ADC_ConfigChannel+0xac>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067da:	fa93 f3a3 	rbit	r3, r3
 80067de:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80067e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067e2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80067e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d101      	bne.n	80067ee <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80067ea:	2320      	movs	r3, #32
 80067ec:	e003      	b.n	80067f6 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80067ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067f0:	fab3 f383 	clz	r3, r3
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	f003 031f 	and.w	r3, r3, #31
 80067fa:	2201      	movs	r2, #1
 80067fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	6812      	ldr	r2, [r2, #0]
 8006804:	69d1      	ldr	r1, [r2, #28]
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6812      	ldr	r2, [r2, #0]
 800680a:	430b      	orrs	r3, r1
 800680c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6818      	ldr	r0, [r3, #0]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6859      	ldr	r1, [r3, #4]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	461a      	mov	r2, r3
 800681c:	f7ff fae9 	bl	8005df2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4618      	mov	r0, r3
 8006826:	f7ff fc77 	bl	8006118 <LL_ADC_REG_IsConversionOngoing>
 800682a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4618      	mov	r0, r3
 8006834:	f7ff fc83 	bl	800613e <LL_ADC_INJ_IsConversionOngoing>
 8006838:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800683c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 824a 	bne.w	8006cda <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006846:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800684a:	2b00      	cmp	r3, #0
 800684c:	f040 8245 	bne.w	8006cda <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6818      	ldr	r0, [r3, #0]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	6819      	ldr	r1, [r3, #0]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	461a      	mov	r2, r3
 800685e:	f7ff fb31 	bl	8005ec4 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a69      	ldr	r2, [pc, #420]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2b8>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d10d      	bne.n	8006888 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	695a      	ldr	r2, [r3, #20]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	08db      	lsrs	r3, r3, #3
 8006878:	f003 0303 	and.w	r3, r3, #3
 800687c:	005b      	lsls	r3, r3, #1
 800687e:	fa02 f303 	lsl.w	r3, r2, r3
 8006882:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006886:	e032      	b.n	80068ee <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006888:	4b61      	ldr	r3, [pc, #388]	@ (8006a10 <HAL_ADC_ConfigChannel+0x2bc>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006890:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006894:	d10b      	bne.n	80068ae <HAL_ADC_ConfigChannel+0x15a>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	695a      	ldr	r2, [r3, #20]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	089b      	lsrs	r3, r3, #2
 80068a2:	f003 0307 	and.w	r3, r3, #7
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	fa02 f303 	lsl.w	r3, r2, r3
 80068ac:	e01d      	b.n	80068ea <HAL_ADC_ConfigChannel+0x196>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f003 0310 	and.w	r3, r3, #16
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10b      	bne.n	80068d4 <HAL_ADC_ConfigChannel+0x180>
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	695a      	ldr	r2, [r3, #20]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	089b      	lsrs	r3, r3, #2
 80068c8:	f003 0307 	and.w	r3, r3, #7
 80068cc:	005b      	lsls	r3, r3, #1
 80068ce:	fa02 f303 	lsl.w	r3, r2, r3
 80068d2:	e00a      	b.n	80068ea <HAL_ADC_ConfigChannel+0x196>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	695a      	ldr	r2, [r3, #20]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	089b      	lsrs	r3, r3, #2
 80068e0:	f003 0304 	and.w	r3, r3, #4
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	d048      	beq.n	8006988 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6818      	ldr	r0, [r3, #0]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	6919      	ldr	r1, [r3, #16]
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006906:	f7ff f96f 	bl	8005be8 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a3f      	ldr	r2, [pc, #252]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2b8>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d119      	bne.n	8006948 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6818      	ldr	r0, [r3, #0]
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	6919      	ldr	r1, [r3, #16]
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	461a      	mov	r2, r3
 8006922:	f7ff fa07 	bl	8005d34 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	6919      	ldr	r1, [r3, #16]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d102      	bne.n	800693e <HAL_ADC_ConfigChannel+0x1ea>
 8006938:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800693c:	e000      	b.n	8006940 <HAL_ADC_ConfigChannel+0x1ec>
 800693e:	2300      	movs	r3, #0
 8006940:	461a      	mov	r2, r3
 8006942:	f7ff f9d5 	bl	8005cf0 <LL_ADC_SetOffsetSaturation>
 8006946:	e1c8      	b.n	8006cda <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6818      	ldr	r0, [r3, #0]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	6919      	ldr	r1, [r3, #16]
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006956:	2b01      	cmp	r3, #1
 8006958:	d102      	bne.n	8006960 <HAL_ADC_ConfigChannel+0x20c>
 800695a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800695e:	e000      	b.n	8006962 <HAL_ADC_ConfigChannel+0x20e>
 8006960:	2300      	movs	r3, #0
 8006962:	461a      	mov	r2, r3
 8006964:	f7ff f9a2 	bl	8005cac <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6818      	ldr	r0, [r3, #0]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	6919      	ldr	r1, [r3, #16]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	7e1b      	ldrb	r3, [r3, #24]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d102      	bne.n	800697e <HAL_ADC_ConfigChannel+0x22a>
 8006978:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800697c:	e000      	b.n	8006980 <HAL_ADC_ConfigChannel+0x22c>
 800697e:	2300      	movs	r3, #0
 8006980:	461a      	mov	r2, r3
 8006982:	f7ff f979 	bl	8005c78 <LL_ADC_SetDataRightShift>
 8006986:	e1a8      	b.n	8006cda <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a1f      	ldr	r2, [pc, #124]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2b8>)
 800698e:	4293      	cmp	r3, r2
 8006990:	f040 815b 	bne.w	8006c4a <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2100      	movs	r1, #0
 800699a:	4618      	mov	r0, r3
 800699c:	f7ff f956 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 80069a0:	4603      	mov	r3, r0
 80069a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d10a      	bne.n	80069c0 <HAL_ADC_ConfigChannel+0x26c>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2100      	movs	r1, #0
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff f94b 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 80069b6:	4603      	mov	r3, r0
 80069b8:	0e9b      	lsrs	r3, r3, #26
 80069ba:	f003 021f 	and.w	r2, r3, #31
 80069be:	e017      	b.n	80069f0 <HAL_ADC_ConfigChannel+0x29c>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2100      	movs	r1, #0
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff f940 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 80069cc:	4603      	mov	r3, r0
 80069ce:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80069d2:	fa93 f3a3 	rbit	r3, r3
 80069d6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80069d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069da:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80069dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80069e2:	2320      	movs	r3, #32
 80069e4:	e003      	b.n	80069ee <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80069e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069e8:	fab3 f383 	clz	r3, r3
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	461a      	mov	r2, r3
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10b      	bne.n	8006a14 <HAL_ADC_ConfigChannel+0x2c0>
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	0e9b      	lsrs	r3, r3, #26
 8006a02:	f003 031f 	and.w	r3, r3, #31
 8006a06:	e017      	b.n	8006a38 <HAL_ADC_ConfigChannel+0x2e4>
 8006a08:	47ff0000 	.word	0x47ff0000
 8006a0c:	58026000 	.word	0x58026000
 8006a10:	5c001000 	.word	0x5c001000
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a1c:	fa93 f3a3 	rbit	r3, r3
 8006a20:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006a22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a24:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006a26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8006a2c:	2320      	movs	r3, #32
 8006a2e:	e003      	b.n	8006a38 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8006a30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a32:	fab3 f383 	clz	r3, r3
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d106      	bne.n	8006a4a <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2200      	movs	r2, #0
 8006a42:	2100      	movs	r1, #0
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7ff f997 	bl	8005d78 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2101      	movs	r1, #1
 8006a50:	4618      	mov	r0, r3
 8006a52:	f7ff f8fb 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006a56:	4603      	mov	r3, r0
 8006a58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10a      	bne.n	8006a76 <HAL_ADC_ConfigChannel+0x322>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2101      	movs	r1, #1
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7ff f8f0 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	0e9b      	lsrs	r3, r3, #26
 8006a70:	f003 021f 	and.w	r2, r3, #31
 8006a74:	e017      	b.n	8006aa6 <HAL_ADC_ConfigChannel+0x352>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7ff f8e5 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006a82:	4603      	mov	r3, r0
 8006a84:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a88:	fa93 f3a3 	rbit	r3, r3
 8006a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006a8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a90:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006a92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d101      	bne.n	8006a9c <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8006a98:	2320      	movs	r3, #32
 8006a9a:	e003      	b.n	8006aa4 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8006a9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a9e:	fab3 f383 	clz	r3, r3
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d105      	bne.n	8006abe <HAL_ADC_ConfigChannel+0x36a>
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	0e9b      	lsrs	r3, r3, #26
 8006ab8:	f003 031f 	and.w	r3, r3, #31
 8006abc:	e011      	b.n	8006ae2 <HAL_ADC_ConfigChannel+0x38e>
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ac6:	fa93 f3a3 	rbit	r3, r3
 8006aca:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006acc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ace:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006ad0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d101      	bne.n	8006ada <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006ad6:	2320      	movs	r3, #32
 8006ad8:	e003      	b.n	8006ae2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006ada:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006adc:	fab3 f383 	clz	r3, r3
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d106      	bne.n	8006af4 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2200      	movs	r2, #0
 8006aec:	2101      	movs	r1, #1
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7ff f942 	bl	8005d78 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2102      	movs	r1, #2
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7ff f8a6 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006b00:	4603      	mov	r3, r0
 8006b02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10a      	bne.n	8006b20 <HAL_ADC_ConfigChannel+0x3cc>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2102      	movs	r1, #2
 8006b10:	4618      	mov	r0, r3
 8006b12:	f7ff f89b 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006b16:	4603      	mov	r3, r0
 8006b18:	0e9b      	lsrs	r3, r3, #26
 8006b1a:	f003 021f 	and.w	r2, r3, #31
 8006b1e:	e017      	b.n	8006b50 <HAL_ADC_ConfigChannel+0x3fc>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2102      	movs	r1, #2
 8006b26:	4618      	mov	r0, r3
 8006b28:	f7ff f890 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b32:	fa93 f3a3 	rbit	r3, r3
 8006b36:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8006b42:	2320      	movs	r3, #32
 8006b44:	e003      	b.n	8006b4e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b48:	fab3 f383 	clz	r3, r3
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	461a      	mov	r2, r3
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d105      	bne.n	8006b68 <HAL_ADC_ConfigChannel+0x414>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	0e9b      	lsrs	r3, r3, #26
 8006b62:	f003 031f 	and.w	r3, r3, #31
 8006b66:	e011      	b.n	8006b8c <HAL_ADC_ConfigChannel+0x438>
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b70:	fa93 f3a3 	rbit	r3, r3
 8006b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b78:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d101      	bne.n	8006b84 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8006b80:	2320      	movs	r3, #32
 8006b82:	e003      	b.n	8006b8c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b86:	fab3 f383 	clz	r3, r3
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d106      	bne.n	8006b9e <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2200      	movs	r2, #0
 8006b96:	2102      	movs	r1, #2
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7ff f8ed 	bl	8005d78 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2103      	movs	r1, #3
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7ff f851 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006baa:	4603      	mov	r3, r0
 8006bac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d10a      	bne.n	8006bca <HAL_ADC_ConfigChannel+0x476>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2103      	movs	r1, #3
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7ff f846 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	0e9b      	lsrs	r3, r3, #26
 8006bc4:	f003 021f 	and.w	r2, r3, #31
 8006bc8:	e017      	b.n	8006bfa <HAL_ADC_ConfigChannel+0x4a6>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2103      	movs	r1, #3
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7ff f83b 	bl	8005c4c <LL_ADC_GetOffsetChannel>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	fa93 f3a3 	rbit	r3, r3
 8006be0:	61fb      	str	r3, [r7, #28]
  return result;
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d101      	bne.n	8006bf0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006bec:	2320      	movs	r3, #32
 8006bee:	e003      	b.n	8006bf8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf2:	fab3 f383 	clz	r3, r3
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d105      	bne.n	8006c12 <HAL_ADC_ConfigChannel+0x4be>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	0e9b      	lsrs	r3, r3, #26
 8006c0c:	f003 031f 	and.w	r3, r3, #31
 8006c10:	e011      	b.n	8006c36 <HAL_ADC_ConfigChannel+0x4e2>
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	fa93 f3a3 	rbit	r3, r3
 8006c1e:	613b      	str	r3, [r7, #16]
  return result;
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8006c2a:	2320      	movs	r3, #32
 8006c2c:	e003      	b.n	8006c36 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	fab3 f383 	clz	r3, r3
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d14f      	bne.n	8006cda <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	2103      	movs	r1, #3
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7ff f898 	bl	8005d78 <LL_ADC_SetOffsetState>
 8006c48:	e047      	b.n	8006cda <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c50:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	069b      	lsls	r3, r3, #26
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d107      	bne.n	8006c6e <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006c6c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	069b      	lsls	r3, r3, #26
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d107      	bne.n	8006c92 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006c90:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c98:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	069b      	lsls	r3, r3, #26
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d107      	bne.n	8006cb6 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006cb4:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	069b      	lsls	r3, r3, #26
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d107      	bne.n	8006cda <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006cd8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7ff f9e0 	bl	80060a4 <LL_ADC_IsEnabled>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f040 81ea 	bne.w	80070c0 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6818      	ldr	r0, [r3, #0]
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	6819      	ldr	r1, [r3, #0]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f7ff f90f 	bl	8005f1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	4a7a      	ldr	r2, [pc, #488]	@ (8006eec <HAL_ADC_ConfigChannel+0x798>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	f040 80e0 	bne.w	8006eca <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4977      	ldr	r1, [pc, #476]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x79c>)
 8006d14:	428b      	cmp	r3, r1
 8006d16:	d147      	bne.n	8006da8 <HAL_ADC_ConfigChannel+0x654>
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4975      	ldr	r1, [pc, #468]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7a0>)
 8006d1e:	428b      	cmp	r3, r1
 8006d20:	d040      	beq.n	8006da4 <HAL_ADC_ConfigChannel+0x650>
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4974      	ldr	r1, [pc, #464]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7a4>)
 8006d28:	428b      	cmp	r3, r1
 8006d2a:	d039      	beq.n	8006da0 <HAL_ADC_ConfigChannel+0x64c>
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4972      	ldr	r1, [pc, #456]	@ (8006efc <HAL_ADC_ConfigChannel+0x7a8>)
 8006d32:	428b      	cmp	r3, r1
 8006d34:	d032      	beq.n	8006d9c <HAL_ADC_ConfigChannel+0x648>
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4971      	ldr	r1, [pc, #452]	@ (8006f00 <HAL_ADC_ConfigChannel+0x7ac>)
 8006d3c:	428b      	cmp	r3, r1
 8006d3e:	d02b      	beq.n	8006d98 <HAL_ADC_ConfigChannel+0x644>
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	496f      	ldr	r1, [pc, #444]	@ (8006f04 <HAL_ADC_ConfigChannel+0x7b0>)
 8006d46:	428b      	cmp	r3, r1
 8006d48:	d024      	beq.n	8006d94 <HAL_ADC_ConfigChannel+0x640>
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	496e      	ldr	r1, [pc, #440]	@ (8006f08 <HAL_ADC_ConfigChannel+0x7b4>)
 8006d50:	428b      	cmp	r3, r1
 8006d52:	d01d      	beq.n	8006d90 <HAL_ADC_ConfigChannel+0x63c>
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	496c      	ldr	r1, [pc, #432]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7b8>)
 8006d5a:	428b      	cmp	r3, r1
 8006d5c:	d016      	beq.n	8006d8c <HAL_ADC_ConfigChannel+0x638>
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	496b      	ldr	r1, [pc, #428]	@ (8006f10 <HAL_ADC_ConfigChannel+0x7bc>)
 8006d64:	428b      	cmp	r3, r1
 8006d66:	d00f      	beq.n	8006d88 <HAL_ADC_ConfigChannel+0x634>
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4969      	ldr	r1, [pc, #420]	@ (8006f14 <HAL_ADC_ConfigChannel+0x7c0>)
 8006d6e:	428b      	cmp	r3, r1
 8006d70:	d008      	beq.n	8006d84 <HAL_ADC_ConfigChannel+0x630>
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4968      	ldr	r1, [pc, #416]	@ (8006f18 <HAL_ADC_ConfigChannel+0x7c4>)
 8006d78:	428b      	cmp	r3, r1
 8006d7a:	d101      	bne.n	8006d80 <HAL_ADC_ConfigChannel+0x62c>
 8006d7c:	4b67      	ldr	r3, [pc, #412]	@ (8006f1c <HAL_ADC_ConfigChannel+0x7c8>)
 8006d7e:	e0a0      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d80:	2300      	movs	r3, #0
 8006d82:	e09e      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d84:	4b66      	ldr	r3, [pc, #408]	@ (8006f20 <HAL_ADC_ConfigChannel+0x7cc>)
 8006d86:	e09c      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d88:	4b66      	ldr	r3, [pc, #408]	@ (8006f24 <HAL_ADC_ConfigChannel+0x7d0>)
 8006d8a:	e09a      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d8c:	4b60      	ldr	r3, [pc, #384]	@ (8006f10 <HAL_ADC_ConfigChannel+0x7bc>)
 8006d8e:	e098      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d90:	4b5e      	ldr	r3, [pc, #376]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7b8>)
 8006d92:	e096      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d94:	4b64      	ldr	r3, [pc, #400]	@ (8006f28 <HAL_ADC_ConfigChannel+0x7d4>)
 8006d96:	e094      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d98:	4b64      	ldr	r3, [pc, #400]	@ (8006f2c <HAL_ADC_ConfigChannel+0x7d8>)
 8006d9a:	e092      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006d9c:	4b64      	ldr	r3, [pc, #400]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7dc>)
 8006d9e:	e090      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006da0:	4b64      	ldr	r3, [pc, #400]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7e0>)
 8006da2:	e08e      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006da4:	2301      	movs	r3, #1
 8006da6:	e08c      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4962      	ldr	r1, [pc, #392]	@ (8006f38 <HAL_ADC_ConfigChannel+0x7e4>)
 8006dae:	428b      	cmp	r3, r1
 8006db0:	d140      	bne.n	8006e34 <HAL_ADC_ConfigChannel+0x6e0>
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	494f      	ldr	r1, [pc, #316]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7a0>)
 8006db8:	428b      	cmp	r3, r1
 8006dba:	d039      	beq.n	8006e30 <HAL_ADC_ConfigChannel+0x6dc>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	494d      	ldr	r1, [pc, #308]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7a4>)
 8006dc2:	428b      	cmp	r3, r1
 8006dc4:	d032      	beq.n	8006e2c <HAL_ADC_ConfigChannel+0x6d8>
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	494c      	ldr	r1, [pc, #304]	@ (8006efc <HAL_ADC_ConfigChannel+0x7a8>)
 8006dcc:	428b      	cmp	r3, r1
 8006dce:	d02b      	beq.n	8006e28 <HAL_ADC_ConfigChannel+0x6d4>
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	494a      	ldr	r1, [pc, #296]	@ (8006f00 <HAL_ADC_ConfigChannel+0x7ac>)
 8006dd6:	428b      	cmp	r3, r1
 8006dd8:	d024      	beq.n	8006e24 <HAL_ADC_ConfigChannel+0x6d0>
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4949      	ldr	r1, [pc, #292]	@ (8006f04 <HAL_ADC_ConfigChannel+0x7b0>)
 8006de0:	428b      	cmp	r3, r1
 8006de2:	d01d      	beq.n	8006e20 <HAL_ADC_ConfigChannel+0x6cc>
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4947      	ldr	r1, [pc, #284]	@ (8006f08 <HAL_ADC_ConfigChannel+0x7b4>)
 8006dea:	428b      	cmp	r3, r1
 8006dec:	d016      	beq.n	8006e1c <HAL_ADC_ConfigChannel+0x6c8>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4946      	ldr	r1, [pc, #280]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7b8>)
 8006df4:	428b      	cmp	r3, r1
 8006df6:	d00f      	beq.n	8006e18 <HAL_ADC_ConfigChannel+0x6c4>
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4944      	ldr	r1, [pc, #272]	@ (8006f10 <HAL_ADC_ConfigChannel+0x7bc>)
 8006dfe:	428b      	cmp	r3, r1
 8006e00:	d008      	beq.n	8006e14 <HAL_ADC_ConfigChannel+0x6c0>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4944      	ldr	r1, [pc, #272]	@ (8006f18 <HAL_ADC_ConfigChannel+0x7c4>)
 8006e08:	428b      	cmp	r3, r1
 8006e0a:	d101      	bne.n	8006e10 <HAL_ADC_ConfigChannel+0x6bc>
 8006e0c:	4b43      	ldr	r3, [pc, #268]	@ (8006f1c <HAL_ADC_ConfigChannel+0x7c8>)
 8006e0e:	e058      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e10:	2300      	movs	r3, #0
 8006e12:	e056      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e14:	4b43      	ldr	r3, [pc, #268]	@ (8006f24 <HAL_ADC_ConfigChannel+0x7d0>)
 8006e16:	e054      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e18:	4b3d      	ldr	r3, [pc, #244]	@ (8006f10 <HAL_ADC_ConfigChannel+0x7bc>)
 8006e1a:	e052      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7b8>)
 8006e1e:	e050      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e20:	4b41      	ldr	r3, [pc, #260]	@ (8006f28 <HAL_ADC_ConfigChannel+0x7d4>)
 8006e22:	e04e      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e24:	4b41      	ldr	r3, [pc, #260]	@ (8006f2c <HAL_ADC_ConfigChannel+0x7d8>)
 8006e26:	e04c      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e28:	4b41      	ldr	r3, [pc, #260]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7dc>)
 8006e2a:	e04a      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e2c:	4b41      	ldr	r3, [pc, #260]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7e0>)
 8006e2e:	e048      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e30:	2301      	movs	r3, #1
 8006e32:	e046      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4940      	ldr	r1, [pc, #256]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7e8>)
 8006e3a:	428b      	cmp	r3, r1
 8006e3c:	d140      	bne.n	8006ec0 <HAL_ADC_ConfigChannel+0x76c>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	492c      	ldr	r1, [pc, #176]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7a0>)
 8006e44:	428b      	cmp	r3, r1
 8006e46:	d039      	beq.n	8006ebc <HAL_ADC_ConfigChannel+0x768>
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	492a      	ldr	r1, [pc, #168]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7a4>)
 8006e4e:	428b      	cmp	r3, r1
 8006e50:	d032      	beq.n	8006eb8 <HAL_ADC_ConfigChannel+0x764>
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4929      	ldr	r1, [pc, #164]	@ (8006efc <HAL_ADC_ConfigChannel+0x7a8>)
 8006e58:	428b      	cmp	r3, r1
 8006e5a:	d02b      	beq.n	8006eb4 <HAL_ADC_ConfigChannel+0x760>
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4927      	ldr	r1, [pc, #156]	@ (8006f00 <HAL_ADC_ConfigChannel+0x7ac>)
 8006e62:	428b      	cmp	r3, r1
 8006e64:	d024      	beq.n	8006eb0 <HAL_ADC_ConfigChannel+0x75c>
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4926      	ldr	r1, [pc, #152]	@ (8006f04 <HAL_ADC_ConfigChannel+0x7b0>)
 8006e6c:	428b      	cmp	r3, r1
 8006e6e:	d01d      	beq.n	8006eac <HAL_ADC_ConfigChannel+0x758>
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4924      	ldr	r1, [pc, #144]	@ (8006f08 <HAL_ADC_ConfigChannel+0x7b4>)
 8006e76:	428b      	cmp	r3, r1
 8006e78:	d016      	beq.n	8006ea8 <HAL_ADC_ConfigChannel+0x754>
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4923      	ldr	r1, [pc, #140]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7b8>)
 8006e80:	428b      	cmp	r3, r1
 8006e82:	d00f      	beq.n	8006ea4 <HAL_ADC_ConfigChannel+0x750>
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4926      	ldr	r1, [pc, #152]	@ (8006f24 <HAL_ADC_ConfigChannel+0x7d0>)
 8006e8a:	428b      	cmp	r3, r1
 8006e8c:	d008      	beq.n	8006ea0 <HAL_ADC_ConfigChannel+0x74c>
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	492b      	ldr	r1, [pc, #172]	@ (8006f40 <HAL_ADC_ConfigChannel+0x7ec>)
 8006e94:	428b      	cmp	r3, r1
 8006e96:	d101      	bne.n	8006e9c <HAL_ADC_ConfigChannel+0x748>
 8006e98:	4b2a      	ldr	r3, [pc, #168]	@ (8006f44 <HAL_ADC_ConfigChannel+0x7f0>)
 8006e9a:	e012      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e010      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006ea0:	4b27      	ldr	r3, [pc, #156]	@ (8006f40 <HAL_ADC_ConfigChannel+0x7ec>)
 8006ea2:	e00e      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8006f10 <HAL_ADC_ConfigChannel+0x7bc>)
 8006ea6:	e00c      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006ea8:	4b18      	ldr	r3, [pc, #96]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7b8>)
 8006eaa:	e00a      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006eac:	4b1e      	ldr	r3, [pc, #120]	@ (8006f28 <HAL_ADC_ConfigChannel+0x7d4>)
 8006eae:	e008      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8006f2c <HAL_ADC_ConfigChannel+0x7d8>)
 8006eb2:	e006      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7dc>)
 8006eb6:	e004      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7e0>)
 8006eba:	e002      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e000      	b.n	8006ec2 <HAL_ADC_ConfigChannel+0x76e>
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f7fe fe55 	bl	8005b74 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f280 80f6 	bge.w	80070c0 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a05      	ldr	r2, [pc, #20]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x79c>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d004      	beq.n	8006ee8 <HAL_ADC_ConfigChannel+0x794>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a15      	ldr	r2, [pc, #84]	@ (8006f38 <HAL_ADC_ConfigChannel+0x7e4>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d131      	bne.n	8006f4c <HAL_ADC_ConfigChannel+0x7f8>
 8006ee8:	4b17      	ldr	r3, [pc, #92]	@ (8006f48 <HAL_ADC_ConfigChannel+0x7f4>)
 8006eea:	e030      	b.n	8006f4e <HAL_ADC_ConfigChannel+0x7fa>
 8006eec:	47ff0000 	.word	0x47ff0000
 8006ef0:	40022000 	.word	0x40022000
 8006ef4:	04300002 	.word	0x04300002
 8006ef8:	08600004 	.word	0x08600004
 8006efc:	0c900008 	.word	0x0c900008
 8006f00:	10c00010 	.word	0x10c00010
 8006f04:	14f00020 	.word	0x14f00020
 8006f08:	2a000400 	.word	0x2a000400
 8006f0c:	2e300800 	.word	0x2e300800
 8006f10:	32601000 	.word	0x32601000
 8006f14:	43210000 	.word	0x43210000
 8006f18:	4b840000 	.word	0x4b840000
 8006f1c:	4fb80000 	.word	0x4fb80000
 8006f20:	47520000 	.word	0x47520000
 8006f24:	36902000 	.word	0x36902000
 8006f28:	25b00200 	.word	0x25b00200
 8006f2c:	21800100 	.word	0x21800100
 8006f30:	1d500080 	.word	0x1d500080
 8006f34:	19200040 	.word	0x19200040
 8006f38:	40022100 	.word	0x40022100
 8006f3c:	58026000 	.word	0x58026000
 8006f40:	3ac04000 	.word	0x3ac04000
 8006f44:	3ef08000 	.word	0x3ef08000
 8006f48:	40022300 	.word	0x40022300
 8006f4c:	4b61      	ldr	r3, [pc, #388]	@ (80070d4 <HAL_ADC_ConfigChannel+0x980>)
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fe fe02 	bl	8005b58 <LL_ADC_GetCommonPathInternalCh>
 8006f54:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a5f      	ldr	r2, [pc, #380]	@ (80070d8 <HAL_ADC_ConfigChannel+0x984>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d004      	beq.n	8006f6a <HAL_ADC_ConfigChannel+0x816>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a5d      	ldr	r2, [pc, #372]	@ (80070dc <HAL_ADC_ConfigChannel+0x988>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d10e      	bne.n	8006f88 <HAL_ADC_ConfigChannel+0x834>
 8006f6a:	485b      	ldr	r0, [pc, #364]	@ (80070d8 <HAL_ADC_ConfigChannel+0x984>)
 8006f6c:	f7ff f89a 	bl	80060a4 <LL_ADC_IsEnabled>
 8006f70:	4604      	mov	r4, r0
 8006f72:	485a      	ldr	r0, [pc, #360]	@ (80070dc <HAL_ADC_ConfigChannel+0x988>)
 8006f74:	f7ff f896 	bl	80060a4 <LL_ADC_IsEnabled>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	4323      	orrs	r3, r4
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	bf0c      	ite	eq
 8006f80:	2301      	moveq	r3, #1
 8006f82:	2300      	movne	r3, #0
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	e008      	b.n	8006f9a <HAL_ADC_ConfigChannel+0x846>
 8006f88:	4855      	ldr	r0, [pc, #340]	@ (80070e0 <HAL_ADC_ConfigChannel+0x98c>)
 8006f8a:	f7ff f88b 	bl	80060a4 <LL_ADC_IsEnabled>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	bf0c      	ite	eq
 8006f94:	2301      	moveq	r3, #1
 8006f96:	2300      	movne	r3, #0
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d07d      	beq.n	800709a <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a50      	ldr	r2, [pc, #320]	@ (80070e4 <HAL_ADC_ConfigChannel+0x990>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d130      	bne.n	800700a <HAL_ADC_ConfigChannel+0x8b6>
 8006fa8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006faa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d12b      	bne.n	800700a <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a4a      	ldr	r2, [pc, #296]	@ (80070e0 <HAL_ADC_ConfigChannel+0x98c>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	f040 8081 	bne.w	80070c0 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a45      	ldr	r2, [pc, #276]	@ (80070d8 <HAL_ADC_ConfigChannel+0x984>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d004      	beq.n	8006fd2 <HAL_ADC_ConfigChannel+0x87e>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a43      	ldr	r2, [pc, #268]	@ (80070dc <HAL_ADC_ConfigChannel+0x988>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d101      	bne.n	8006fd6 <HAL_ADC_ConfigChannel+0x882>
 8006fd2:	4a45      	ldr	r2, [pc, #276]	@ (80070e8 <HAL_ADC_ConfigChannel+0x994>)
 8006fd4:	e000      	b.n	8006fd8 <HAL_ADC_ConfigChannel+0x884>
 8006fd6:	4a3f      	ldr	r2, [pc, #252]	@ (80070d4 <HAL_ADC_ConfigChannel+0x980>)
 8006fd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fda:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006fde:	4619      	mov	r1, r3
 8006fe0:	4610      	mov	r0, r2
 8006fe2:	f7fe fda6 	bl	8005b32 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006fe6:	4b41      	ldr	r3, [pc, #260]	@ (80070ec <HAL_ADC_ConfigChannel+0x998>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	099b      	lsrs	r3, r3, #6
 8006fec:	4a40      	ldr	r2, [pc, #256]	@ (80070f0 <HAL_ADC_ConfigChannel+0x99c>)
 8006fee:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff2:	099b      	lsrs	r3, r3, #6
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	005b      	lsls	r3, r3, #1
 8006ff8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006ffa:	e002      	b.n	8007002 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1f9      	bne.n	8006ffc <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007008:	e05a      	b.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a39      	ldr	r2, [pc, #228]	@ (80070f4 <HAL_ADC_ConfigChannel+0x9a0>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d11e      	bne.n	8007052 <HAL_ADC_ConfigChannel+0x8fe>
 8007014:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007016:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d119      	bne.n	8007052 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a2f      	ldr	r2, [pc, #188]	@ (80070e0 <HAL_ADC_ConfigChannel+0x98c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d14b      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a2a      	ldr	r2, [pc, #168]	@ (80070d8 <HAL_ADC_ConfigChannel+0x984>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d004      	beq.n	800703c <HAL_ADC_ConfigChannel+0x8e8>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a29      	ldr	r2, [pc, #164]	@ (80070dc <HAL_ADC_ConfigChannel+0x988>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d101      	bne.n	8007040 <HAL_ADC_ConfigChannel+0x8ec>
 800703c:	4a2a      	ldr	r2, [pc, #168]	@ (80070e8 <HAL_ADC_ConfigChannel+0x994>)
 800703e:	e000      	b.n	8007042 <HAL_ADC_ConfigChannel+0x8ee>
 8007040:	4a24      	ldr	r2, [pc, #144]	@ (80070d4 <HAL_ADC_ConfigChannel+0x980>)
 8007042:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007044:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007048:	4619      	mov	r1, r3
 800704a:	4610      	mov	r0, r2
 800704c:	f7fe fd71 	bl	8005b32 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007050:	e036      	b.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a28      	ldr	r2, [pc, #160]	@ (80070f8 <HAL_ADC_ConfigChannel+0x9a4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d131      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
 800705c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800705e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d12c      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a1d      	ldr	r2, [pc, #116]	@ (80070e0 <HAL_ADC_ConfigChannel+0x98c>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d127      	bne.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a18      	ldr	r2, [pc, #96]	@ (80070d8 <HAL_ADC_ConfigChannel+0x984>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d004      	beq.n	8007084 <HAL_ADC_ConfigChannel+0x930>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a17      	ldr	r2, [pc, #92]	@ (80070dc <HAL_ADC_ConfigChannel+0x988>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d101      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x934>
 8007084:	4a18      	ldr	r2, [pc, #96]	@ (80070e8 <HAL_ADC_ConfigChannel+0x994>)
 8007086:	e000      	b.n	800708a <HAL_ADC_ConfigChannel+0x936>
 8007088:	4a12      	ldr	r2, [pc, #72]	@ (80070d4 <HAL_ADC_ConfigChannel+0x980>)
 800708a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800708c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007090:	4619      	mov	r1, r3
 8007092:	4610      	mov	r0, r2
 8007094:	f7fe fd4d 	bl	8005b32 <LL_ADC_SetCommonPathInternalCh>
 8007098:	e012      	b.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800709e:	f043 0220 	orr.w	r2, r3, #32
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80070ac:	e008      	b.n	80070c0 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070b2:	f043 0220 	orr.w	r2, r3, #32
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80070c8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3794      	adds	r7, #148	@ 0x94
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd90      	pop	{r4, r7, pc}
 80070d4:	58026300 	.word	0x58026300
 80070d8:	40022000 	.word	0x40022000
 80070dc:	40022100 	.word	0x40022100
 80070e0:	58026000 	.word	0x58026000
 80070e4:	c7520000 	.word	0xc7520000
 80070e8:	40022300 	.word	0x40022300
 80070ec:	24000000 	.word	0x24000000
 80070f0:	053e2d63 	.word	0x053e2d63
 80070f4:	c3210000 	.word	0xc3210000
 80070f8:	cb840000 	.word	0xcb840000

080070fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4618      	mov	r0, r3
 800710a:	f7fe ffcb 	bl	80060a4 <LL_ADC_IsEnabled>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d16e      	bne.n	80071f2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689a      	ldr	r2, [r3, #8]
 800711a:	4b38      	ldr	r3, [pc, #224]	@ (80071fc <ADC_Enable+0x100>)
 800711c:	4013      	ands	r3, r2
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00d      	beq.n	800713e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007126:	f043 0210 	orr.w	r2, r3, #16
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007132:	f043 0201 	orr.w	r2, r3, #1
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e05a      	b.n	80071f4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4618      	mov	r0, r3
 8007144:	f7fe ff86 	bl	8006054 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007148:	f7fe fcb0 	bl	8005aac <HAL_GetTick>
 800714c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a2b      	ldr	r2, [pc, #172]	@ (8007200 <ADC_Enable+0x104>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d004      	beq.n	8007162 <ADC_Enable+0x66>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a29      	ldr	r2, [pc, #164]	@ (8007204 <ADC_Enable+0x108>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d101      	bne.n	8007166 <ADC_Enable+0x6a>
 8007162:	4b29      	ldr	r3, [pc, #164]	@ (8007208 <ADC_Enable+0x10c>)
 8007164:	e000      	b.n	8007168 <ADC_Enable+0x6c>
 8007166:	4b29      	ldr	r3, [pc, #164]	@ (800720c <ADC_Enable+0x110>)
 8007168:	4618      	mov	r0, r3
 800716a:	f7fe ff17 	bl	8005f9c <LL_ADC_GetMultimode>
 800716e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a23      	ldr	r2, [pc, #140]	@ (8007204 <ADC_Enable+0x108>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d002      	beq.n	8007180 <ADC_Enable+0x84>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	e000      	b.n	8007182 <ADC_Enable+0x86>
 8007180:	4b1f      	ldr	r3, [pc, #124]	@ (8007200 <ADC_Enable+0x104>)
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	6812      	ldr	r2, [r2, #0]
 8007186:	4293      	cmp	r3, r2
 8007188:	d02c      	beq.n	80071e4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d130      	bne.n	80071f2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007190:	e028      	b.n	80071e4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7fe ff84 	bl	80060a4 <LL_ADC_IsEnabled>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d104      	bne.n	80071ac <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fe ff54 	bl	8006054 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80071ac:	f7fe fc7e 	bl	8005aac <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d914      	bls.n	80071e4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 0301 	and.w	r3, r3, #1
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d00d      	beq.n	80071e4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071cc:	f043 0210 	orr.w	r2, r3, #16
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071d8:	f043 0201 	orr.w	r2, r3, #1
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e007      	b.n	80071f4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d1cf      	bne.n	8007192 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3710      	adds	r7, #16
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	8000003f 	.word	0x8000003f
 8007200:	40022000 	.word	0x40022000
 8007204:	40022100 	.word	0x40022100
 8007208:	40022300 	.word	0x40022300
 800720c:	58026300 	.word	0x58026300

08007210 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4618      	mov	r0, r3
 800721e:	f7fe ff54 	bl	80060ca <LL_ADC_IsDisableOngoing>
 8007222:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4618      	mov	r0, r3
 800722a:	f7fe ff3b 	bl	80060a4 <LL_ADC_IsEnabled>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d047      	beq.n	80072c4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d144      	bne.n	80072c4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f003 030d 	and.w	r3, r3, #13
 8007244:	2b01      	cmp	r3, #1
 8007246:	d10c      	bne.n	8007262 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4618      	mov	r0, r3
 800724e:	f7fe ff15 	bl	800607c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2203      	movs	r2, #3
 8007258:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800725a:	f7fe fc27 	bl	8005aac <HAL_GetTick>
 800725e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007260:	e029      	b.n	80072b6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007266:	f043 0210 	orr.w	r2, r3, #16
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007272:	f043 0201 	orr.w	r2, r3, #1
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e023      	b.n	80072c6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800727e:	f7fe fc15 	bl	8005aac <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	2b02      	cmp	r3, #2
 800728a:	d914      	bls.n	80072b6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00d      	beq.n	80072b6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800729e:	f043 0210 	orr.w	r2, r3, #16
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072aa:	f043 0201 	orr.w	r2, r3, #1
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e007      	b.n	80072c6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f003 0301 	and.w	r3, r3, #1
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1dc      	bne.n	800727e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}

080072ce <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80072ce:	b580      	push	{r7, lr}
 80072d0:	b084      	sub	sp, #16
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072da:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072e0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d14b      	bne.n	8007380 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0308 	and.w	r3, r3, #8
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d021      	beq.n	8007346 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4618      	mov	r0, r3
 8007308:	f7fe fd60 	bl	8005dcc <LL_ADC_REG_IsTriggerSourceSWStart>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d032      	beq.n	8007378 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d12b      	bne.n	8007378 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007324:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007330:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007334:	2b00      	cmp	r3, #0
 8007336:	d11f      	bne.n	8007378 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733c:	f043 0201 	orr.w	r2, r3, #1
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	661a      	str	r2, [r3, #96]	@ 0x60
 8007344:	e018      	b.n	8007378 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f003 0303 	and.w	r3, r3, #3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d111      	bne.n	8007378 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007358:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007364:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d105      	bne.n	8007378 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007370:	f043 0201 	orr.w	r2, r3, #1
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f7fb fc3b 	bl	8002bf4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800737e:	e00e      	b.n	800739e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007384:	f003 0310 	and.w	r3, r3, #16
 8007388:	2b00      	cmp	r3, #0
 800738a:	d003      	beq.n	8007394 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f7ff f9d7 	bl	8006740 <HAL_ADC_ErrorCallback>
}
 8007392:	e004      	b.n	800739e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	4798      	blx	r3
}
 800739e:	bf00      	nop
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b084      	sub	sp, #16
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f7ff f9b9 	bl	800672c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80073ba:	bf00      	nop
 80073bc:	3710      	adds	r7, #16
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b084      	sub	sp, #16
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073e0:	f043 0204 	orr.w	r2, r3, #4
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80073e8:	68f8      	ldr	r0, [r7, #12]
 80073ea:	f7ff f9a9 	bl	8006740 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80073ee:	bf00      	nop
 80073f0:	3710      	adds	r7, #16
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
	...

080073f8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a6c      	ldr	r2, [pc, #432]	@ (80075b8 <ADC_ConfigureBoostMode+0x1c0>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d004      	beq.n	8007414 <ADC_ConfigureBoostMode+0x1c>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a6b      	ldr	r2, [pc, #428]	@ (80075bc <ADC_ConfigureBoostMode+0x1c4>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d109      	bne.n	8007428 <ADC_ConfigureBoostMode+0x30>
 8007414:	4b6a      	ldr	r3, [pc, #424]	@ (80075c0 <ADC_ConfigureBoostMode+0x1c8>)
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800741c:	2b00      	cmp	r3, #0
 800741e:	bf14      	ite	ne
 8007420:	2301      	movne	r3, #1
 8007422:	2300      	moveq	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	e008      	b.n	800743a <ADC_ConfigureBoostMode+0x42>
 8007428:	4b66      	ldr	r3, [pc, #408]	@ (80075c4 <ADC_ConfigureBoostMode+0x1cc>)
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007430:	2b00      	cmp	r3, #0
 8007432:	bf14      	ite	ne
 8007434:	2301      	movne	r3, #1
 8007436:	2300      	moveq	r3, #0
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b00      	cmp	r3, #0
 800743c:	d01c      	beq.n	8007478 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800743e:	f007 ffbf 	bl	800f3c0 <HAL_RCC_GetHCLKFreq>
 8007442:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800744c:	d010      	beq.n	8007470 <ADC_ConfigureBoostMode+0x78>
 800744e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007452:	d873      	bhi.n	800753c <ADC_ConfigureBoostMode+0x144>
 8007454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007458:	d002      	beq.n	8007460 <ADC_ConfigureBoostMode+0x68>
 800745a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800745e:	d16d      	bne.n	800753c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	0c1b      	lsrs	r3, r3, #16
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	fbb2 f3f3 	udiv	r3, r2, r3
 800746c:	60fb      	str	r3, [r7, #12]
        break;
 800746e:	e068      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	089b      	lsrs	r3, r3, #2
 8007474:	60fb      	str	r3, [r7, #12]
        break;
 8007476:	e064      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007478:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800747c:	f04f 0100 	mov.w	r1, #0
 8007480:	f009 f9dc 	bl	801083c <HAL_RCCEx_GetPeriphCLKFreq>
 8007484:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800748e:	d051      	beq.n	8007534 <ADC_ConfigureBoostMode+0x13c>
 8007490:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007494:	d854      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 8007496:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800749a:	d047      	beq.n	800752c <ADC_ConfigureBoostMode+0x134>
 800749c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80074a0:	d84e      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074a2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80074a6:	d03d      	beq.n	8007524 <ADC_ConfigureBoostMode+0x12c>
 80074a8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80074ac:	d848      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074b2:	d033      	beq.n	800751c <ADC_ConfigureBoostMode+0x124>
 80074b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074b8:	d842      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074ba:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80074be:	d029      	beq.n	8007514 <ADC_ConfigureBoostMode+0x11c>
 80074c0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80074c4:	d83c      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074c6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80074ca:	d01a      	beq.n	8007502 <ADC_ConfigureBoostMode+0x10a>
 80074cc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80074d0:	d836      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074d2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80074d6:	d014      	beq.n	8007502 <ADC_ConfigureBoostMode+0x10a>
 80074d8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80074dc:	d830      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074e2:	d00e      	beq.n	8007502 <ADC_ConfigureBoostMode+0x10a>
 80074e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074e8:	d82a      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074ea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80074ee:	d008      	beq.n	8007502 <ADC_ConfigureBoostMode+0x10a>
 80074f0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80074f4:	d824      	bhi.n	8007540 <ADC_ConfigureBoostMode+0x148>
 80074f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074fa:	d002      	beq.n	8007502 <ADC_ConfigureBoostMode+0x10a>
 80074fc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007500:	d11e      	bne.n	8007540 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	0c9b      	lsrs	r3, r3, #18
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007510:	60fb      	str	r3, [r7, #12]
        break;
 8007512:	e016      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	091b      	lsrs	r3, r3, #4
 8007518:	60fb      	str	r3, [r7, #12]
        break;
 800751a:	e012      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	095b      	lsrs	r3, r3, #5
 8007520:	60fb      	str	r3, [r7, #12]
        break;
 8007522:	e00e      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	099b      	lsrs	r3, r3, #6
 8007528:	60fb      	str	r3, [r7, #12]
        break;
 800752a:	e00a      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	09db      	lsrs	r3, r3, #7
 8007530:	60fb      	str	r3, [r7, #12]
        break;
 8007532:	e006      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	0a1b      	lsrs	r3, r3, #8
 8007538:	60fb      	str	r3, [r7, #12]
        break;
 800753a:	e002      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
        break;
 800753c:	bf00      	nop
 800753e:	e000      	b.n	8007542 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007540:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	085b      	lsrs	r3, r3, #1
 8007546:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	4a1f      	ldr	r2, [pc, #124]	@ (80075c8 <ADC_ConfigureBoostMode+0x1d0>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d808      	bhi.n	8007562 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689a      	ldr	r2, [r3, #8]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800755e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007560:	e025      	b.n	80075ae <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	4a19      	ldr	r2, [pc, #100]	@ (80075cc <ADC_ConfigureBoostMode+0x1d4>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d80a      	bhi.n	8007580 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800757c:	609a      	str	r2, [r3, #8]
}
 800757e:	e016      	b.n	80075ae <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4a13      	ldr	r2, [pc, #76]	@ (80075d0 <ADC_ConfigureBoostMode+0x1d8>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d80a      	bhi.n	800759e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800759a:	609a      	str	r2, [r3, #8]
}
 800759c:	e007      	b.n	80075ae <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	689a      	ldr	r2, [r3, #8]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80075ac:	609a      	str	r2, [r3, #8]
}
 80075ae:	bf00      	nop
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	40022000 	.word	0x40022000
 80075bc:	40022100 	.word	0x40022100
 80075c0:	40022300 	.word	0x40022300
 80075c4:	58026300 	.word	0x58026300
 80075c8:	005f5e10 	.word	0x005f5e10
 80075cc:	00bebc20 	.word	0x00bebc20
 80075d0:	017d7840 	.word	0x017d7840

080075d4 <LL_ADC_SetCalibrationLinearFactor>:
{
 80075d4:	b480      	push	{r7}
 80075d6:	b087      	sub	sp, #28
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC3)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	4a15      	ldr	r2, [pc, #84]	@ (8007638 <LL_ADC_SetCalibrationLinearFactor+0x64>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d020      	beq.n	800762a <LL_ADC_SetCalibrationLinearFactor+0x56>
    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;
 80075e8:	4b14      	ldr	r3, [pc, #80]	@ (800763c <LL_ADC_SetCalibrationLinearFactor+0x68>)
 80075ea:	617b      	str	r3, [r7, #20]
    MODIFY_REG(ADCx->CALFACT2_RES14, ADC_CALFACT2_LINCALFACT, CalibrationFactor);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80075f2:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	431a      	orrs	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(ADCx->CR, ADC_CR_ADCALLIN, LinearityWord);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	431a      	orrs	r2, r3
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	609a      	str	r2, [r3, #8]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 8007610:	e002      	b.n	8007618 <LL_ADC_SetCalibrationLinearFactor+0x44>
      timeout_cpu_cycles--;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	3b01      	subs	r3, #1
 8007616:	617b      	str	r3, [r7, #20]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	4013      	ands	r3, r2
 8007620:	2b00      	cmp	r3, #0
 8007622:	d102      	bne.n	800762a <LL_ADC_SetCalibrationLinearFactor+0x56>
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1f3      	bne.n	8007612 <LL_ADC_SetCalibrationLinearFactor+0x3e>
}
 800762a:	bf00      	nop
 800762c:	371c      	adds	r7, #28
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	58026000 	.word	0x58026000
 800763c:	00080070 	.word	0x00080070

08007640 <LL_ADC_IsEnabled>:
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 0301 	and.w	r3, r3, #1
 8007650:	2b01      	cmp	r3, #1
 8007652:	d101      	bne.n	8007658 <LL_ADC_IsEnabled+0x18>
 8007654:	2301      	movs	r3, #1
 8007656:	e000      	b.n	800765a <LL_ADC_IsEnabled+0x1a>
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr
	...

08007668 <LL_ADC_StartCalibration>:
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	4b09      	ldr	r3, [pc, #36]	@ (80076a0 <LL_ADC_StartCalibration+0x38>)
 800767a:	4013      	ands	r3, r2
 800767c:	68ba      	ldr	r2, [r7, #8]
 800767e:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007688:	430a      	orrs	r2, r1
 800768a:	4313      	orrs	r3, r2
 800768c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	609a      	str	r2, [r3, #8]
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	3ffeffc0 	.word	0x3ffeffc0

080076a4 <LL_ADC_IsCalibrationOnGoing>:
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076b8:	d101      	bne.n	80076be <LL_ADC_IsCalibrationOnGoing+0x1a>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e000      	b.n	80076c0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <LL_ADC_REG_StartConversion>:
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689a      	ldr	r2, [r3, #8]
 80076d8:	4b05      	ldr	r3, [pc, #20]	@ (80076f0 <LL_ADC_REG_StartConversion+0x24>)
 80076da:	4013      	ands	r3, r2
 80076dc:	f043 0204 	orr.w	r2, r3, #4
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	609a      	str	r2, [r3, #8]
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr
 80076f0:	7fffffc0 	.word	0x7fffffc0

080076f4 <LL_ADC_REG_StopConversion>:
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	689a      	ldr	r2, [r3, #8]
 8007700:	4b05      	ldr	r3, [pc, #20]	@ (8007718 <LL_ADC_REG_StopConversion+0x24>)
 8007702:	4013      	ands	r3, r2
 8007704:	f043 0210 	orr.w	r2, r3, #16
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	609a      	str	r2, [r3, #8]
}
 800770c:	bf00      	nop
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr
 8007718:	7fffffc0 	.word	0x7fffffc0

0800771c <LL_ADC_REG_IsConversionOngoing>:
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f003 0304 	and.w	r3, r3, #4
 800772c:	2b04      	cmp	r3, #4
 800772e:	d101      	bne.n	8007734 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007730:	2301      	movs	r3, #1
 8007732:	e000      	b.n	8007736 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
	...

08007744 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b086      	sub	sp, #24
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007750:	2300      	movs	r3, #0
 8007752:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800775a:	2b01      	cmp	r3, #1
 800775c:	d101      	bne.n	8007762 <HAL_ADCEx_Calibration_Start+0x1e>
 800775e:	2302      	movs	r3, #2
 8007760:	e04c      	b.n	80077fc <HAL_ADCEx_Calibration_Start+0xb8>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f7ff fd50 	bl	8007210 <ADC_Disable>
 8007770:	4603      	mov	r3, r0
 8007772:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007774:	7dfb      	ldrb	r3, [r7, #23]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d135      	bne.n	80077e6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800777e:	4b21      	ldr	r3, [pc, #132]	@ (8007804 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007780:	4013      	ands	r3, r2
 8007782:	f043 0202 	orr.w	r2, r3, #2
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	68b9      	ldr	r1, [r7, #8]
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff ff68 	bl	8007668 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007798:	e014      	b.n	80077c4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	3301      	adds	r3, #1
 800779e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	4a19      	ldr	r2, [pc, #100]	@ (8007808 <HAL_ADCEx_Calibration_Start+0xc4>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d30d      	bcc.n	80077c4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077ac:	f023 0312 	bic.w	r3, r3, #18
 80077b0:	f043 0210 	orr.w	r2, r3, #16
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e01b      	b.n	80077fc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7ff ff6b 	bl	80076a4 <LL_ADC_IsCalibrationOnGoing>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e2      	bne.n	800779a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077d8:	f023 0303 	bic.w	r3, r3, #3
 80077dc:	f043 0201 	orr.w	r2, r3, #1
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	661a      	str	r2, [r3, #96]	@ 0x60
 80077e4:	e005      	b.n	80077f2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077ea:	f043 0210 	orr.w	r2, r3, #16
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80077fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	ffffeefd 	.word	0xffffeefd
 8007808:	25c3f800 	.word	0x25c3f800

0800780c <HAL_ADCEx_LinearCalibration_SetValue>:
  * @param  hadc ADC handle
  * @param  LinearCalib_Buffer: Linear calibration factor
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *LinearCalib_Buffer)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint32_t cnt;
  __IO uint32_t wait_loop_index = 0;
 8007816:	2300      	movs	r3, #0
 8007818:	60fb      	str	r3, [r7, #12]
  uint32_t temp_REG_IsConversionOngoing = 0UL;
 800781a:	2300      	movs	r3, #0
 800781c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state                        */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007828:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800782c:	d107      	bne.n	800783e <HAL_ADCEx_LinearCalibration_SetValue+0x32>
  {
    /* Exit deep power down mode */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689a      	ldr	r2, [r3, #8]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800783c:	609a      	str	r2, [r3, #8]
       be relaunched or a previously saved calibration factor
       re-applied once the ADC voltage regulator is enabled */
  }


  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007848:	2b00      	cmp	r3, #0
 800784a:	d117      	bne.n	800787c <HAL_ADCEx_LinearCalibration_SetValue+0x70>
  {
    /* Enable ADC internal voltage regulator                                  */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689a      	ldr	r2, [r3, #8]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800785a:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time                                       */
    /* Wait loop initialization and execution                                 */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = ((ADC_STAB_DELAY_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800785c:	4b47      	ldr	r3, [pc, #284]	@ (800797c <HAL_ADCEx_LinearCalibration_SetValue+0x170>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	099b      	lsrs	r3, r3, #6
 8007862:	4a47      	ldr	r2, [pc, #284]	@ (8007980 <HAL_ADCEx_LinearCalibration_SetValue+0x174>)
 8007864:	fba2 2303 	umull	r2, r3, r2, r3
 8007868:	099b      	lsrs	r3, r3, #6
 800786a:	3301      	adds	r3, #1
 800786c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800786e:	e002      	b.n	8007876 <HAL_ADCEx_LinearCalibration_SetValue+0x6a>
    {
      wait_loop_index--;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3b01      	subs	r3, #1
 8007874:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1f9      	bne.n	8007870 <HAL_ADCEx_LinearCalibration_SetValue+0x64>


  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d10d      	bne.n	80078a6 <HAL_ADCEx_LinearCalibration_SetValue+0x9a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800788e:	f043 0210 	orr.w	r2, r3, #16
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800789a:	f043 0201 	orr.w	r2, r3, #1
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	665a      	str	r2, [r3, #100]	@ 0x64

    return  HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e065      	b.n	8007972 <HAL_ADCEx_LinearCalibration_SetValue+0x166>
  }
  /* Enable the ADC peripheral */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) /* Enable the ADC if it is disabled */
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7ff fec8 	bl	8007640 <LL_ADC_IsEnabled>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d128      	bne.n	8007908 <HAL_ADCEx_LinearCalibration_SetValue+0xfc>
  {
    if (ADC_Enable(hadc) != HAL_OK)
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7ff fc20 	bl	80070fc <ADC_Enable>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d001      	beq.n	80078c6 <HAL_ADCEx_LinearCalibration_SetValue+0xba>
    {
      return  HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e055      	b.n	8007972 <HAL_ADCEx_LinearCalibration_SetValue+0x166>
    }
    else
    {
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80078c6:	2306      	movs	r3, #6
 80078c8:	617b      	str	r3, [r7, #20]
 80078ca:	e016      	b.n	80078fa <HAL_ADCEx_LinearCalibration_SetValue+0xee>
      {
        LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6818      	ldr	r0, [r3, #0]
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f1c3 0306 	rsb	r3, r3, #6
 80078d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80078da:	fa22 f103 	lsr.w	r1, r2, r3
 80078de:	697a      	ldr	r2, [r7, #20]
 80078e0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80078e4:	4413      	add	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	683a      	ldr	r2, [r7, #0]
 80078ea:	4413      	add	r3, r2
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	461a      	mov	r2, r3
 80078f0:	f7ff fe70 	bl	80075d4 <LL_ADC_SetCalibrationLinearFactor>
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	3b01      	subs	r3, #1
 80078f8:	617b      	str	r3, [r7, #20]
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1e5      	bne.n	80078cc <HAL_ADCEx_LinearCalibration_SetValue+0xc0>
      }
      (void)ADC_Disable(hadc);
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7ff fc85 	bl	8007210 <ADC_Disable>
 8007906:	e033      	b.n	8007970 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    }
  }
  else  /* ADC is already enabled, so no need to enable it but need to stop conversion */
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4618      	mov	r0, r3
 800790e:	f7ff ff05 	bl	800771c <LL_ADC_REG_IsConversionOngoing>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d006      	beq.n	8007926 <HAL_ADCEx_LinearCalibration_SetValue+0x11a>
    {
      LL_ADC_REG_StopConversion(hadc->Instance);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4618      	mov	r0, r3
 800791e:	f7ff fee9 	bl	80076f4 <LL_ADC_REG_StopConversion>
      temp_REG_IsConversionOngoing = 1UL;
 8007922:	2301      	movs	r3, #1
 8007924:	613b      	str	r3, [r7, #16]
    }
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007926:	2306      	movs	r3, #6
 8007928:	617b      	str	r3, [r7, #20]
 800792a:	e016      	b.n	800795a <HAL_ADCEx_LinearCalibration_SetValue+0x14e>
    {
      LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6818      	ldr	r0, [r3, #0]
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f1c3 0306 	rsb	r3, r3, #6
 8007936:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800793a:	fa22 f103 	lsr.w	r1, r2, r3
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007944:	4413      	add	r3, r2
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	683a      	ldr	r2, [r7, #0]
 800794a:	4413      	add	r3, r2
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	461a      	mov	r2, r3
 8007950:	f7ff fe40 	bl	80075d4 <LL_ADC_SetCalibrationLinearFactor>
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	3b01      	subs	r3, #1
 8007958:	617b      	str	r3, [r7, #20]
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1e5      	bne.n	800792c <HAL_ADCEx_LinearCalibration_SetValue+0x120>
    }
    if (temp_REG_IsConversionOngoing != 0UL)
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d004      	beq.n	8007970 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    {
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4618      	mov	r0, r3
 800796c:	f7ff feae 	bl	80076cc <LL_ADC_REG_StartConversion>
    }
  }
  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3718      	adds	r7, #24
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	24000000 	.word	0x24000000
 8007980:	053e2d63 	.word	0x053e2d63

08007984 <HAL_ADCEx_LinearCalibration_FactorLoad>:
  * @brief  Load the calibration factor from engi bytes
  * @param  hadc ADC handle
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_FactorLoad(ADC_HandleTypeDef *hadc)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b08c      	sub	sp, #48	@ 0x30
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800798c:	2300      	movs	r3, #0
 800798e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Linearity calibration is retrieved from engi bytes
     read values from registers and put them to the CALFACT2 register */
  /* If needed linearity calibration can be done in runtime using
     LL_ADC_GetCalibrationLinearFactor()                             */
  if (hadc->Instance == ADC1)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a1c      	ldr	r2, [pc, #112]	@ (8007a08 <HAL_ADCEx_LinearCalibration_FactorLoad+0x84>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d102      	bne.n	80079a2 <HAL_ADCEx_LinearCalibration_FactorLoad+0x1e>
  {
    FactorOffset = 0UL;
 800799c:	2300      	movs	r3, #0
 800799e:	627b      	str	r3, [r7, #36]	@ 0x24
 80079a0:	e009      	b.n	80079b6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else if (hadc->Instance == ADC2)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a19      	ldr	r2, [pc, #100]	@ (8007a0c <HAL_ADCEx_LinearCalibration_FactorLoad+0x88>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d102      	bne.n	80079b2 <HAL_ADCEx_LinearCalibration_FactorLoad+0x2e>
  {
    FactorOffset = 8UL;
 80079ac:	2308      	movs	r3, #8
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80079b0:	e001      	b.n	80079b6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else   /*Case ADC3*/
  {
    FactorOffset = 16UL;
 80079b2:	2310      	movs	r3, #16
 80079b4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 80079b6:	2300      	movs	r3, #0
 80079b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079ba:	e00f      	b.n	80079dc <HAL_ADCEx_LinearCalibration_FactorLoad+0x58>
  {
    LinearCalib_Buffer[cnt] = *(uint32_t *)(ADC_LINEAR_CALIB_REG_1_ADDR + FactorOffset + cnt);
 80079bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c0:	4413      	add	r3, r2
 80079c2:	009a      	lsls	r2, r3, #2
 80079c4:	4b12      	ldr	r3, [pc, #72]	@ (8007a10 <HAL_ADCEx_LinearCalibration_FactorLoad+0x8c>)
 80079c6:	4413      	add	r3, r2
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	3330      	adds	r3, #48	@ 0x30
 80079d0:	443b      	add	r3, r7
 80079d2:	f843 2c24 	str.w	r2, [r3, #-36]
  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 80079d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d8:	3301      	adds	r3, #1
 80079da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079de:	2b05      	cmp	r3, #5
 80079e0:	d9ec      	bls.n	80079bc <HAL_ADCEx_LinearCalibration_FactorLoad+0x38>
  }
  if (HAL_ADCEx_LinearCalibration_SetValue(hadc, (uint32_t *)LinearCalib_Buffer) != HAL_OK)
 80079e2:	f107 030c 	add.w	r3, r7, #12
 80079e6:	4619      	mov	r1, r3
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7ff ff0f 	bl	800780c <HAL_ADCEx_LinearCalibration_SetValue>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <HAL_ADCEx_LinearCalibration_FactorLoad+0x76>
  {
    tmp_hal_status = HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return tmp_hal_status;
 80079fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3730      	adds	r7, #48	@ 0x30
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	40022000 	.word	0x40022000
 8007a0c:	40022100 	.word	0x40022100
 8007a10:	1ff1ec00 	.word	0x1ff1ec00

08007a14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007a14:	b590      	push	{r4, r7, lr}
 8007a16:	b0a3      	sub	sp, #140	@ 0x8c
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d101      	bne.n	8007a32 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007a2e:	2302      	movs	r3, #2
 8007a30:	e0c1      	b.n	8007bb6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2201      	movs	r2, #1
 8007a36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a5e      	ldr	r2, [pc, #376]	@ (8007bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d102      	bne.n	8007a52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007a4c:	4b5d      	ldr	r3, [pc, #372]	@ (8007bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e001      	b.n	8007a56 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007a52:	2300      	movs	r3, #0
 8007a54:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10b      	bne.n	8007a74 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a60:	f043 0220 	orr.w	r2, r3, #32
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e0a0      	b.n	8007bb6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f7ff fe50 	bl	800771c <LL_ADC_REG_IsConversionOngoing>
 8007a7c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7ff fe49 	bl	800771c <LL_ADC_REG_IsConversionOngoing>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f040 8081 	bne.w	8007b94 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007a92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d17c      	bne.n	8007b94 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a48      	ldr	r2, [pc, #288]	@ (8007bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d004      	beq.n	8007aae <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a46      	ldr	r2, [pc, #280]	@ (8007bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d101      	bne.n	8007ab2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007aae:	4b46      	ldr	r3, [pc, #280]	@ (8007bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007ab0:	e000      	b.n	8007ab4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007ab2:	4b46      	ldr	r3, [pc, #280]	@ (8007bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007ab4:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d039      	beq.n	8007b32 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007abe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	431a      	orrs	r2, r3
 8007acc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ace:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a3a      	ldr	r2, [pc, #232]	@ (8007bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d004      	beq.n	8007ae4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a39      	ldr	r2, [pc, #228]	@ (8007bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d10e      	bne.n	8007b02 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007ae4:	4836      	ldr	r0, [pc, #216]	@ (8007bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007ae6:	f7ff fdab 	bl	8007640 <LL_ADC_IsEnabled>
 8007aea:	4604      	mov	r4, r0
 8007aec:	4835      	ldr	r0, [pc, #212]	@ (8007bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007aee:	f7ff fda7 	bl	8007640 <LL_ADC_IsEnabled>
 8007af2:	4603      	mov	r3, r0
 8007af4:	4323      	orrs	r3, r4
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	bf0c      	ite	eq
 8007afa:	2301      	moveq	r3, #1
 8007afc:	2300      	movne	r3, #0
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	e008      	b.n	8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007b02:	4833      	ldr	r0, [pc, #204]	@ (8007bd0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007b04:	f7ff fd9c 	bl	8007640 <LL_ADC_IsEnabled>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	bf0c      	ite	eq
 8007b0e:	2301      	moveq	r3, #1
 8007b10:	2300      	movne	r3, #0
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d047      	beq.n	8007ba8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007b18:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b1a:	689a      	ldr	r2, [r3, #8]
 8007b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8007bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007b1e:	4013      	ands	r3, r2
 8007b20:	683a      	ldr	r2, [r7, #0]
 8007b22:	6811      	ldr	r1, [r2, #0]
 8007b24:	683a      	ldr	r2, [r7, #0]
 8007b26:	6892      	ldr	r2, [r2, #8]
 8007b28:	430a      	orrs	r2, r1
 8007b2a:	431a      	orrs	r2, r3
 8007b2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b2e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b30:	e03a      	b.n	8007ba8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007b32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b3c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a1f      	ldr	r2, [pc, #124]	@ (8007bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d004      	beq.n	8007b52 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8007bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d10e      	bne.n	8007b70 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007b52:	481b      	ldr	r0, [pc, #108]	@ (8007bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b54:	f7ff fd74 	bl	8007640 <LL_ADC_IsEnabled>
 8007b58:	4604      	mov	r4, r0
 8007b5a:	481a      	ldr	r0, [pc, #104]	@ (8007bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b5c:	f7ff fd70 	bl	8007640 <LL_ADC_IsEnabled>
 8007b60:	4603      	mov	r3, r0
 8007b62:	4323      	orrs	r3, r4
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	bf0c      	ite	eq
 8007b68:	2301      	moveq	r3, #1
 8007b6a:	2300      	movne	r3, #0
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	e008      	b.n	8007b82 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007b70:	4817      	ldr	r0, [pc, #92]	@ (8007bd0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007b72:	f7ff fd65 	bl	8007640 <LL_ADC_IsEnabled>
 8007b76:	4603      	mov	r3, r0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	bf0c      	ite	eq
 8007b7c:	2301      	moveq	r3, #1
 8007b7e:	2300      	movne	r3, #0
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d010      	beq.n	8007ba8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007b86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b88:	689a      	ldr	r2, [r3, #8]
 8007b8a:	4b12      	ldr	r3, [pc, #72]	@ (8007bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007b90:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b92:	e009      	b.n	8007ba8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b98:	f043 0220 	orr.w	r2, r3, #32
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007ba6:	e000      	b.n	8007baa <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007ba8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007bb2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	378c      	adds	r7, #140	@ 0x8c
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd90      	pop	{r4, r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	40022000 	.word	0x40022000
 8007bc4:	40022100 	.word	0x40022100
 8007bc8:	40022300 	.word	0x40022300
 8007bcc:	58026300 	.word	0x58026300
 8007bd0:	58026000 	.word	0x58026000
 8007bd4:	fffff0e0 	.word	0xfffff0e0

08007bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f003 0307 	and.w	r3, r3, #7
 8007be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007be8:	4b0b      	ldr	r3, [pc, #44]	@ (8007c18 <__NVIC_SetPriorityGrouping+0x40>)
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007bee:	68ba      	ldr	r2, [r7, #8]
 8007bf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007bf4:	4013      	ands	r3, r2
 8007bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007c00:	4b06      	ldr	r3, [pc, #24]	@ (8007c1c <__NVIC_SetPriorityGrouping+0x44>)
 8007c02:	4313      	orrs	r3, r2
 8007c04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007c06:	4a04      	ldr	r2, [pc, #16]	@ (8007c18 <__NVIC_SetPriorityGrouping+0x40>)
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	60d3      	str	r3, [r2, #12]
}
 8007c0c:	bf00      	nop
 8007c0e:	3714      	adds	r7, #20
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	e000ed00 	.word	0xe000ed00
 8007c1c:	05fa0000 	.word	0x05fa0000

08007c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007c20:	b480      	push	{r7}
 8007c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c24:	4b04      	ldr	r3, [pc, #16]	@ (8007c38 <__NVIC_GetPriorityGrouping+0x18>)
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	0a1b      	lsrs	r3, r3, #8
 8007c2a:	f003 0307 	and.w	r3, r3, #7
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr
 8007c38:	e000ed00 	.word	0xe000ed00

08007c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	4603      	mov	r3, r0
 8007c44:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007c46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	db0b      	blt.n	8007c66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c4e:	88fb      	ldrh	r3, [r7, #6]
 8007c50:	f003 021f 	and.w	r2, r3, #31
 8007c54:	4907      	ldr	r1, [pc, #28]	@ (8007c74 <__NVIC_EnableIRQ+0x38>)
 8007c56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c5a:	095b      	lsrs	r3, r3, #5
 8007c5c:	2001      	movs	r0, #1
 8007c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8007c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007c66:	bf00      	nop
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	e000e100 	.word	0xe000e100

08007c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	4603      	mov	r3, r0
 8007c80:	6039      	str	r1, [r7, #0]
 8007c82:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007c84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	db0a      	blt.n	8007ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	b2da      	uxtb	r2, r3
 8007c90:	490c      	ldr	r1, [pc, #48]	@ (8007cc4 <__NVIC_SetPriority+0x4c>)
 8007c92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c96:	0112      	lsls	r2, r2, #4
 8007c98:	b2d2      	uxtb	r2, r2
 8007c9a:	440b      	add	r3, r1
 8007c9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007ca0:	e00a      	b.n	8007cb8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	b2da      	uxtb	r2, r3
 8007ca6:	4908      	ldr	r1, [pc, #32]	@ (8007cc8 <__NVIC_SetPriority+0x50>)
 8007ca8:	88fb      	ldrh	r3, [r7, #6]
 8007caa:	f003 030f 	and.w	r3, r3, #15
 8007cae:	3b04      	subs	r3, #4
 8007cb0:	0112      	lsls	r2, r2, #4
 8007cb2:	b2d2      	uxtb	r2, r2
 8007cb4:	440b      	add	r3, r1
 8007cb6:	761a      	strb	r2, [r3, #24]
}
 8007cb8:	bf00      	nop
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr
 8007cc4:	e000e100 	.word	0xe000e100
 8007cc8:	e000ed00 	.word	0xe000ed00

08007ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b089      	sub	sp, #36	@ 0x24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ce0:	69fb      	ldr	r3, [r7, #28]
 8007ce2:	f1c3 0307 	rsb	r3, r3, #7
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	bf28      	it	cs
 8007cea:	2304      	movcs	r3, #4
 8007cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	3304      	adds	r3, #4
 8007cf2:	2b06      	cmp	r3, #6
 8007cf4:	d902      	bls.n	8007cfc <NVIC_EncodePriority+0x30>
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	3b03      	subs	r3, #3
 8007cfa:	e000      	b.n	8007cfe <NVIC_EncodePriority+0x32>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d00:	f04f 32ff 	mov.w	r2, #4294967295
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0a:	43da      	mvns	r2, r3
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	401a      	ands	r2, r3
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d14:	f04f 31ff 	mov.w	r1, #4294967295
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d1e:	43d9      	mvns	r1, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d24:	4313      	orrs	r3, r2
         );
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3724      	adds	r7, #36	@ 0x24
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b082      	sub	sp, #8
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7ff ff4c 	bl	8007bd8 <__NVIC_SetPriorityGrouping>
}
 8007d40:	bf00      	nop
 8007d42:	3708      	adds	r7, #8
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b086      	sub	sp, #24
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	4603      	mov	r3, r0
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
 8007d54:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007d56:	f7ff ff63 	bl	8007c20 <__NVIC_GetPriorityGrouping>
 8007d5a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	68b9      	ldr	r1, [r7, #8]
 8007d60:	6978      	ldr	r0, [r7, #20]
 8007d62:	f7ff ffb3 	bl	8007ccc <NVIC_EncodePriority>
 8007d66:	4602      	mov	r2, r0
 8007d68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007d6c:	4611      	mov	r1, r2
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7ff ff82 	bl	8007c78 <__NVIC_SetPriority>
}
 8007d74:	bf00      	nop
 8007d76:	3718      	adds	r7, #24
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	4603      	mov	r3, r0
 8007d84:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7ff ff56 	bl	8007c3c <__NVIC_EnableIRQ>
}
 8007d90:	bf00      	nop
 8007d92:	3708      	adds	r7, #8
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007d9c:	f3bf 8f5f 	dmb	sy
}
 8007da0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007da2:	4b07      	ldr	r3, [pc, #28]	@ (8007dc0 <HAL_MPU_Disable+0x28>)
 8007da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da6:	4a06      	ldr	r2, [pc, #24]	@ (8007dc0 <HAL_MPU_Disable+0x28>)
 8007da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dac:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007dae:	4b05      	ldr	r3, [pc, #20]	@ (8007dc4 <HAL_MPU_Disable+0x2c>)
 8007db0:	2200      	movs	r2, #0
 8007db2:	605a      	str	r2, [r3, #4]
}
 8007db4:	bf00      	nop
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	e000ed00 	.word	0xe000ed00
 8007dc4:	e000ed90 	.word	0xe000ed90

08007dc8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8007e00 <HAL_MPU_Enable+0x38>)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f043 0301 	orr.w	r3, r3, #1
 8007dd8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007dda:	4b0a      	ldr	r3, [pc, #40]	@ (8007e04 <HAL_MPU_Enable+0x3c>)
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dde:	4a09      	ldr	r2, [pc, #36]	@ (8007e04 <HAL_MPU_Enable+0x3c>)
 8007de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007de4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007de6:	f3bf 8f4f 	dsb	sy
}
 8007dea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007dec:	f3bf 8f6f 	isb	sy
}
 8007df0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007df2:	bf00      	nop
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	e000ed90 	.word	0xe000ed90
 8007e04:	e000ed00 	.word	0xe000ed00

08007e08 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	785a      	ldrb	r2, [r3, #1]
 8007e14:	4b1b      	ldr	r3, [pc, #108]	@ (8007e84 <HAL_MPU_ConfigRegion+0x7c>)
 8007e16:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007e18:	4b1a      	ldr	r3, [pc, #104]	@ (8007e84 <HAL_MPU_ConfigRegion+0x7c>)
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	4a19      	ldr	r2, [pc, #100]	@ (8007e84 <HAL_MPU_ConfigRegion+0x7c>)
 8007e1e:	f023 0301 	bic.w	r3, r3, #1
 8007e22:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007e24:	4a17      	ldr	r2, [pc, #92]	@ (8007e84 <HAL_MPU_ConfigRegion+0x7c>)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	7b1b      	ldrb	r3, [r3, #12]
 8007e30:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	7adb      	ldrb	r3, [r3, #11]
 8007e36:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	7a9b      	ldrb	r3, [r3, #10]
 8007e3e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007e40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	7b5b      	ldrb	r3, [r3, #13]
 8007e46:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007e48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	7b9b      	ldrb	r3, [r3, #14]
 8007e4e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007e50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	7bdb      	ldrb	r3, [r3, #15]
 8007e56:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007e58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	7a5b      	ldrb	r3, [r3, #9]
 8007e5e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007e60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	7a1b      	ldrb	r3, [r3, #8]
 8007e66:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007e68:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	7812      	ldrb	r2, [r2, #0]
 8007e6e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e70:	4a04      	ldr	r2, [pc, #16]	@ (8007e84 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007e72:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e74:	6113      	str	r3, [r2, #16]
}
 8007e76:	bf00      	nop
 8007e78:	370c      	adds	r7, #12
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	e000ed90 	.word	0xe000ed90

08007e88 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b086      	sub	sp, #24
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007e90:	f7fd fe0c 	bl	8005aac <HAL_GetTick>
 8007e94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e312      	b.n	80084c6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a66      	ldr	r2, [pc, #408]	@ (8008040 <HAL_DMA_Init+0x1b8>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d04a      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a65      	ldr	r2, [pc, #404]	@ (8008044 <HAL_DMA_Init+0x1bc>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d045      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a63      	ldr	r2, [pc, #396]	@ (8008048 <HAL_DMA_Init+0x1c0>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d040      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a62      	ldr	r2, [pc, #392]	@ (800804c <HAL_DMA_Init+0x1c4>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d03b      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a60      	ldr	r2, [pc, #384]	@ (8008050 <HAL_DMA_Init+0x1c8>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d036      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a5f      	ldr	r2, [pc, #380]	@ (8008054 <HAL_DMA_Init+0x1cc>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d031      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a5d      	ldr	r2, [pc, #372]	@ (8008058 <HAL_DMA_Init+0x1d0>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d02c      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a5c      	ldr	r2, [pc, #368]	@ (800805c <HAL_DMA_Init+0x1d4>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d027      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a5a      	ldr	r2, [pc, #360]	@ (8008060 <HAL_DMA_Init+0x1d8>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d022      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a59      	ldr	r2, [pc, #356]	@ (8008064 <HAL_DMA_Init+0x1dc>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d01d      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a57      	ldr	r2, [pc, #348]	@ (8008068 <HAL_DMA_Init+0x1e0>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d018      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a56      	ldr	r2, [pc, #344]	@ (800806c <HAL_DMA_Init+0x1e4>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d013      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a54      	ldr	r2, [pc, #336]	@ (8008070 <HAL_DMA_Init+0x1e8>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d00e      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a53      	ldr	r2, [pc, #332]	@ (8008074 <HAL_DMA_Init+0x1ec>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d009      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a51      	ldr	r2, [pc, #324]	@ (8008078 <HAL_DMA_Init+0x1f0>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d004      	beq.n	8007f40 <HAL_DMA_Init+0xb8>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a50      	ldr	r2, [pc, #320]	@ (800807c <HAL_DMA_Init+0x1f4>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d101      	bne.n	8007f44 <HAL_DMA_Init+0xbc>
 8007f40:	2301      	movs	r3, #1
 8007f42:	e000      	b.n	8007f46 <HAL_DMA_Init+0xbe>
 8007f44:	2300      	movs	r3, #0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f000 813c 	beq.w	80081c4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2202      	movs	r2, #2
 8007f50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a37      	ldr	r2, [pc, #220]	@ (8008040 <HAL_DMA_Init+0x1b8>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d04a      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a36      	ldr	r2, [pc, #216]	@ (8008044 <HAL_DMA_Init+0x1bc>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d045      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a34      	ldr	r2, [pc, #208]	@ (8008048 <HAL_DMA_Init+0x1c0>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d040      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a33      	ldr	r2, [pc, #204]	@ (800804c <HAL_DMA_Init+0x1c4>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d03b      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a31      	ldr	r2, [pc, #196]	@ (8008050 <HAL_DMA_Init+0x1c8>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d036      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a30      	ldr	r2, [pc, #192]	@ (8008054 <HAL_DMA_Init+0x1cc>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d031      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8008058 <HAL_DMA_Init+0x1d0>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d02c      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800805c <HAL_DMA_Init+0x1d4>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d027      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a2b      	ldr	r2, [pc, #172]	@ (8008060 <HAL_DMA_Init+0x1d8>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d022      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a2a      	ldr	r2, [pc, #168]	@ (8008064 <HAL_DMA_Init+0x1dc>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d01d      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a28      	ldr	r2, [pc, #160]	@ (8008068 <HAL_DMA_Init+0x1e0>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d018      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a27      	ldr	r2, [pc, #156]	@ (800806c <HAL_DMA_Init+0x1e4>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d013      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a25      	ldr	r2, [pc, #148]	@ (8008070 <HAL_DMA_Init+0x1e8>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d00e      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a24      	ldr	r2, [pc, #144]	@ (8008074 <HAL_DMA_Init+0x1ec>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d009      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a22      	ldr	r2, [pc, #136]	@ (8008078 <HAL_DMA_Init+0x1f0>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d004      	beq.n	8007ffc <HAL_DMA_Init+0x174>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a21      	ldr	r2, [pc, #132]	@ (800807c <HAL_DMA_Init+0x1f4>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d108      	bne.n	800800e <HAL_DMA_Init+0x186>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f022 0201 	bic.w	r2, r2, #1
 800800a:	601a      	str	r2, [r3, #0]
 800800c:	e007      	b.n	800801e <HAL_DMA_Init+0x196>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 0201 	bic.w	r2, r2, #1
 800801c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800801e:	e02f      	b.n	8008080 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008020:	f7fd fd44 	bl	8005aac <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	2b05      	cmp	r3, #5
 800802c:	d928      	bls.n	8008080 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2220      	movs	r2, #32
 8008032:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2203      	movs	r2, #3
 8008038:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	e242      	b.n	80084c6 <HAL_DMA_Init+0x63e>
 8008040:	40020010 	.word	0x40020010
 8008044:	40020028 	.word	0x40020028
 8008048:	40020040 	.word	0x40020040
 800804c:	40020058 	.word	0x40020058
 8008050:	40020070 	.word	0x40020070
 8008054:	40020088 	.word	0x40020088
 8008058:	400200a0 	.word	0x400200a0
 800805c:	400200b8 	.word	0x400200b8
 8008060:	40020410 	.word	0x40020410
 8008064:	40020428 	.word	0x40020428
 8008068:	40020440 	.word	0x40020440
 800806c:	40020458 	.word	0x40020458
 8008070:	40020470 	.word	0x40020470
 8008074:	40020488 	.word	0x40020488
 8008078:	400204a0 	.word	0x400204a0
 800807c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1c8      	bne.n	8008020 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	4b83      	ldr	r3, [pc, #524]	@ (80082a8 <HAL_DMA_Init+0x420>)
 800809a:	4013      	ands	r3, r2
 800809c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80080a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	691b      	ldr	r3, [r3, #16]
 80080ac:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080be:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6a1b      	ldr	r3, [r3, #32]
 80080c4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80080c6:	697a      	ldr	r2, [r7, #20]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d0:	2b04      	cmp	r3, #4
 80080d2:	d107      	bne.n	80080e4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080dc:	4313      	orrs	r3, r2
 80080de:	697a      	ldr	r2, [r7, #20]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	2b28      	cmp	r3, #40	@ 0x28
 80080ea:	d903      	bls.n	80080f4 <HAL_DMA_Init+0x26c>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80080f2:	d91f      	bls.n	8008134 <HAL_DMA_Init+0x2ac>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80080fa:	d903      	bls.n	8008104 <HAL_DMA_Init+0x27c>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	2b42      	cmp	r3, #66	@ 0x42
 8008102:	d917      	bls.n	8008134 <HAL_DMA_Init+0x2ac>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	2b46      	cmp	r3, #70	@ 0x46
 800810a:	d903      	bls.n	8008114 <HAL_DMA_Init+0x28c>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	2b48      	cmp	r3, #72	@ 0x48
 8008112:	d90f      	bls.n	8008134 <HAL_DMA_Init+0x2ac>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	2b4e      	cmp	r3, #78	@ 0x4e
 800811a:	d903      	bls.n	8008124 <HAL_DMA_Init+0x29c>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	2b52      	cmp	r3, #82	@ 0x52
 8008122:	d907      	bls.n	8008134 <HAL_DMA_Init+0x2ac>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	2b73      	cmp	r3, #115	@ 0x73
 800812a:	d905      	bls.n	8008138 <HAL_DMA_Init+0x2b0>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	2b77      	cmp	r3, #119	@ 0x77
 8008132:	d801      	bhi.n	8008138 <HAL_DMA_Init+0x2b0>
 8008134:	2301      	movs	r3, #1
 8008136:	e000      	b.n	800813a <HAL_DMA_Init+0x2b2>
 8008138:	2300      	movs	r3, #0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d003      	beq.n	8008146 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008144:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	695b      	ldr	r3, [r3, #20]
 8008154:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f023 0307 	bic.w	r3, r3, #7
 800815c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008162:	697a      	ldr	r2, [r7, #20]
 8008164:	4313      	orrs	r3, r2
 8008166:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816c:	2b04      	cmp	r3, #4
 800816e:	d117      	bne.n	80081a0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008174:	697a      	ldr	r2, [r7, #20]
 8008176:	4313      	orrs	r3, r2
 8008178:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800817e:	2b00      	cmp	r3, #0
 8008180:	d00e      	beq.n	80081a0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f002 fb2e 	bl	800a7e4 <DMA_CheckFifoParam>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d008      	beq.n	80081a0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2240      	movs	r2, #64	@ 0x40
 8008192:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e192      	b.n	80084c6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f002 fa69 	bl	800a680 <DMA_CalcBaseAndBitshift>
 80081ae:	4603      	mov	r3, r0
 80081b0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081b6:	f003 031f 	and.w	r3, r3, #31
 80081ba:	223f      	movs	r2, #63	@ 0x3f
 80081bc:	409a      	lsls	r2, r3
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	609a      	str	r2, [r3, #8]
 80081c2:	e0c8      	b.n	8008356 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a38      	ldr	r2, [pc, #224]	@ (80082ac <HAL_DMA_Init+0x424>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d022      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a37      	ldr	r2, [pc, #220]	@ (80082b0 <HAL_DMA_Init+0x428>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d01d      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a35      	ldr	r2, [pc, #212]	@ (80082b4 <HAL_DMA_Init+0x42c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d018      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a34      	ldr	r2, [pc, #208]	@ (80082b8 <HAL_DMA_Init+0x430>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d013      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a32      	ldr	r2, [pc, #200]	@ (80082bc <HAL_DMA_Init+0x434>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d00e      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a31      	ldr	r2, [pc, #196]	@ (80082c0 <HAL_DMA_Init+0x438>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d009      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a2f      	ldr	r2, [pc, #188]	@ (80082c4 <HAL_DMA_Init+0x43c>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d004      	beq.n	8008214 <HAL_DMA_Init+0x38c>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a2e      	ldr	r2, [pc, #184]	@ (80082c8 <HAL_DMA_Init+0x440>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d101      	bne.n	8008218 <HAL_DMA_Init+0x390>
 8008214:	2301      	movs	r3, #1
 8008216:	e000      	b.n	800821a <HAL_DMA_Init+0x392>
 8008218:	2300      	movs	r3, #0
 800821a:	2b00      	cmp	r3, #0
 800821c:	f000 8092 	beq.w	8008344 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a21      	ldr	r2, [pc, #132]	@ (80082ac <HAL_DMA_Init+0x424>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d021      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a20      	ldr	r2, [pc, #128]	@ (80082b0 <HAL_DMA_Init+0x428>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d01c      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a1e      	ldr	r2, [pc, #120]	@ (80082b4 <HAL_DMA_Init+0x42c>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d017      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a1d      	ldr	r2, [pc, #116]	@ (80082b8 <HAL_DMA_Init+0x430>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d012      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a1b      	ldr	r2, [pc, #108]	@ (80082bc <HAL_DMA_Init+0x434>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d00d      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a1a      	ldr	r2, [pc, #104]	@ (80082c0 <HAL_DMA_Init+0x438>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d008      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a18      	ldr	r2, [pc, #96]	@ (80082c4 <HAL_DMA_Init+0x43c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d003      	beq.n	800826e <HAL_DMA_Init+0x3e6>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a17      	ldr	r2, [pc, #92]	@ (80082c8 <HAL_DMA_Init+0x440>)
 800826c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2202      	movs	r2, #2
 8008272:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008286:	697a      	ldr	r2, [r7, #20]
 8008288:	4b10      	ldr	r3, [pc, #64]	@ (80082cc <HAL_DMA_Init+0x444>)
 800828a:	4013      	ands	r3, r2
 800828c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	2b40      	cmp	r3, #64	@ 0x40
 8008294:	d01c      	beq.n	80082d0 <HAL_DMA_Init+0x448>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	2b80      	cmp	r3, #128	@ 0x80
 800829c:	d102      	bne.n	80082a4 <HAL_DMA_Init+0x41c>
 800829e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80082a2:	e016      	b.n	80082d2 <HAL_DMA_Init+0x44a>
 80082a4:	2300      	movs	r3, #0
 80082a6:	e014      	b.n	80082d2 <HAL_DMA_Init+0x44a>
 80082a8:	fe10803f 	.word	0xfe10803f
 80082ac:	58025408 	.word	0x58025408
 80082b0:	5802541c 	.word	0x5802541c
 80082b4:	58025430 	.word	0x58025430
 80082b8:	58025444 	.word	0x58025444
 80082bc:	58025458 	.word	0x58025458
 80082c0:	5802546c 	.word	0x5802546c
 80082c4:	58025480 	.word	0x58025480
 80082c8:	58025494 	.word	0x58025494
 80082cc:	fffe000f 	.word	0xfffe000f
 80082d0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	68d2      	ldr	r2, [r2, #12]
 80082d6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80082d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80082e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	695b      	ldr	r3, [r3, #20]
 80082e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80082e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	699b      	ldr	r3, [r3, #24]
 80082ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80082f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80082f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
 80082fe:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008300:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008302:	697a      	ldr	r2, [r7, #20]
 8008304:	4313      	orrs	r3, r2
 8008306:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	697a      	ldr	r2, [r7, #20]
 800830e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	461a      	mov	r2, r3
 8008316:	4b6e      	ldr	r3, [pc, #440]	@ (80084d0 <HAL_DMA_Init+0x648>)
 8008318:	4413      	add	r3, r2
 800831a:	4a6e      	ldr	r2, [pc, #440]	@ (80084d4 <HAL_DMA_Init+0x64c>)
 800831c:	fba2 2303 	umull	r2, r3, r2, r3
 8008320:	091b      	lsrs	r3, r3, #4
 8008322:	009a      	lsls	r2, r3, #2
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f002 f9a9 	bl	800a680 <DMA_CalcBaseAndBitshift>
 800832e:	4603      	mov	r3, r0
 8008330:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008336:	f003 031f 	and.w	r3, r3, #31
 800833a:	2201      	movs	r2, #1
 800833c:	409a      	lsls	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	605a      	str	r2, [r3, #4]
 8008342:	e008      	b.n	8008356 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2240      	movs	r2, #64	@ 0x40
 8008348:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2203      	movs	r2, #3
 800834e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e0b7      	b.n	80084c6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a5f      	ldr	r2, [pc, #380]	@ (80084d8 <HAL_DMA_Init+0x650>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d072      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a5d      	ldr	r2, [pc, #372]	@ (80084dc <HAL_DMA_Init+0x654>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d06d      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a5c      	ldr	r2, [pc, #368]	@ (80084e0 <HAL_DMA_Init+0x658>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d068      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a5a      	ldr	r2, [pc, #360]	@ (80084e4 <HAL_DMA_Init+0x65c>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d063      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a59      	ldr	r2, [pc, #356]	@ (80084e8 <HAL_DMA_Init+0x660>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d05e      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a57      	ldr	r2, [pc, #348]	@ (80084ec <HAL_DMA_Init+0x664>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d059      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a56      	ldr	r2, [pc, #344]	@ (80084f0 <HAL_DMA_Init+0x668>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d054      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a54      	ldr	r2, [pc, #336]	@ (80084f4 <HAL_DMA_Init+0x66c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d04f      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a53      	ldr	r2, [pc, #332]	@ (80084f8 <HAL_DMA_Init+0x670>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d04a      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a51      	ldr	r2, [pc, #324]	@ (80084fc <HAL_DMA_Init+0x674>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d045      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a50      	ldr	r2, [pc, #320]	@ (8008500 <HAL_DMA_Init+0x678>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d040      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a4e      	ldr	r2, [pc, #312]	@ (8008504 <HAL_DMA_Init+0x67c>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d03b      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a4d      	ldr	r2, [pc, #308]	@ (8008508 <HAL_DMA_Init+0x680>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d036      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a4b      	ldr	r2, [pc, #300]	@ (800850c <HAL_DMA_Init+0x684>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d031      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a4a      	ldr	r2, [pc, #296]	@ (8008510 <HAL_DMA_Init+0x688>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d02c      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a48      	ldr	r2, [pc, #288]	@ (8008514 <HAL_DMA_Init+0x68c>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d027      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a47      	ldr	r2, [pc, #284]	@ (8008518 <HAL_DMA_Init+0x690>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d022      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a45      	ldr	r2, [pc, #276]	@ (800851c <HAL_DMA_Init+0x694>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d01d      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a44      	ldr	r2, [pc, #272]	@ (8008520 <HAL_DMA_Init+0x698>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d018      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a42      	ldr	r2, [pc, #264]	@ (8008524 <HAL_DMA_Init+0x69c>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d013      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a41      	ldr	r2, [pc, #260]	@ (8008528 <HAL_DMA_Init+0x6a0>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d00e      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a3f      	ldr	r2, [pc, #252]	@ (800852c <HAL_DMA_Init+0x6a4>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d009      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a3e      	ldr	r2, [pc, #248]	@ (8008530 <HAL_DMA_Init+0x6a8>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d004      	beq.n	8008446 <HAL_DMA_Init+0x5be>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a3c      	ldr	r2, [pc, #240]	@ (8008534 <HAL_DMA_Init+0x6ac>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d101      	bne.n	800844a <HAL_DMA_Init+0x5c2>
 8008446:	2301      	movs	r3, #1
 8008448:	e000      	b.n	800844c <HAL_DMA_Init+0x5c4>
 800844a:	2300      	movs	r3, #0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d032      	beq.n	80084b6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f002 fa43 	bl	800a8dc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	2b80      	cmp	r3, #128	@ 0x80
 800845c:	d102      	bne.n	8008464 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	685a      	ldr	r2, [r3, #4]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800846c:	b2d2      	uxtb	r2, r2
 800846e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008478:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d010      	beq.n	80084a4 <HAL_DMA_Init+0x61c>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	2b08      	cmp	r3, #8
 8008488:	d80c      	bhi.n	80084a4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f002 fac0 	bl	800aa10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008494:	2200      	movs	r2, #0
 8008496:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80084a0:	605a      	str	r2, [r3, #4]
 80084a2:	e008      	b.n	80084b6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3718      	adds	r7, #24
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	a7fdabf8 	.word	0xa7fdabf8
 80084d4:	cccccccd 	.word	0xcccccccd
 80084d8:	40020010 	.word	0x40020010
 80084dc:	40020028 	.word	0x40020028
 80084e0:	40020040 	.word	0x40020040
 80084e4:	40020058 	.word	0x40020058
 80084e8:	40020070 	.word	0x40020070
 80084ec:	40020088 	.word	0x40020088
 80084f0:	400200a0 	.word	0x400200a0
 80084f4:	400200b8 	.word	0x400200b8
 80084f8:	40020410 	.word	0x40020410
 80084fc:	40020428 	.word	0x40020428
 8008500:	40020440 	.word	0x40020440
 8008504:	40020458 	.word	0x40020458
 8008508:	40020470 	.word	0x40020470
 800850c:	40020488 	.word	0x40020488
 8008510:	400204a0 	.word	0x400204a0
 8008514:	400204b8 	.word	0x400204b8
 8008518:	58025408 	.word	0x58025408
 800851c:	5802541c 	.word	0x5802541c
 8008520:	58025430 	.word	0x58025430
 8008524:	58025444 	.word	0x58025444
 8008528:	58025458 	.word	0x58025458
 800852c:	5802546c 	.word	0x5802546c
 8008530:	58025480 	.word	0x58025480
 8008534:	58025494 	.word	0x58025494

08008538 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b086      	sub	sp, #24
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
 8008544:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d101      	bne.n	8008554 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	e226      	b.n	80089a2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800855a:	2b01      	cmp	r3, #1
 800855c:	d101      	bne.n	8008562 <HAL_DMA_Start_IT+0x2a>
 800855e:	2302      	movs	r3, #2
 8008560:	e21f      	b.n	80089a2 <HAL_DMA_Start_IT+0x46a>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2201      	movs	r2, #1
 8008566:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b01      	cmp	r3, #1
 8008574:	f040 820a 	bne.w	800898c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2202      	movs	r2, #2
 800857c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a68      	ldr	r2, [pc, #416]	@ (800872c <HAL_DMA_Start_IT+0x1f4>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d04a      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a66      	ldr	r2, [pc, #408]	@ (8008730 <HAL_DMA_Start_IT+0x1f8>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d045      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a65      	ldr	r2, [pc, #404]	@ (8008734 <HAL_DMA_Start_IT+0x1fc>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d040      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a63      	ldr	r2, [pc, #396]	@ (8008738 <HAL_DMA_Start_IT+0x200>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d03b      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a62      	ldr	r2, [pc, #392]	@ (800873c <HAL_DMA_Start_IT+0x204>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d036      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a60      	ldr	r2, [pc, #384]	@ (8008740 <HAL_DMA_Start_IT+0x208>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d031      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a5f      	ldr	r2, [pc, #380]	@ (8008744 <HAL_DMA_Start_IT+0x20c>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d02c      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a5d      	ldr	r2, [pc, #372]	@ (8008748 <HAL_DMA_Start_IT+0x210>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d027      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a5c      	ldr	r2, [pc, #368]	@ (800874c <HAL_DMA_Start_IT+0x214>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d022      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a5a      	ldr	r2, [pc, #360]	@ (8008750 <HAL_DMA_Start_IT+0x218>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d01d      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a59      	ldr	r2, [pc, #356]	@ (8008754 <HAL_DMA_Start_IT+0x21c>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d018      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a57      	ldr	r2, [pc, #348]	@ (8008758 <HAL_DMA_Start_IT+0x220>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d013      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a56      	ldr	r2, [pc, #344]	@ (800875c <HAL_DMA_Start_IT+0x224>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d00e      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a54      	ldr	r2, [pc, #336]	@ (8008760 <HAL_DMA_Start_IT+0x228>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d009      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a53      	ldr	r2, [pc, #332]	@ (8008764 <HAL_DMA_Start_IT+0x22c>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d004      	beq.n	8008626 <HAL_DMA_Start_IT+0xee>
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a51      	ldr	r2, [pc, #324]	@ (8008768 <HAL_DMA_Start_IT+0x230>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d108      	bne.n	8008638 <HAL_DMA_Start_IT+0x100>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f022 0201 	bic.w	r2, r2, #1
 8008634:	601a      	str	r2, [r3, #0]
 8008636:	e007      	b.n	8008648 <HAL_DMA_Start_IT+0x110>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f022 0201 	bic.w	r2, r2, #1
 8008646:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	68b9      	ldr	r1, [r7, #8]
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f001 fe6a 	bl	800a328 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a34      	ldr	r2, [pc, #208]	@ (800872c <HAL_DMA_Start_IT+0x1f4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d04a      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a33      	ldr	r2, [pc, #204]	@ (8008730 <HAL_DMA_Start_IT+0x1f8>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d045      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a31      	ldr	r2, [pc, #196]	@ (8008734 <HAL_DMA_Start_IT+0x1fc>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d040      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a30      	ldr	r2, [pc, #192]	@ (8008738 <HAL_DMA_Start_IT+0x200>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d03b      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a2e      	ldr	r2, [pc, #184]	@ (800873c <HAL_DMA_Start_IT+0x204>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d036      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a2d      	ldr	r2, [pc, #180]	@ (8008740 <HAL_DMA_Start_IT+0x208>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d031      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a2b      	ldr	r2, [pc, #172]	@ (8008744 <HAL_DMA_Start_IT+0x20c>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d02c      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a2a      	ldr	r2, [pc, #168]	@ (8008748 <HAL_DMA_Start_IT+0x210>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d027      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a28      	ldr	r2, [pc, #160]	@ (800874c <HAL_DMA_Start_IT+0x214>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d022      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a27      	ldr	r2, [pc, #156]	@ (8008750 <HAL_DMA_Start_IT+0x218>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d01d      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a25      	ldr	r2, [pc, #148]	@ (8008754 <HAL_DMA_Start_IT+0x21c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d018      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a24      	ldr	r2, [pc, #144]	@ (8008758 <HAL_DMA_Start_IT+0x220>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d013      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a22      	ldr	r2, [pc, #136]	@ (800875c <HAL_DMA_Start_IT+0x224>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d00e      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a21      	ldr	r2, [pc, #132]	@ (8008760 <HAL_DMA_Start_IT+0x228>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d009      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a1f      	ldr	r2, [pc, #124]	@ (8008764 <HAL_DMA_Start_IT+0x22c>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d004      	beq.n	80086f4 <HAL_DMA_Start_IT+0x1bc>
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a1e      	ldr	r2, [pc, #120]	@ (8008768 <HAL_DMA_Start_IT+0x230>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d101      	bne.n	80086f8 <HAL_DMA_Start_IT+0x1c0>
 80086f4:	2301      	movs	r3, #1
 80086f6:	e000      	b.n	80086fa <HAL_DMA_Start_IT+0x1c2>
 80086f8:	2300      	movs	r3, #0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d036      	beq.n	800876c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f023 021e 	bic.w	r2, r3, #30
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f042 0216 	orr.w	r2, r2, #22
 8008710:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008716:	2b00      	cmp	r3, #0
 8008718:	d03e      	beq.n	8008798 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f042 0208 	orr.w	r2, r2, #8
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	e035      	b.n	8008798 <HAL_DMA_Start_IT+0x260>
 800872c:	40020010 	.word	0x40020010
 8008730:	40020028 	.word	0x40020028
 8008734:	40020040 	.word	0x40020040
 8008738:	40020058 	.word	0x40020058
 800873c:	40020070 	.word	0x40020070
 8008740:	40020088 	.word	0x40020088
 8008744:	400200a0 	.word	0x400200a0
 8008748:	400200b8 	.word	0x400200b8
 800874c:	40020410 	.word	0x40020410
 8008750:	40020428 	.word	0x40020428
 8008754:	40020440 	.word	0x40020440
 8008758:	40020458 	.word	0x40020458
 800875c:	40020470 	.word	0x40020470
 8008760:	40020488 	.word	0x40020488
 8008764:	400204a0 	.word	0x400204a0
 8008768:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f023 020e 	bic.w	r2, r3, #14
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f042 020a 	orr.w	r2, r2, #10
 800877e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008784:	2b00      	cmp	r3, #0
 8008786:	d007      	beq.n	8008798 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f042 0204 	orr.w	r2, r2, #4
 8008796:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a83      	ldr	r2, [pc, #524]	@ (80089ac <HAL_DMA_Start_IT+0x474>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d072      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a82      	ldr	r2, [pc, #520]	@ (80089b0 <HAL_DMA_Start_IT+0x478>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d06d      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a80      	ldr	r2, [pc, #512]	@ (80089b4 <HAL_DMA_Start_IT+0x47c>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d068      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a7f      	ldr	r2, [pc, #508]	@ (80089b8 <HAL_DMA_Start_IT+0x480>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d063      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a7d      	ldr	r2, [pc, #500]	@ (80089bc <HAL_DMA_Start_IT+0x484>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d05e      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a7c      	ldr	r2, [pc, #496]	@ (80089c0 <HAL_DMA_Start_IT+0x488>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d059      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a7a      	ldr	r2, [pc, #488]	@ (80089c4 <HAL_DMA_Start_IT+0x48c>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d054      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a79      	ldr	r2, [pc, #484]	@ (80089c8 <HAL_DMA_Start_IT+0x490>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d04f      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a77      	ldr	r2, [pc, #476]	@ (80089cc <HAL_DMA_Start_IT+0x494>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d04a      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a76      	ldr	r2, [pc, #472]	@ (80089d0 <HAL_DMA_Start_IT+0x498>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d045      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a74      	ldr	r2, [pc, #464]	@ (80089d4 <HAL_DMA_Start_IT+0x49c>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d040      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a73      	ldr	r2, [pc, #460]	@ (80089d8 <HAL_DMA_Start_IT+0x4a0>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d03b      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a71      	ldr	r2, [pc, #452]	@ (80089dc <HAL_DMA_Start_IT+0x4a4>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d036      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a70      	ldr	r2, [pc, #448]	@ (80089e0 <HAL_DMA_Start_IT+0x4a8>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d031      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a6e      	ldr	r2, [pc, #440]	@ (80089e4 <HAL_DMA_Start_IT+0x4ac>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d02c      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a6d      	ldr	r2, [pc, #436]	@ (80089e8 <HAL_DMA_Start_IT+0x4b0>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d027      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a6b      	ldr	r2, [pc, #428]	@ (80089ec <HAL_DMA_Start_IT+0x4b4>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d022      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a6a      	ldr	r2, [pc, #424]	@ (80089f0 <HAL_DMA_Start_IT+0x4b8>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d01d      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a68      	ldr	r2, [pc, #416]	@ (80089f4 <HAL_DMA_Start_IT+0x4bc>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d018      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a67      	ldr	r2, [pc, #412]	@ (80089f8 <HAL_DMA_Start_IT+0x4c0>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d013      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a65      	ldr	r2, [pc, #404]	@ (80089fc <HAL_DMA_Start_IT+0x4c4>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d00e      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a64      	ldr	r2, [pc, #400]	@ (8008a00 <HAL_DMA_Start_IT+0x4c8>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d009      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a62      	ldr	r2, [pc, #392]	@ (8008a04 <HAL_DMA_Start_IT+0x4cc>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d004      	beq.n	8008888 <HAL_DMA_Start_IT+0x350>
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a61      	ldr	r2, [pc, #388]	@ (8008a08 <HAL_DMA_Start_IT+0x4d0>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d101      	bne.n	800888c <HAL_DMA_Start_IT+0x354>
 8008888:	2301      	movs	r3, #1
 800888a:	e000      	b.n	800888e <HAL_DMA_Start_IT+0x356>
 800888c:	2300      	movs	r3, #0
 800888e:	2b00      	cmp	r3, #0
 8008890:	d01a      	beq.n	80088c8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d007      	beq.n	80088b0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088ae:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d007      	beq.n	80088c8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088c6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a37      	ldr	r2, [pc, #220]	@ (80089ac <HAL_DMA_Start_IT+0x474>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d04a      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a36      	ldr	r2, [pc, #216]	@ (80089b0 <HAL_DMA_Start_IT+0x478>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d045      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a34      	ldr	r2, [pc, #208]	@ (80089b4 <HAL_DMA_Start_IT+0x47c>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d040      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a33      	ldr	r2, [pc, #204]	@ (80089b8 <HAL_DMA_Start_IT+0x480>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d03b      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a31      	ldr	r2, [pc, #196]	@ (80089bc <HAL_DMA_Start_IT+0x484>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d036      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a30      	ldr	r2, [pc, #192]	@ (80089c0 <HAL_DMA_Start_IT+0x488>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d031      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a2e      	ldr	r2, [pc, #184]	@ (80089c4 <HAL_DMA_Start_IT+0x48c>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d02c      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a2d      	ldr	r2, [pc, #180]	@ (80089c8 <HAL_DMA_Start_IT+0x490>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d027      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a2b      	ldr	r2, [pc, #172]	@ (80089cc <HAL_DMA_Start_IT+0x494>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d022      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a2a      	ldr	r2, [pc, #168]	@ (80089d0 <HAL_DMA_Start_IT+0x498>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d01d      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a28      	ldr	r2, [pc, #160]	@ (80089d4 <HAL_DMA_Start_IT+0x49c>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d018      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a27      	ldr	r2, [pc, #156]	@ (80089d8 <HAL_DMA_Start_IT+0x4a0>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d013      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a25      	ldr	r2, [pc, #148]	@ (80089dc <HAL_DMA_Start_IT+0x4a4>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d00e      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a24      	ldr	r2, [pc, #144]	@ (80089e0 <HAL_DMA_Start_IT+0x4a8>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d009      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a22      	ldr	r2, [pc, #136]	@ (80089e4 <HAL_DMA_Start_IT+0x4ac>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d004      	beq.n	8008968 <HAL_DMA_Start_IT+0x430>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a21      	ldr	r2, [pc, #132]	@ (80089e8 <HAL_DMA_Start_IT+0x4b0>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d108      	bne.n	800897a <HAL_DMA_Start_IT+0x442>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f042 0201 	orr.w	r2, r2, #1
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	e012      	b.n	80089a0 <HAL_DMA_Start_IT+0x468>
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f042 0201 	orr.w	r2, r2, #1
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	e009      	b.n	80089a0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008992:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800899c:	2301      	movs	r3, #1
 800899e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80089a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3718      	adds	r7, #24
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	40020010 	.word	0x40020010
 80089b0:	40020028 	.word	0x40020028
 80089b4:	40020040 	.word	0x40020040
 80089b8:	40020058 	.word	0x40020058
 80089bc:	40020070 	.word	0x40020070
 80089c0:	40020088 	.word	0x40020088
 80089c4:	400200a0 	.word	0x400200a0
 80089c8:	400200b8 	.word	0x400200b8
 80089cc:	40020410 	.word	0x40020410
 80089d0:	40020428 	.word	0x40020428
 80089d4:	40020440 	.word	0x40020440
 80089d8:	40020458 	.word	0x40020458
 80089dc:	40020470 	.word	0x40020470
 80089e0:	40020488 	.word	0x40020488
 80089e4:	400204a0 	.word	0x400204a0
 80089e8:	400204b8 	.word	0x400204b8
 80089ec:	58025408 	.word	0x58025408
 80089f0:	5802541c 	.word	0x5802541c
 80089f4:	58025430 	.word	0x58025430
 80089f8:	58025444 	.word	0x58025444
 80089fc:	58025458 	.word	0x58025458
 8008a00:	5802546c 	.word	0x5802546c
 8008a04:	58025480 	.word	0x58025480
 8008a08:	58025494 	.word	0x58025494

08008a0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b086      	sub	sp, #24
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008a14:	f7fd f84a 	bl	8005aac <HAL_GetTick>
 8008a18:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d101      	bne.n	8008a24 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e2dc      	b.n	8008fde <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d008      	beq.n	8008a42 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2280      	movs	r2, #128	@ 0x80
 8008a34:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	e2cd      	b.n	8008fde <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a76      	ldr	r2, [pc, #472]	@ (8008c20 <HAL_DMA_Abort+0x214>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d04a      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a74      	ldr	r2, [pc, #464]	@ (8008c24 <HAL_DMA_Abort+0x218>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d045      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a73      	ldr	r2, [pc, #460]	@ (8008c28 <HAL_DMA_Abort+0x21c>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d040      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a71      	ldr	r2, [pc, #452]	@ (8008c2c <HAL_DMA_Abort+0x220>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d03b      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a70      	ldr	r2, [pc, #448]	@ (8008c30 <HAL_DMA_Abort+0x224>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d036      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a6e      	ldr	r2, [pc, #440]	@ (8008c34 <HAL_DMA_Abort+0x228>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d031      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a6d      	ldr	r2, [pc, #436]	@ (8008c38 <HAL_DMA_Abort+0x22c>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d02c      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a6b      	ldr	r2, [pc, #428]	@ (8008c3c <HAL_DMA_Abort+0x230>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d027      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a6a      	ldr	r2, [pc, #424]	@ (8008c40 <HAL_DMA_Abort+0x234>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d022      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a68      	ldr	r2, [pc, #416]	@ (8008c44 <HAL_DMA_Abort+0x238>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d01d      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a67      	ldr	r2, [pc, #412]	@ (8008c48 <HAL_DMA_Abort+0x23c>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d018      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a65      	ldr	r2, [pc, #404]	@ (8008c4c <HAL_DMA_Abort+0x240>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d013      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a64      	ldr	r2, [pc, #400]	@ (8008c50 <HAL_DMA_Abort+0x244>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d00e      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a62      	ldr	r2, [pc, #392]	@ (8008c54 <HAL_DMA_Abort+0x248>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d009      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a61      	ldr	r2, [pc, #388]	@ (8008c58 <HAL_DMA_Abort+0x24c>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d004      	beq.n	8008ae2 <HAL_DMA_Abort+0xd6>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a5f      	ldr	r2, [pc, #380]	@ (8008c5c <HAL_DMA_Abort+0x250>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d101      	bne.n	8008ae6 <HAL_DMA_Abort+0xda>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	e000      	b.n	8008ae8 <HAL_DMA_Abort+0xdc>
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d013      	beq.n	8008b14 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f022 021e 	bic.w	r2, r2, #30
 8008afa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	695a      	ldr	r2, [r3, #20]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008b0a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	617b      	str	r3, [r7, #20]
 8008b12:	e00a      	b.n	8008b2a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 020e 	bic.w	r2, r2, #14
 8008b22:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a3c      	ldr	r2, [pc, #240]	@ (8008c20 <HAL_DMA_Abort+0x214>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d072      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a3a      	ldr	r2, [pc, #232]	@ (8008c24 <HAL_DMA_Abort+0x218>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d06d      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a39      	ldr	r2, [pc, #228]	@ (8008c28 <HAL_DMA_Abort+0x21c>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d068      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a37      	ldr	r2, [pc, #220]	@ (8008c2c <HAL_DMA_Abort+0x220>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d063      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a36      	ldr	r2, [pc, #216]	@ (8008c30 <HAL_DMA_Abort+0x224>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d05e      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a34      	ldr	r2, [pc, #208]	@ (8008c34 <HAL_DMA_Abort+0x228>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d059      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a33      	ldr	r2, [pc, #204]	@ (8008c38 <HAL_DMA_Abort+0x22c>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d054      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a31      	ldr	r2, [pc, #196]	@ (8008c3c <HAL_DMA_Abort+0x230>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d04f      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a30      	ldr	r2, [pc, #192]	@ (8008c40 <HAL_DMA_Abort+0x234>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d04a      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a2e      	ldr	r2, [pc, #184]	@ (8008c44 <HAL_DMA_Abort+0x238>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d045      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a2d      	ldr	r2, [pc, #180]	@ (8008c48 <HAL_DMA_Abort+0x23c>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d040      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8008c4c <HAL_DMA_Abort+0x240>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d03b      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8008c50 <HAL_DMA_Abort+0x244>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d036      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a28      	ldr	r2, [pc, #160]	@ (8008c54 <HAL_DMA_Abort+0x248>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d031      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a27      	ldr	r2, [pc, #156]	@ (8008c58 <HAL_DMA_Abort+0x24c>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d02c      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a25      	ldr	r2, [pc, #148]	@ (8008c5c <HAL_DMA_Abort+0x250>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d027      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a24      	ldr	r2, [pc, #144]	@ (8008c60 <HAL_DMA_Abort+0x254>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d022      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a22      	ldr	r2, [pc, #136]	@ (8008c64 <HAL_DMA_Abort+0x258>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d01d      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a21      	ldr	r2, [pc, #132]	@ (8008c68 <HAL_DMA_Abort+0x25c>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d018      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a1f      	ldr	r2, [pc, #124]	@ (8008c6c <HAL_DMA_Abort+0x260>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d013      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8008c70 <HAL_DMA_Abort+0x264>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d00e      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a1c      	ldr	r2, [pc, #112]	@ (8008c74 <HAL_DMA_Abort+0x268>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d009      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a1b      	ldr	r2, [pc, #108]	@ (8008c78 <HAL_DMA_Abort+0x26c>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d004      	beq.n	8008c1a <HAL_DMA_Abort+0x20e>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a19      	ldr	r2, [pc, #100]	@ (8008c7c <HAL_DMA_Abort+0x270>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d132      	bne.n	8008c80 <HAL_DMA_Abort+0x274>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e031      	b.n	8008c82 <HAL_DMA_Abort+0x276>
 8008c1e:	bf00      	nop
 8008c20:	40020010 	.word	0x40020010
 8008c24:	40020028 	.word	0x40020028
 8008c28:	40020040 	.word	0x40020040
 8008c2c:	40020058 	.word	0x40020058
 8008c30:	40020070 	.word	0x40020070
 8008c34:	40020088 	.word	0x40020088
 8008c38:	400200a0 	.word	0x400200a0
 8008c3c:	400200b8 	.word	0x400200b8
 8008c40:	40020410 	.word	0x40020410
 8008c44:	40020428 	.word	0x40020428
 8008c48:	40020440 	.word	0x40020440
 8008c4c:	40020458 	.word	0x40020458
 8008c50:	40020470 	.word	0x40020470
 8008c54:	40020488 	.word	0x40020488
 8008c58:	400204a0 	.word	0x400204a0
 8008c5c:	400204b8 	.word	0x400204b8
 8008c60:	58025408 	.word	0x58025408
 8008c64:	5802541c 	.word	0x5802541c
 8008c68:	58025430 	.word	0x58025430
 8008c6c:	58025444 	.word	0x58025444
 8008c70:	58025458 	.word	0x58025458
 8008c74:	5802546c 	.word	0x5802546c
 8008c78:	58025480 	.word	0x58025480
 8008c7c:	58025494 	.word	0x58025494
 8008c80:	2300      	movs	r3, #0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d007      	beq.n	8008c96 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c94:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a6d      	ldr	r2, [pc, #436]	@ (8008e50 <HAL_DMA_Abort+0x444>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d04a      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a6b      	ldr	r2, [pc, #428]	@ (8008e54 <HAL_DMA_Abort+0x448>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d045      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a6a      	ldr	r2, [pc, #424]	@ (8008e58 <HAL_DMA_Abort+0x44c>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d040      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a68      	ldr	r2, [pc, #416]	@ (8008e5c <HAL_DMA_Abort+0x450>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d03b      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a67      	ldr	r2, [pc, #412]	@ (8008e60 <HAL_DMA_Abort+0x454>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d036      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a65      	ldr	r2, [pc, #404]	@ (8008e64 <HAL_DMA_Abort+0x458>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d031      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a64      	ldr	r2, [pc, #400]	@ (8008e68 <HAL_DMA_Abort+0x45c>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d02c      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a62      	ldr	r2, [pc, #392]	@ (8008e6c <HAL_DMA_Abort+0x460>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d027      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a61      	ldr	r2, [pc, #388]	@ (8008e70 <HAL_DMA_Abort+0x464>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d022      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a5f      	ldr	r2, [pc, #380]	@ (8008e74 <HAL_DMA_Abort+0x468>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d01d      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8008e78 <HAL_DMA_Abort+0x46c>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d018      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a5c      	ldr	r2, [pc, #368]	@ (8008e7c <HAL_DMA_Abort+0x470>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d013      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a5b      	ldr	r2, [pc, #364]	@ (8008e80 <HAL_DMA_Abort+0x474>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d00e      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a59      	ldr	r2, [pc, #356]	@ (8008e84 <HAL_DMA_Abort+0x478>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d009      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a58      	ldr	r2, [pc, #352]	@ (8008e88 <HAL_DMA_Abort+0x47c>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d004      	beq.n	8008d36 <HAL_DMA_Abort+0x32a>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a56      	ldr	r2, [pc, #344]	@ (8008e8c <HAL_DMA_Abort+0x480>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d108      	bne.n	8008d48 <HAL_DMA_Abort+0x33c>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f022 0201 	bic.w	r2, r2, #1
 8008d44:	601a      	str	r2, [r3, #0]
 8008d46:	e007      	b.n	8008d58 <HAL_DMA_Abort+0x34c>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f022 0201 	bic.w	r2, r2, #1
 8008d56:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008d58:	e013      	b.n	8008d82 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008d5a:	f7fc fea7 	bl	8005aac <HAL_GetTick>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	1ad3      	subs	r3, r2, r3
 8008d64:	2b05      	cmp	r3, #5
 8008d66:	d90c      	bls.n	8008d82 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2203      	movs	r2, #3
 8008d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e12d      	b.n	8008fde <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 0301 	and.w	r3, r3, #1
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1e5      	bne.n	8008d5a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a2f      	ldr	r2, [pc, #188]	@ (8008e50 <HAL_DMA_Abort+0x444>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d04a      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a2d      	ldr	r2, [pc, #180]	@ (8008e54 <HAL_DMA_Abort+0x448>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d045      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a2c      	ldr	r2, [pc, #176]	@ (8008e58 <HAL_DMA_Abort+0x44c>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d040      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a2a      	ldr	r2, [pc, #168]	@ (8008e5c <HAL_DMA_Abort+0x450>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d03b      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a29      	ldr	r2, [pc, #164]	@ (8008e60 <HAL_DMA_Abort+0x454>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d036      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a27      	ldr	r2, [pc, #156]	@ (8008e64 <HAL_DMA_Abort+0x458>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d031      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a26      	ldr	r2, [pc, #152]	@ (8008e68 <HAL_DMA_Abort+0x45c>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d02c      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a24      	ldr	r2, [pc, #144]	@ (8008e6c <HAL_DMA_Abort+0x460>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d027      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	4a23      	ldr	r2, [pc, #140]	@ (8008e70 <HAL_DMA_Abort+0x464>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d022      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a21      	ldr	r2, [pc, #132]	@ (8008e74 <HAL_DMA_Abort+0x468>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d01d      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a20      	ldr	r2, [pc, #128]	@ (8008e78 <HAL_DMA_Abort+0x46c>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d018      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4a1e      	ldr	r2, [pc, #120]	@ (8008e7c <HAL_DMA_Abort+0x470>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d013      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a1d      	ldr	r2, [pc, #116]	@ (8008e80 <HAL_DMA_Abort+0x474>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d00e      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a1b      	ldr	r2, [pc, #108]	@ (8008e84 <HAL_DMA_Abort+0x478>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d009      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8008e88 <HAL_DMA_Abort+0x47c>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d004      	beq.n	8008e2e <HAL_DMA_Abort+0x422>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a18      	ldr	r2, [pc, #96]	@ (8008e8c <HAL_DMA_Abort+0x480>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d101      	bne.n	8008e32 <HAL_DMA_Abort+0x426>
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e000      	b.n	8008e34 <HAL_DMA_Abort+0x428>
 8008e32:	2300      	movs	r3, #0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d02b      	beq.n	8008e90 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e3c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e42:	f003 031f 	and.w	r3, r3, #31
 8008e46:	223f      	movs	r2, #63	@ 0x3f
 8008e48:	409a      	lsls	r2, r3
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	609a      	str	r2, [r3, #8]
 8008e4e:	e02a      	b.n	8008ea6 <HAL_DMA_Abort+0x49a>
 8008e50:	40020010 	.word	0x40020010
 8008e54:	40020028 	.word	0x40020028
 8008e58:	40020040 	.word	0x40020040
 8008e5c:	40020058 	.word	0x40020058
 8008e60:	40020070 	.word	0x40020070
 8008e64:	40020088 	.word	0x40020088
 8008e68:	400200a0 	.word	0x400200a0
 8008e6c:	400200b8 	.word	0x400200b8
 8008e70:	40020410 	.word	0x40020410
 8008e74:	40020428 	.word	0x40020428
 8008e78:	40020440 	.word	0x40020440
 8008e7c:	40020458 	.word	0x40020458
 8008e80:	40020470 	.word	0x40020470
 8008e84:	40020488 	.word	0x40020488
 8008e88:	400204a0 	.word	0x400204a0
 8008e8c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e94:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e9a:	f003 031f 	and.w	r3, r3, #31
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	409a      	lsls	r2, r3
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a4f      	ldr	r2, [pc, #316]	@ (8008fe8 <HAL_DMA_Abort+0x5dc>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d072      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a4d      	ldr	r2, [pc, #308]	@ (8008fec <HAL_DMA_Abort+0x5e0>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d06d      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a4c      	ldr	r2, [pc, #304]	@ (8008ff0 <HAL_DMA_Abort+0x5e4>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d068      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a4a      	ldr	r2, [pc, #296]	@ (8008ff4 <HAL_DMA_Abort+0x5e8>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d063      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a49      	ldr	r2, [pc, #292]	@ (8008ff8 <HAL_DMA_Abort+0x5ec>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d05e      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a47      	ldr	r2, [pc, #284]	@ (8008ffc <HAL_DMA_Abort+0x5f0>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d059      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a46      	ldr	r2, [pc, #280]	@ (8009000 <HAL_DMA_Abort+0x5f4>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d054      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a44      	ldr	r2, [pc, #272]	@ (8009004 <HAL_DMA_Abort+0x5f8>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d04f      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a43      	ldr	r2, [pc, #268]	@ (8009008 <HAL_DMA_Abort+0x5fc>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d04a      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a41      	ldr	r2, [pc, #260]	@ (800900c <HAL_DMA_Abort+0x600>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d045      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a40      	ldr	r2, [pc, #256]	@ (8009010 <HAL_DMA_Abort+0x604>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d040      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a3e      	ldr	r2, [pc, #248]	@ (8009014 <HAL_DMA_Abort+0x608>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d03b      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a3d      	ldr	r2, [pc, #244]	@ (8009018 <HAL_DMA_Abort+0x60c>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d036      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a3b      	ldr	r2, [pc, #236]	@ (800901c <HAL_DMA_Abort+0x610>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d031      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a3a      	ldr	r2, [pc, #232]	@ (8009020 <HAL_DMA_Abort+0x614>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d02c      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a38      	ldr	r2, [pc, #224]	@ (8009024 <HAL_DMA_Abort+0x618>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d027      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a37      	ldr	r2, [pc, #220]	@ (8009028 <HAL_DMA_Abort+0x61c>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d022      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a35      	ldr	r2, [pc, #212]	@ (800902c <HAL_DMA_Abort+0x620>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d01d      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a34      	ldr	r2, [pc, #208]	@ (8009030 <HAL_DMA_Abort+0x624>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d018      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a32      	ldr	r2, [pc, #200]	@ (8009034 <HAL_DMA_Abort+0x628>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d013      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a31      	ldr	r2, [pc, #196]	@ (8009038 <HAL_DMA_Abort+0x62c>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d00e      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a2f      	ldr	r2, [pc, #188]	@ (800903c <HAL_DMA_Abort+0x630>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d009      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a2e      	ldr	r2, [pc, #184]	@ (8009040 <HAL_DMA_Abort+0x634>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d004      	beq.n	8008f96 <HAL_DMA_Abort+0x58a>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a2c      	ldr	r2, [pc, #176]	@ (8009044 <HAL_DMA_Abort+0x638>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d101      	bne.n	8008f9a <HAL_DMA_Abort+0x58e>
 8008f96:	2301      	movs	r3, #1
 8008f98:	e000      	b.n	8008f9c <HAL_DMA_Abort+0x590>
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d015      	beq.n	8008fcc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008fa8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00c      	beq.n	8008fcc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008fc0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008fca:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3718      	adds	r7, #24
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	40020010 	.word	0x40020010
 8008fec:	40020028 	.word	0x40020028
 8008ff0:	40020040 	.word	0x40020040
 8008ff4:	40020058 	.word	0x40020058
 8008ff8:	40020070 	.word	0x40020070
 8008ffc:	40020088 	.word	0x40020088
 8009000:	400200a0 	.word	0x400200a0
 8009004:	400200b8 	.word	0x400200b8
 8009008:	40020410 	.word	0x40020410
 800900c:	40020428 	.word	0x40020428
 8009010:	40020440 	.word	0x40020440
 8009014:	40020458 	.word	0x40020458
 8009018:	40020470 	.word	0x40020470
 800901c:	40020488 	.word	0x40020488
 8009020:	400204a0 	.word	0x400204a0
 8009024:	400204b8 	.word	0x400204b8
 8009028:	58025408 	.word	0x58025408
 800902c:	5802541c 	.word	0x5802541c
 8009030:	58025430 	.word	0x58025430
 8009034:	58025444 	.word	0x58025444
 8009038:	58025458 	.word	0x58025458
 800903c:	5802546c 	.word	0x5802546c
 8009040:	58025480 	.word	0x58025480
 8009044:	58025494 	.word	0x58025494

08009048 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d101      	bne.n	800905a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e237      	b.n	80094ca <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009060:	b2db      	uxtb	r3, r3
 8009062:	2b02      	cmp	r3, #2
 8009064:	d004      	beq.n	8009070 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2280      	movs	r2, #128	@ 0x80
 800906a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e22c      	b.n	80094ca <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a5c      	ldr	r2, [pc, #368]	@ (80091e8 <HAL_DMA_Abort_IT+0x1a0>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d04a      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a5b      	ldr	r2, [pc, #364]	@ (80091ec <HAL_DMA_Abort_IT+0x1a4>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d045      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a59      	ldr	r2, [pc, #356]	@ (80091f0 <HAL_DMA_Abort_IT+0x1a8>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d040      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a58      	ldr	r2, [pc, #352]	@ (80091f4 <HAL_DMA_Abort_IT+0x1ac>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d03b      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a56      	ldr	r2, [pc, #344]	@ (80091f8 <HAL_DMA_Abort_IT+0x1b0>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d036      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a55      	ldr	r2, [pc, #340]	@ (80091fc <HAL_DMA_Abort_IT+0x1b4>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d031      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a53      	ldr	r2, [pc, #332]	@ (8009200 <HAL_DMA_Abort_IT+0x1b8>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d02c      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a52      	ldr	r2, [pc, #328]	@ (8009204 <HAL_DMA_Abort_IT+0x1bc>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d027      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a50      	ldr	r2, [pc, #320]	@ (8009208 <HAL_DMA_Abort_IT+0x1c0>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d022      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a4f      	ldr	r2, [pc, #316]	@ (800920c <HAL_DMA_Abort_IT+0x1c4>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d01d      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a4d      	ldr	r2, [pc, #308]	@ (8009210 <HAL_DMA_Abort_IT+0x1c8>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d018      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a4c      	ldr	r2, [pc, #304]	@ (8009214 <HAL_DMA_Abort_IT+0x1cc>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d013      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a4a      	ldr	r2, [pc, #296]	@ (8009218 <HAL_DMA_Abort_IT+0x1d0>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d00e      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a49      	ldr	r2, [pc, #292]	@ (800921c <HAL_DMA_Abort_IT+0x1d4>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d009      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a47      	ldr	r2, [pc, #284]	@ (8009220 <HAL_DMA_Abort_IT+0x1d8>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d004      	beq.n	8009110 <HAL_DMA_Abort_IT+0xc8>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a46      	ldr	r2, [pc, #280]	@ (8009224 <HAL_DMA_Abort_IT+0x1dc>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d101      	bne.n	8009114 <HAL_DMA_Abort_IT+0xcc>
 8009110:	2301      	movs	r3, #1
 8009112:	e000      	b.n	8009116 <HAL_DMA_Abort_IT+0xce>
 8009114:	2300      	movs	r3, #0
 8009116:	2b00      	cmp	r3, #0
 8009118:	f000 8086 	beq.w	8009228 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2204      	movs	r2, #4
 8009120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a2f      	ldr	r2, [pc, #188]	@ (80091e8 <HAL_DMA_Abort_IT+0x1a0>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d04a      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a2e      	ldr	r2, [pc, #184]	@ (80091ec <HAL_DMA_Abort_IT+0x1a4>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d045      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a2c      	ldr	r2, [pc, #176]	@ (80091f0 <HAL_DMA_Abort_IT+0x1a8>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d040      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a2b      	ldr	r2, [pc, #172]	@ (80091f4 <HAL_DMA_Abort_IT+0x1ac>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d03b      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a29      	ldr	r2, [pc, #164]	@ (80091f8 <HAL_DMA_Abort_IT+0x1b0>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d036      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a28      	ldr	r2, [pc, #160]	@ (80091fc <HAL_DMA_Abort_IT+0x1b4>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d031      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4a26      	ldr	r2, [pc, #152]	@ (8009200 <HAL_DMA_Abort_IT+0x1b8>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d02c      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a25      	ldr	r2, [pc, #148]	@ (8009204 <HAL_DMA_Abort_IT+0x1bc>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d027      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4a23      	ldr	r2, [pc, #140]	@ (8009208 <HAL_DMA_Abort_IT+0x1c0>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d022      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	4a22      	ldr	r2, [pc, #136]	@ (800920c <HAL_DMA_Abort_IT+0x1c4>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d01d      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a20      	ldr	r2, [pc, #128]	@ (8009210 <HAL_DMA_Abort_IT+0x1c8>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d018      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4a1f      	ldr	r2, [pc, #124]	@ (8009214 <HAL_DMA_Abort_IT+0x1cc>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d013      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009218 <HAL_DMA_Abort_IT+0x1d0>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d00e      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a1c      	ldr	r2, [pc, #112]	@ (800921c <HAL_DMA_Abort_IT+0x1d4>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d009      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a1a      	ldr	r2, [pc, #104]	@ (8009220 <HAL_DMA_Abort_IT+0x1d8>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d004      	beq.n	80091c4 <HAL_DMA_Abort_IT+0x17c>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a19      	ldr	r2, [pc, #100]	@ (8009224 <HAL_DMA_Abort_IT+0x1dc>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d108      	bne.n	80091d6 <HAL_DMA_Abort_IT+0x18e>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f022 0201 	bic.w	r2, r2, #1
 80091d2:	601a      	str	r2, [r3, #0]
 80091d4:	e178      	b.n	80094c8 <HAL_DMA_Abort_IT+0x480>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f022 0201 	bic.w	r2, r2, #1
 80091e4:	601a      	str	r2, [r3, #0]
 80091e6:	e16f      	b.n	80094c8 <HAL_DMA_Abort_IT+0x480>
 80091e8:	40020010 	.word	0x40020010
 80091ec:	40020028 	.word	0x40020028
 80091f0:	40020040 	.word	0x40020040
 80091f4:	40020058 	.word	0x40020058
 80091f8:	40020070 	.word	0x40020070
 80091fc:	40020088 	.word	0x40020088
 8009200:	400200a0 	.word	0x400200a0
 8009204:	400200b8 	.word	0x400200b8
 8009208:	40020410 	.word	0x40020410
 800920c:	40020428 	.word	0x40020428
 8009210:	40020440 	.word	0x40020440
 8009214:	40020458 	.word	0x40020458
 8009218:	40020470 	.word	0x40020470
 800921c:	40020488 	.word	0x40020488
 8009220:	400204a0 	.word	0x400204a0
 8009224:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f022 020e 	bic.w	r2, r2, #14
 8009236:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a6c      	ldr	r2, [pc, #432]	@ (80093f0 <HAL_DMA_Abort_IT+0x3a8>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d04a      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a6b      	ldr	r2, [pc, #428]	@ (80093f4 <HAL_DMA_Abort_IT+0x3ac>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d045      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a69      	ldr	r2, [pc, #420]	@ (80093f8 <HAL_DMA_Abort_IT+0x3b0>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d040      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a68      	ldr	r2, [pc, #416]	@ (80093fc <HAL_DMA_Abort_IT+0x3b4>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d03b      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a66      	ldr	r2, [pc, #408]	@ (8009400 <HAL_DMA_Abort_IT+0x3b8>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d036      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4a65      	ldr	r2, [pc, #404]	@ (8009404 <HAL_DMA_Abort_IT+0x3bc>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d031      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a63      	ldr	r2, [pc, #396]	@ (8009408 <HAL_DMA_Abort_IT+0x3c0>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d02c      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a62      	ldr	r2, [pc, #392]	@ (800940c <HAL_DMA_Abort_IT+0x3c4>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d027      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a60      	ldr	r2, [pc, #384]	@ (8009410 <HAL_DMA_Abort_IT+0x3c8>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d022      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a5f      	ldr	r2, [pc, #380]	@ (8009414 <HAL_DMA_Abort_IT+0x3cc>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d01d      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a5d      	ldr	r2, [pc, #372]	@ (8009418 <HAL_DMA_Abort_IT+0x3d0>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d018      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a5c      	ldr	r2, [pc, #368]	@ (800941c <HAL_DMA_Abort_IT+0x3d4>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d013      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a5a      	ldr	r2, [pc, #360]	@ (8009420 <HAL_DMA_Abort_IT+0x3d8>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d00e      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a59      	ldr	r2, [pc, #356]	@ (8009424 <HAL_DMA_Abort_IT+0x3dc>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d009      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a57      	ldr	r2, [pc, #348]	@ (8009428 <HAL_DMA_Abort_IT+0x3e0>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d004      	beq.n	80092d8 <HAL_DMA_Abort_IT+0x290>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a56      	ldr	r2, [pc, #344]	@ (800942c <HAL_DMA_Abort_IT+0x3e4>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d108      	bne.n	80092ea <HAL_DMA_Abort_IT+0x2a2>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f022 0201 	bic.w	r2, r2, #1
 80092e6:	601a      	str	r2, [r3, #0]
 80092e8:	e007      	b.n	80092fa <HAL_DMA_Abort_IT+0x2b2>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f022 0201 	bic.w	r2, r2, #1
 80092f8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a3c      	ldr	r2, [pc, #240]	@ (80093f0 <HAL_DMA_Abort_IT+0x3a8>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d072      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a3a      	ldr	r2, [pc, #232]	@ (80093f4 <HAL_DMA_Abort_IT+0x3ac>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d06d      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a39      	ldr	r2, [pc, #228]	@ (80093f8 <HAL_DMA_Abort_IT+0x3b0>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d068      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a37      	ldr	r2, [pc, #220]	@ (80093fc <HAL_DMA_Abort_IT+0x3b4>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d063      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a36      	ldr	r2, [pc, #216]	@ (8009400 <HAL_DMA_Abort_IT+0x3b8>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d05e      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a34      	ldr	r2, [pc, #208]	@ (8009404 <HAL_DMA_Abort_IT+0x3bc>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d059      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a33      	ldr	r2, [pc, #204]	@ (8009408 <HAL_DMA_Abort_IT+0x3c0>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d054      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a31      	ldr	r2, [pc, #196]	@ (800940c <HAL_DMA_Abort_IT+0x3c4>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d04f      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a30      	ldr	r2, [pc, #192]	@ (8009410 <HAL_DMA_Abort_IT+0x3c8>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d04a      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a2e      	ldr	r2, [pc, #184]	@ (8009414 <HAL_DMA_Abort_IT+0x3cc>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d045      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a2d      	ldr	r2, [pc, #180]	@ (8009418 <HAL_DMA_Abort_IT+0x3d0>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d040      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a2b      	ldr	r2, [pc, #172]	@ (800941c <HAL_DMA_Abort_IT+0x3d4>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d03b      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a2a      	ldr	r2, [pc, #168]	@ (8009420 <HAL_DMA_Abort_IT+0x3d8>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d036      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a28      	ldr	r2, [pc, #160]	@ (8009424 <HAL_DMA_Abort_IT+0x3dc>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d031      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a27      	ldr	r2, [pc, #156]	@ (8009428 <HAL_DMA_Abort_IT+0x3e0>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d02c      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a25      	ldr	r2, [pc, #148]	@ (800942c <HAL_DMA_Abort_IT+0x3e4>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d027      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a24      	ldr	r2, [pc, #144]	@ (8009430 <HAL_DMA_Abort_IT+0x3e8>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d022      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a22      	ldr	r2, [pc, #136]	@ (8009434 <HAL_DMA_Abort_IT+0x3ec>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d01d      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a21      	ldr	r2, [pc, #132]	@ (8009438 <HAL_DMA_Abort_IT+0x3f0>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d018      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a1f      	ldr	r2, [pc, #124]	@ (800943c <HAL_DMA_Abort_IT+0x3f4>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d013      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009440 <HAL_DMA_Abort_IT+0x3f8>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d00e      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a1c      	ldr	r2, [pc, #112]	@ (8009444 <HAL_DMA_Abort_IT+0x3fc>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d009      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a1b      	ldr	r2, [pc, #108]	@ (8009448 <HAL_DMA_Abort_IT+0x400>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d004      	beq.n	80093ea <HAL_DMA_Abort_IT+0x3a2>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a19      	ldr	r2, [pc, #100]	@ (800944c <HAL_DMA_Abort_IT+0x404>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d132      	bne.n	8009450 <HAL_DMA_Abort_IT+0x408>
 80093ea:	2301      	movs	r3, #1
 80093ec:	e031      	b.n	8009452 <HAL_DMA_Abort_IT+0x40a>
 80093ee:	bf00      	nop
 80093f0:	40020010 	.word	0x40020010
 80093f4:	40020028 	.word	0x40020028
 80093f8:	40020040 	.word	0x40020040
 80093fc:	40020058 	.word	0x40020058
 8009400:	40020070 	.word	0x40020070
 8009404:	40020088 	.word	0x40020088
 8009408:	400200a0 	.word	0x400200a0
 800940c:	400200b8 	.word	0x400200b8
 8009410:	40020410 	.word	0x40020410
 8009414:	40020428 	.word	0x40020428
 8009418:	40020440 	.word	0x40020440
 800941c:	40020458 	.word	0x40020458
 8009420:	40020470 	.word	0x40020470
 8009424:	40020488 	.word	0x40020488
 8009428:	400204a0 	.word	0x400204a0
 800942c:	400204b8 	.word	0x400204b8
 8009430:	58025408 	.word	0x58025408
 8009434:	5802541c 	.word	0x5802541c
 8009438:	58025430 	.word	0x58025430
 800943c:	58025444 	.word	0x58025444
 8009440:	58025458 	.word	0x58025458
 8009444:	5802546c 	.word	0x5802546c
 8009448:	58025480 	.word	0x58025480
 800944c:	58025494 	.word	0x58025494
 8009450:	2300      	movs	r3, #0
 8009452:	2b00      	cmp	r3, #0
 8009454:	d028      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009460:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009464:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800946a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009470:	f003 031f 	and.w	r3, r3, #31
 8009474:	2201      	movs	r2, #1
 8009476:	409a      	lsls	r2, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009484:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00c      	beq.n	80094a8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800949c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80094a6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d003      	beq.n	80094c8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop

080094d4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b08a      	sub	sp, #40	@ 0x28
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80094dc:	2300      	movs	r3, #0
 80094de:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80094e0:	4b67      	ldr	r3, [pc, #412]	@ (8009680 <HAL_DMA_IRQHandler+0x1ac>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a67      	ldr	r2, [pc, #412]	@ (8009684 <HAL_DMA_IRQHandler+0x1b0>)
 80094e6:	fba2 2303 	umull	r2, r3, r2, r3
 80094ea:	0a9b      	lsrs	r3, r3, #10
 80094ec:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094f2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094f8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80094fa:	6a3b      	ldr	r3, [r7, #32]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a5f      	ldr	r2, [pc, #380]	@ (8009688 <HAL_DMA_IRQHandler+0x1b4>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d04a      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a5d      	ldr	r2, [pc, #372]	@ (800968c <HAL_DMA_IRQHandler+0x1b8>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d045      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a5c      	ldr	r2, [pc, #368]	@ (8009690 <HAL_DMA_IRQHandler+0x1bc>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d040      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a5a      	ldr	r2, [pc, #360]	@ (8009694 <HAL_DMA_IRQHandler+0x1c0>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d03b      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a59      	ldr	r2, [pc, #356]	@ (8009698 <HAL_DMA_IRQHandler+0x1c4>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d036      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a57      	ldr	r2, [pc, #348]	@ (800969c <HAL_DMA_IRQHandler+0x1c8>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d031      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a56      	ldr	r2, [pc, #344]	@ (80096a0 <HAL_DMA_IRQHandler+0x1cc>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d02c      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a54      	ldr	r2, [pc, #336]	@ (80096a4 <HAL_DMA_IRQHandler+0x1d0>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d027      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a53      	ldr	r2, [pc, #332]	@ (80096a8 <HAL_DMA_IRQHandler+0x1d4>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d022      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a51      	ldr	r2, [pc, #324]	@ (80096ac <HAL_DMA_IRQHandler+0x1d8>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d01d      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a50      	ldr	r2, [pc, #320]	@ (80096b0 <HAL_DMA_IRQHandler+0x1dc>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d018      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a4e      	ldr	r2, [pc, #312]	@ (80096b4 <HAL_DMA_IRQHandler+0x1e0>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d013      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a4d      	ldr	r2, [pc, #308]	@ (80096b8 <HAL_DMA_IRQHandler+0x1e4>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d00e      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a4b      	ldr	r2, [pc, #300]	@ (80096bc <HAL_DMA_IRQHandler+0x1e8>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d009      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a4a      	ldr	r2, [pc, #296]	@ (80096c0 <HAL_DMA_IRQHandler+0x1ec>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d004      	beq.n	80095a6 <HAL_DMA_IRQHandler+0xd2>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a48      	ldr	r2, [pc, #288]	@ (80096c4 <HAL_DMA_IRQHandler+0x1f0>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d101      	bne.n	80095aa <HAL_DMA_IRQHandler+0xd6>
 80095a6:	2301      	movs	r3, #1
 80095a8:	e000      	b.n	80095ac <HAL_DMA_IRQHandler+0xd8>
 80095aa:	2300      	movs	r3, #0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	f000 842b 	beq.w	8009e08 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095b6:	f003 031f 	and.w	r3, r3, #31
 80095ba:	2208      	movs	r2, #8
 80095bc:	409a      	lsls	r2, r3
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	4013      	ands	r3, r2
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f000 80a2 	beq.w	800970c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a2e      	ldr	r2, [pc, #184]	@ (8009688 <HAL_DMA_IRQHandler+0x1b4>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d04a      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a2d      	ldr	r2, [pc, #180]	@ (800968c <HAL_DMA_IRQHandler+0x1b8>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d045      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a2b      	ldr	r2, [pc, #172]	@ (8009690 <HAL_DMA_IRQHandler+0x1bc>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d040      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a2a      	ldr	r2, [pc, #168]	@ (8009694 <HAL_DMA_IRQHandler+0x1c0>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d03b      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a28      	ldr	r2, [pc, #160]	@ (8009698 <HAL_DMA_IRQHandler+0x1c4>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d036      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a27      	ldr	r2, [pc, #156]	@ (800969c <HAL_DMA_IRQHandler+0x1c8>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d031      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a25      	ldr	r2, [pc, #148]	@ (80096a0 <HAL_DMA_IRQHandler+0x1cc>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d02c      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a24      	ldr	r2, [pc, #144]	@ (80096a4 <HAL_DMA_IRQHandler+0x1d0>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d027      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a22      	ldr	r2, [pc, #136]	@ (80096a8 <HAL_DMA_IRQHandler+0x1d4>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d022      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a21      	ldr	r2, [pc, #132]	@ (80096ac <HAL_DMA_IRQHandler+0x1d8>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d01d      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a1f      	ldr	r2, [pc, #124]	@ (80096b0 <HAL_DMA_IRQHandler+0x1dc>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d018      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a1e      	ldr	r2, [pc, #120]	@ (80096b4 <HAL_DMA_IRQHandler+0x1e0>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d013      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a1c      	ldr	r2, [pc, #112]	@ (80096b8 <HAL_DMA_IRQHandler+0x1e4>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d00e      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a1b      	ldr	r2, [pc, #108]	@ (80096bc <HAL_DMA_IRQHandler+0x1e8>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d009      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a19      	ldr	r2, [pc, #100]	@ (80096c0 <HAL_DMA_IRQHandler+0x1ec>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d004      	beq.n	8009668 <HAL_DMA_IRQHandler+0x194>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	4a18      	ldr	r2, [pc, #96]	@ (80096c4 <HAL_DMA_IRQHandler+0x1f0>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d12f      	bne.n	80096c8 <HAL_DMA_IRQHandler+0x1f4>
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f003 0304 	and.w	r3, r3, #4
 8009672:	2b00      	cmp	r3, #0
 8009674:	bf14      	ite	ne
 8009676:	2301      	movne	r3, #1
 8009678:	2300      	moveq	r3, #0
 800967a:	b2db      	uxtb	r3, r3
 800967c:	e02e      	b.n	80096dc <HAL_DMA_IRQHandler+0x208>
 800967e:	bf00      	nop
 8009680:	24000000 	.word	0x24000000
 8009684:	1b4e81b5 	.word	0x1b4e81b5
 8009688:	40020010 	.word	0x40020010
 800968c:	40020028 	.word	0x40020028
 8009690:	40020040 	.word	0x40020040
 8009694:	40020058 	.word	0x40020058
 8009698:	40020070 	.word	0x40020070
 800969c:	40020088 	.word	0x40020088
 80096a0:	400200a0 	.word	0x400200a0
 80096a4:	400200b8 	.word	0x400200b8
 80096a8:	40020410 	.word	0x40020410
 80096ac:	40020428 	.word	0x40020428
 80096b0:	40020440 	.word	0x40020440
 80096b4:	40020458 	.word	0x40020458
 80096b8:	40020470 	.word	0x40020470
 80096bc:	40020488 	.word	0x40020488
 80096c0:	400204a0 	.word	0x400204a0
 80096c4:	400204b8 	.word	0x400204b8
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f003 0308 	and.w	r3, r3, #8
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	bf14      	ite	ne
 80096d6:	2301      	movne	r3, #1
 80096d8:	2300      	moveq	r3, #0
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d015      	beq.n	800970c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f022 0204 	bic.w	r2, r2, #4
 80096ee:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096f4:	f003 031f 	and.w	r3, r3, #31
 80096f8:	2208      	movs	r2, #8
 80096fa:	409a      	lsls	r2, r3
 80096fc:	6a3b      	ldr	r3, [r7, #32]
 80096fe:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009704:	f043 0201 	orr.w	r2, r3, #1
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009710:	f003 031f 	and.w	r3, r3, #31
 8009714:	69ba      	ldr	r2, [r7, #24]
 8009716:	fa22 f303 	lsr.w	r3, r2, r3
 800971a:	f003 0301 	and.w	r3, r3, #1
 800971e:	2b00      	cmp	r3, #0
 8009720:	d06e      	beq.n	8009800 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a69      	ldr	r2, [pc, #420]	@ (80098cc <HAL_DMA_IRQHandler+0x3f8>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d04a      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a67      	ldr	r2, [pc, #412]	@ (80098d0 <HAL_DMA_IRQHandler+0x3fc>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d045      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a66      	ldr	r2, [pc, #408]	@ (80098d4 <HAL_DMA_IRQHandler+0x400>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d040      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a64      	ldr	r2, [pc, #400]	@ (80098d8 <HAL_DMA_IRQHandler+0x404>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d03b      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a63      	ldr	r2, [pc, #396]	@ (80098dc <HAL_DMA_IRQHandler+0x408>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d036      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a61      	ldr	r2, [pc, #388]	@ (80098e0 <HAL_DMA_IRQHandler+0x40c>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d031      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a60      	ldr	r2, [pc, #384]	@ (80098e4 <HAL_DMA_IRQHandler+0x410>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d02c      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a5e      	ldr	r2, [pc, #376]	@ (80098e8 <HAL_DMA_IRQHandler+0x414>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d027      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4a5d      	ldr	r2, [pc, #372]	@ (80098ec <HAL_DMA_IRQHandler+0x418>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d022      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a5b      	ldr	r2, [pc, #364]	@ (80098f0 <HAL_DMA_IRQHandler+0x41c>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d01d      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4a5a      	ldr	r2, [pc, #360]	@ (80098f4 <HAL_DMA_IRQHandler+0x420>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d018      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a58      	ldr	r2, [pc, #352]	@ (80098f8 <HAL_DMA_IRQHandler+0x424>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d013      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a57      	ldr	r2, [pc, #348]	@ (80098fc <HAL_DMA_IRQHandler+0x428>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d00e      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a55      	ldr	r2, [pc, #340]	@ (8009900 <HAL_DMA_IRQHandler+0x42c>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d009      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a54      	ldr	r2, [pc, #336]	@ (8009904 <HAL_DMA_IRQHandler+0x430>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d004      	beq.n	80097c2 <HAL_DMA_IRQHandler+0x2ee>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a52      	ldr	r2, [pc, #328]	@ (8009908 <HAL_DMA_IRQHandler+0x434>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d10a      	bne.n	80097d8 <HAL_DMA_IRQHandler+0x304>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	bf14      	ite	ne
 80097d0:	2301      	movne	r3, #1
 80097d2:	2300      	moveq	r3, #0
 80097d4:	b2db      	uxtb	r3, r3
 80097d6:	e003      	b.n	80097e0 <HAL_DMA_IRQHandler+0x30c>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2300      	movs	r3, #0
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00d      	beq.n	8009800 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097e8:	f003 031f 	and.w	r3, r3, #31
 80097ec:	2201      	movs	r2, #1
 80097ee:	409a      	lsls	r2, r3
 80097f0:	6a3b      	ldr	r3, [r7, #32]
 80097f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097f8:	f043 0202 	orr.w	r2, r3, #2
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009804:	f003 031f 	and.w	r3, r3, #31
 8009808:	2204      	movs	r2, #4
 800980a:	409a      	lsls	r2, r3
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	4013      	ands	r3, r2
 8009810:	2b00      	cmp	r3, #0
 8009812:	f000 808f 	beq.w	8009934 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a2c      	ldr	r2, [pc, #176]	@ (80098cc <HAL_DMA_IRQHandler+0x3f8>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d04a      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a2a      	ldr	r2, [pc, #168]	@ (80098d0 <HAL_DMA_IRQHandler+0x3fc>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d045      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a29      	ldr	r2, [pc, #164]	@ (80098d4 <HAL_DMA_IRQHandler+0x400>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d040      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a27      	ldr	r2, [pc, #156]	@ (80098d8 <HAL_DMA_IRQHandler+0x404>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d03b      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a26      	ldr	r2, [pc, #152]	@ (80098dc <HAL_DMA_IRQHandler+0x408>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d036      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a24      	ldr	r2, [pc, #144]	@ (80098e0 <HAL_DMA_IRQHandler+0x40c>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d031      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a23      	ldr	r2, [pc, #140]	@ (80098e4 <HAL_DMA_IRQHandler+0x410>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d02c      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a21      	ldr	r2, [pc, #132]	@ (80098e8 <HAL_DMA_IRQHandler+0x414>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d027      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a20      	ldr	r2, [pc, #128]	@ (80098ec <HAL_DMA_IRQHandler+0x418>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d022      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a1e      	ldr	r2, [pc, #120]	@ (80098f0 <HAL_DMA_IRQHandler+0x41c>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d01d      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a1d      	ldr	r2, [pc, #116]	@ (80098f4 <HAL_DMA_IRQHandler+0x420>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d018      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a1b      	ldr	r2, [pc, #108]	@ (80098f8 <HAL_DMA_IRQHandler+0x424>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d013      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a1a      	ldr	r2, [pc, #104]	@ (80098fc <HAL_DMA_IRQHandler+0x428>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d00e      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a18      	ldr	r2, [pc, #96]	@ (8009900 <HAL_DMA_IRQHandler+0x42c>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d009      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a17      	ldr	r2, [pc, #92]	@ (8009904 <HAL_DMA_IRQHandler+0x430>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d004      	beq.n	80098b6 <HAL_DMA_IRQHandler+0x3e2>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a15      	ldr	r2, [pc, #84]	@ (8009908 <HAL_DMA_IRQHandler+0x434>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d12a      	bne.n	800990c <HAL_DMA_IRQHandler+0x438>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 0302 	and.w	r3, r3, #2
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	bf14      	ite	ne
 80098c4:	2301      	movne	r3, #1
 80098c6:	2300      	moveq	r3, #0
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	e023      	b.n	8009914 <HAL_DMA_IRQHandler+0x440>
 80098cc:	40020010 	.word	0x40020010
 80098d0:	40020028 	.word	0x40020028
 80098d4:	40020040 	.word	0x40020040
 80098d8:	40020058 	.word	0x40020058
 80098dc:	40020070 	.word	0x40020070
 80098e0:	40020088 	.word	0x40020088
 80098e4:	400200a0 	.word	0x400200a0
 80098e8:	400200b8 	.word	0x400200b8
 80098ec:	40020410 	.word	0x40020410
 80098f0:	40020428 	.word	0x40020428
 80098f4:	40020440 	.word	0x40020440
 80098f8:	40020458 	.word	0x40020458
 80098fc:	40020470 	.word	0x40020470
 8009900:	40020488 	.word	0x40020488
 8009904:	400204a0 	.word	0x400204a0
 8009908:	400204b8 	.word	0x400204b8
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2300      	movs	r3, #0
 8009914:	2b00      	cmp	r3, #0
 8009916:	d00d      	beq.n	8009934 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800991c:	f003 031f 	and.w	r3, r3, #31
 8009920:	2204      	movs	r2, #4
 8009922:	409a      	lsls	r2, r3
 8009924:	6a3b      	ldr	r3, [r7, #32]
 8009926:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800992c:	f043 0204 	orr.w	r2, r3, #4
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009938:	f003 031f 	and.w	r3, r3, #31
 800993c:	2210      	movs	r2, #16
 800993e:	409a      	lsls	r2, r3
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	4013      	ands	r3, r2
 8009944:	2b00      	cmp	r3, #0
 8009946:	f000 80a6 	beq.w	8009a96 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a85      	ldr	r2, [pc, #532]	@ (8009b64 <HAL_DMA_IRQHandler+0x690>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d04a      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a83      	ldr	r2, [pc, #524]	@ (8009b68 <HAL_DMA_IRQHandler+0x694>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d045      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a82      	ldr	r2, [pc, #520]	@ (8009b6c <HAL_DMA_IRQHandler+0x698>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d040      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a80      	ldr	r2, [pc, #512]	@ (8009b70 <HAL_DMA_IRQHandler+0x69c>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d03b      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a7f      	ldr	r2, [pc, #508]	@ (8009b74 <HAL_DMA_IRQHandler+0x6a0>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d036      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a7d      	ldr	r2, [pc, #500]	@ (8009b78 <HAL_DMA_IRQHandler+0x6a4>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d031      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a7c      	ldr	r2, [pc, #496]	@ (8009b7c <HAL_DMA_IRQHandler+0x6a8>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d02c      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a7a      	ldr	r2, [pc, #488]	@ (8009b80 <HAL_DMA_IRQHandler+0x6ac>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d027      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a79      	ldr	r2, [pc, #484]	@ (8009b84 <HAL_DMA_IRQHandler+0x6b0>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d022      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a77      	ldr	r2, [pc, #476]	@ (8009b88 <HAL_DMA_IRQHandler+0x6b4>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d01d      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a76      	ldr	r2, [pc, #472]	@ (8009b8c <HAL_DMA_IRQHandler+0x6b8>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d018      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a74      	ldr	r2, [pc, #464]	@ (8009b90 <HAL_DMA_IRQHandler+0x6bc>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d013      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a73      	ldr	r2, [pc, #460]	@ (8009b94 <HAL_DMA_IRQHandler+0x6c0>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d00e      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a71      	ldr	r2, [pc, #452]	@ (8009b98 <HAL_DMA_IRQHandler+0x6c4>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d009      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4a70      	ldr	r2, [pc, #448]	@ (8009b9c <HAL_DMA_IRQHandler+0x6c8>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d004      	beq.n	80099ea <HAL_DMA_IRQHandler+0x516>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a6e      	ldr	r2, [pc, #440]	@ (8009ba0 <HAL_DMA_IRQHandler+0x6cc>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d10a      	bne.n	8009a00 <HAL_DMA_IRQHandler+0x52c>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0308 	and.w	r3, r3, #8
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	bf14      	ite	ne
 80099f8:	2301      	movne	r3, #1
 80099fa:	2300      	moveq	r3, #0
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	e009      	b.n	8009a14 <HAL_DMA_IRQHandler+0x540>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f003 0304 	and.w	r3, r3, #4
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	bf14      	ite	ne
 8009a0e:	2301      	movne	r3, #1
 8009a10:	2300      	moveq	r3, #0
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d03e      	beq.n	8009a96 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a1c:	f003 031f 	and.w	r3, r3, #31
 8009a20:	2210      	movs	r2, #16
 8009a22:	409a      	lsls	r2, r3
 8009a24:	6a3b      	ldr	r3, [r7, #32]
 8009a26:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d018      	beq.n	8009a68 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d108      	bne.n	8009a56 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d024      	beq.n	8009a96 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	4798      	blx	r3
 8009a54:	e01f      	b.n	8009a96 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d01b      	beq.n	8009a96 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	4798      	blx	r3
 8009a66:	e016      	b.n	8009a96 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d107      	bne.n	8009a86 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f022 0208 	bic.w	r2, r2, #8
 8009a84:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d003      	beq.n	8009a96 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a9a:	f003 031f 	and.w	r3, r3, #31
 8009a9e:	2220      	movs	r2, #32
 8009aa0:	409a      	lsls	r2, r3
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	4013      	ands	r3, r2
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	f000 8110 	beq.w	8009ccc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a2c      	ldr	r2, [pc, #176]	@ (8009b64 <HAL_DMA_IRQHandler+0x690>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d04a      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a2b      	ldr	r2, [pc, #172]	@ (8009b68 <HAL_DMA_IRQHandler+0x694>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d045      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a29      	ldr	r2, [pc, #164]	@ (8009b6c <HAL_DMA_IRQHandler+0x698>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d040      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a28      	ldr	r2, [pc, #160]	@ (8009b70 <HAL_DMA_IRQHandler+0x69c>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d03b      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a26      	ldr	r2, [pc, #152]	@ (8009b74 <HAL_DMA_IRQHandler+0x6a0>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d036      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a25      	ldr	r2, [pc, #148]	@ (8009b78 <HAL_DMA_IRQHandler+0x6a4>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d031      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a23      	ldr	r2, [pc, #140]	@ (8009b7c <HAL_DMA_IRQHandler+0x6a8>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d02c      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a22      	ldr	r2, [pc, #136]	@ (8009b80 <HAL_DMA_IRQHandler+0x6ac>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d027      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a20      	ldr	r2, [pc, #128]	@ (8009b84 <HAL_DMA_IRQHandler+0x6b0>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d022      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8009b88 <HAL_DMA_IRQHandler+0x6b4>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d01d      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a1d      	ldr	r2, [pc, #116]	@ (8009b8c <HAL_DMA_IRQHandler+0x6b8>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d018      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8009b90 <HAL_DMA_IRQHandler+0x6bc>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d013      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a1a      	ldr	r2, [pc, #104]	@ (8009b94 <HAL_DMA_IRQHandler+0x6c0>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d00e      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a19      	ldr	r2, [pc, #100]	@ (8009b98 <HAL_DMA_IRQHandler+0x6c4>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d009      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a17      	ldr	r2, [pc, #92]	@ (8009b9c <HAL_DMA_IRQHandler+0x6c8>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d004      	beq.n	8009b4c <HAL_DMA_IRQHandler+0x678>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4a16      	ldr	r2, [pc, #88]	@ (8009ba0 <HAL_DMA_IRQHandler+0x6cc>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d12b      	bne.n	8009ba4 <HAL_DMA_IRQHandler+0x6d0>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f003 0310 	and.w	r3, r3, #16
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	bf14      	ite	ne
 8009b5a:	2301      	movne	r3, #1
 8009b5c:	2300      	moveq	r3, #0
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	e02a      	b.n	8009bb8 <HAL_DMA_IRQHandler+0x6e4>
 8009b62:	bf00      	nop
 8009b64:	40020010 	.word	0x40020010
 8009b68:	40020028 	.word	0x40020028
 8009b6c:	40020040 	.word	0x40020040
 8009b70:	40020058 	.word	0x40020058
 8009b74:	40020070 	.word	0x40020070
 8009b78:	40020088 	.word	0x40020088
 8009b7c:	400200a0 	.word	0x400200a0
 8009b80:	400200b8 	.word	0x400200b8
 8009b84:	40020410 	.word	0x40020410
 8009b88:	40020428 	.word	0x40020428
 8009b8c:	40020440 	.word	0x40020440
 8009b90:	40020458 	.word	0x40020458
 8009b94:	40020470 	.word	0x40020470
 8009b98:	40020488 	.word	0x40020488
 8009b9c:	400204a0 	.word	0x400204a0
 8009ba0:	400204b8 	.word	0x400204b8
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f003 0302 	and.w	r3, r3, #2
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	bf14      	ite	ne
 8009bb2:	2301      	movne	r3, #1
 8009bb4:	2300      	moveq	r3, #0
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	f000 8087 	beq.w	8009ccc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bc2:	f003 031f 	and.w	r3, r3, #31
 8009bc6:	2220      	movs	r2, #32
 8009bc8:	409a      	lsls	r2, r3
 8009bca:	6a3b      	ldr	r3, [r7, #32]
 8009bcc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	2b04      	cmp	r3, #4
 8009bd8:	d139      	bne.n	8009c4e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f022 0216 	bic.w	r2, r2, #22
 8009be8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	695a      	ldr	r2, [r3, #20]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009bf8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d103      	bne.n	8009c0a <HAL_DMA_IRQHandler+0x736>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d007      	beq.n	8009c1a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	681a      	ldr	r2, [r3, #0]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f022 0208 	bic.w	r2, r2, #8
 8009c18:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c1e:	f003 031f 	and.w	r3, r3, #31
 8009c22:	223f      	movs	r2, #63	@ 0x3f
 8009c24:	409a      	lsls	r2, r3
 8009c26:	6a3b      	ldr	r3, [r7, #32]
 8009c28:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	f000 834a 	beq.w	800a2d8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	4798      	blx	r3
          }
          return;
 8009c4c:	e344      	b.n	800a2d8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d018      	beq.n	8009c8e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d108      	bne.n	8009c7c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d02c      	beq.n	8009ccc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	4798      	blx	r3
 8009c7a:	e027      	b.n	8009ccc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d023      	beq.n	8009ccc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	4798      	blx	r3
 8009c8c:	e01e      	b.n	8009ccc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d10f      	bne.n	8009cbc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f022 0210 	bic.w	r2, r2, #16
 8009caa:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f000 8306 	beq.w	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cda:	f003 0301 	and.w	r3, r3, #1
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	f000 8088 	beq.w	8009df4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2204      	movs	r2, #4
 8009ce8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a7a      	ldr	r2, [pc, #488]	@ (8009edc <HAL_DMA_IRQHandler+0xa08>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d04a      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a79      	ldr	r2, [pc, #484]	@ (8009ee0 <HAL_DMA_IRQHandler+0xa0c>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d045      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a77      	ldr	r2, [pc, #476]	@ (8009ee4 <HAL_DMA_IRQHandler+0xa10>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d040      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a76      	ldr	r2, [pc, #472]	@ (8009ee8 <HAL_DMA_IRQHandler+0xa14>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d03b      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a74      	ldr	r2, [pc, #464]	@ (8009eec <HAL_DMA_IRQHandler+0xa18>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d036      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	4a73      	ldr	r2, [pc, #460]	@ (8009ef0 <HAL_DMA_IRQHandler+0xa1c>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d031      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a71      	ldr	r2, [pc, #452]	@ (8009ef4 <HAL_DMA_IRQHandler+0xa20>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d02c      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a70      	ldr	r2, [pc, #448]	@ (8009ef8 <HAL_DMA_IRQHandler+0xa24>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d027      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a6e      	ldr	r2, [pc, #440]	@ (8009efc <HAL_DMA_IRQHandler+0xa28>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d022      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a6d      	ldr	r2, [pc, #436]	@ (8009f00 <HAL_DMA_IRQHandler+0xa2c>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d01d      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a6b      	ldr	r2, [pc, #428]	@ (8009f04 <HAL_DMA_IRQHandler+0xa30>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d018      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a6a      	ldr	r2, [pc, #424]	@ (8009f08 <HAL_DMA_IRQHandler+0xa34>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d013      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a68      	ldr	r2, [pc, #416]	@ (8009f0c <HAL_DMA_IRQHandler+0xa38>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d00e      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a67      	ldr	r2, [pc, #412]	@ (8009f10 <HAL_DMA_IRQHandler+0xa3c>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d009      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a65      	ldr	r2, [pc, #404]	@ (8009f14 <HAL_DMA_IRQHandler+0xa40>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d004      	beq.n	8009d8c <HAL_DMA_IRQHandler+0x8b8>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a64      	ldr	r2, [pc, #400]	@ (8009f18 <HAL_DMA_IRQHandler+0xa44>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d108      	bne.n	8009d9e <HAL_DMA_IRQHandler+0x8ca>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f022 0201 	bic.w	r2, r2, #1
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	e007      	b.n	8009dae <HAL_DMA_IRQHandler+0x8da>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681a      	ldr	r2, [r3, #0]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f022 0201 	bic.w	r2, r2, #1
 8009dac:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	3301      	adds	r3, #1
 8009db2:	60fb      	str	r3, [r7, #12]
 8009db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d307      	bcc.n	8009dca <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f003 0301 	and.w	r3, r3, #1
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d1f2      	bne.n	8009dae <HAL_DMA_IRQHandler+0x8da>
 8009dc8:	e000      	b.n	8009dcc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009dca:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f003 0301 	and.w	r3, r3, #1
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d004      	beq.n	8009de4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2203      	movs	r2, #3
 8009dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009de2:	e003      	b.n	8009dec <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2200      	movs	r2, #0
 8009df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f000 8272 	beq.w	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	4798      	blx	r3
 8009e06:	e26c      	b.n	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a43      	ldr	r2, [pc, #268]	@ (8009f1c <HAL_DMA_IRQHandler+0xa48>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d022      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a42      	ldr	r2, [pc, #264]	@ (8009f20 <HAL_DMA_IRQHandler+0xa4c>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d01d      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4a40      	ldr	r2, [pc, #256]	@ (8009f24 <HAL_DMA_IRQHandler+0xa50>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d018      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a3f      	ldr	r2, [pc, #252]	@ (8009f28 <HAL_DMA_IRQHandler+0xa54>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d013      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a3d      	ldr	r2, [pc, #244]	@ (8009f2c <HAL_DMA_IRQHandler+0xa58>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d00e      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a3c      	ldr	r2, [pc, #240]	@ (8009f30 <HAL_DMA_IRQHandler+0xa5c>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d009      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a3a      	ldr	r2, [pc, #232]	@ (8009f34 <HAL_DMA_IRQHandler+0xa60>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d004      	beq.n	8009e58 <HAL_DMA_IRQHandler+0x984>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a39      	ldr	r2, [pc, #228]	@ (8009f38 <HAL_DMA_IRQHandler+0xa64>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d101      	bne.n	8009e5c <HAL_DMA_IRQHandler+0x988>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e000      	b.n	8009e5e <HAL_DMA_IRQHandler+0x98a>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f000 823f 	beq.w	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e70:	f003 031f 	and.w	r3, r3, #31
 8009e74:	2204      	movs	r2, #4
 8009e76:	409a      	lsls	r2, r3
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	4013      	ands	r3, r2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f000 80cd 	beq.w	800a01c <HAL_DMA_IRQHandler+0xb48>
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	f003 0304 	and.w	r3, r3, #4
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 80c7 	beq.w	800a01c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e92:	f003 031f 	and.w	r3, r3, #31
 8009e96:	2204      	movs	r2, #4
 8009e98:	409a      	lsls	r2, r3
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d049      	beq.n	8009f3c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d109      	bne.n	8009ec6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f000 8210 	beq.w	800a2dc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ec4:	e20a      	b.n	800a2dc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	f000 8206 	beq.w	800a2dc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ed8:	e200      	b.n	800a2dc <HAL_DMA_IRQHandler+0xe08>
 8009eda:	bf00      	nop
 8009edc:	40020010 	.word	0x40020010
 8009ee0:	40020028 	.word	0x40020028
 8009ee4:	40020040 	.word	0x40020040
 8009ee8:	40020058 	.word	0x40020058
 8009eec:	40020070 	.word	0x40020070
 8009ef0:	40020088 	.word	0x40020088
 8009ef4:	400200a0 	.word	0x400200a0
 8009ef8:	400200b8 	.word	0x400200b8
 8009efc:	40020410 	.word	0x40020410
 8009f00:	40020428 	.word	0x40020428
 8009f04:	40020440 	.word	0x40020440
 8009f08:	40020458 	.word	0x40020458
 8009f0c:	40020470 	.word	0x40020470
 8009f10:	40020488 	.word	0x40020488
 8009f14:	400204a0 	.word	0x400204a0
 8009f18:	400204b8 	.word	0x400204b8
 8009f1c:	58025408 	.word	0x58025408
 8009f20:	5802541c 	.word	0x5802541c
 8009f24:	58025430 	.word	0x58025430
 8009f28:	58025444 	.word	0x58025444
 8009f2c:	58025458 	.word	0x58025458
 8009f30:	5802546c 	.word	0x5802546c
 8009f34:	58025480 	.word	0x58025480
 8009f38:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	f003 0320 	and.w	r3, r3, #32
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d160      	bne.n	800a008 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a7f      	ldr	r2, [pc, #508]	@ (800a148 <HAL_DMA_IRQHandler+0xc74>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d04a      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a7d      	ldr	r2, [pc, #500]	@ (800a14c <HAL_DMA_IRQHandler+0xc78>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d045      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a7c      	ldr	r2, [pc, #496]	@ (800a150 <HAL_DMA_IRQHandler+0xc7c>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d040      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a7a      	ldr	r2, [pc, #488]	@ (800a154 <HAL_DMA_IRQHandler+0xc80>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d03b      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a79      	ldr	r2, [pc, #484]	@ (800a158 <HAL_DMA_IRQHandler+0xc84>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d036      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a77      	ldr	r2, [pc, #476]	@ (800a15c <HAL_DMA_IRQHandler+0xc88>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d031      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a76      	ldr	r2, [pc, #472]	@ (800a160 <HAL_DMA_IRQHandler+0xc8c>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d02c      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a74      	ldr	r2, [pc, #464]	@ (800a164 <HAL_DMA_IRQHandler+0xc90>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d027      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a73      	ldr	r2, [pc, #460]	@ (800a168 <HAL_DMA_IRQHandler+0xc94>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d022      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a71      	ldr	r2, [pc, #452]	@ (800a16c <HAL_DMA_IRQHandler+0xc98>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d01d      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a70      	ldr	r2, [pc, #448]	@ (800a170 <HAL_DMA_IRQHandler+0xc9c>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d018      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a6e      	ldr	r2, [pc, #440]	@ (800a174 <HAL_DMA_IRQHandler+0xca0>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d013      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a6d      	ldr	r2, [pc, #436]	@ (800a178 <HAL_DMA_IRQHandler+0xca4>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d00e      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a6b      	ldr	r2, [pc, #428]	@ (800a17c <HAL_DMA_IRQHandler+0xca8>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d009      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a6a      	ldr	r2, [pc, #424]	@ (800a180 <HAL_DMA_IRQHandler+0xcac>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d004      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xb12>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a68      	ldr	r2, [pc, #416]	@ (800a184 <HAL_DMA_IRQHandler+0xcb0>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d108      	bne.n	8009ff8 <HAL_DMA_IRQHandler+0xb24>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f022 0208 	bic.w	r2, r2, #8
 8009ff4:	601a      	str	r2, [r3, #0]
 8009ff6:	e007      	b.n	800a008 <HAL_DMA_IRQHandler+0xb34>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f022 0204 	bic.w	r2, r2, #4
 800a006:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 8165 	beq.w	800a2dc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a01a:	e15f      	b.n	800a2dc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a020:	f003 031f 	and.w	r3, r3, #31
 800a024:	2202      	movs	r2, #2
 800a026:	409a      	lsls	r2, r3
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	4013      	ands	r3, r2
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f000 80c5 	beq.w	800a1bc <HAL_DMA_IRQHandler+0xce8>
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	f003 0302 	and.w	r3, r3, #2
 800a038:	2b00      	cmp	r3, #0
 800a03a:	f000 80bf 	beq.w	800a1bc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a042:	f003 031f 	and.w	r3, r3, #31
 800a046:	2202      	movs	r2, #2
 800a048:	409a      	lsls	r2, r3
 800a04a:	69fb      	ldr	r3, [r7, #28]
 800a04c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d018      	beq.n	800a08a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d109      	bne.n	800a076 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 813a 	beq.w	800a2e0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a074:	e134      	b.n	800a2e0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 8130 	beq.w	800a2e0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a088:	e12a      	b.n	800a2e0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	f003 0320 	and.w	r3, r3, #32
 800a090:	2b00      	cmp	r3, #0
 800a092:	f040 8089 	bne.w	800a1a8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a2b      	ldr	r2, [pc, #172]	@ (800a148 <HAL_DMA_IRQHandler+0xc74>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d04a      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a29      	ldr	r2, [pc, #164]	@ (800a14c <HAL_DMA_IRQHandler+0xc78>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d045      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a28      	ldr	r2, [pc, #160]	@ (800a150 <HAL_DMA_IRQHandler+0xc7c>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d040      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4a26      	ldr	r2, [pc, #152]	@ (800a154 <HAL_DMA_IRQHandler+0xc80>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d03b      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a25      	ldr	r2, [pc, #148]	@ (800a158 <HAL_DMA_IRQHandler+0xc84>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d036      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	4a23      	ldr	r2, [pc, #140]	@ (800a15c <HAL_DMA_IRQHandler+0xc88>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d031      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a22      	ldr	r2, [pc, #136]	@ (800a160 <HAL_DMA_IRQHandler+0xc8c>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d02c      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a20      	ldr	r2, [pc, #128]	@ (800a164 <HAL_DMA_IRQHandler+0xc90>)
 800a0e2:	4293      	cmp	r3, r2
 800a0e4:	d027      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a1f      	ldr	r2, [pc, #124]	@ (800a168 <HAL_DMA_IRQHandler+0xc94>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d022      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a1d      	ldr	r2, [pc, #116]	@ (800a16c <HAL_DMA_IRQHandler+0xc98>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d01d      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a1c      	ldr	r2, [pc, #112]	@ (800a170 <HAL_DMA_IRQHandler+0xc9c>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d018      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a1a      	ldr	r2, [pc, #104]	@ (800a174 <HAL_DMA_IRQHandler+0xca0>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d013      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a19      	ldr	r2, [pc, #100]	@ (800a178 <HAL_DMA_IRQHandler+0xca4>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d00e      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a17      	ldr	r2, [pc, #92]	@ (800a17c <HAL_DMA_IRQHandler+0xca8>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d009      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a16      	ldr	r2, [pc, #88]	@ (800a180 <HAL_DMA_IRQHandler+0xcac>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d004      	beq.n	800a136 <HAL_DMA_IRQHandler+0xc62>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a14      	ldr	r2, [pc, #80]	@ (800a184 <HAL_DMA_IRQHandler+0xcb0>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d128      	bne.n	800a188 <HAL_DMA_IRQHandler+0xcb4>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681a      	ldr	r2, [r3, #0]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f022 0214 	bic.w	r2, r2, #20
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	e027      	b.n	800a198 <HAL_DMA_IRQHandler+0xcc4>
 800a148:	40020010 	.word	0x40020010
 800a14c:	40020028 	.word	0x40020028
 800a150:	40020040 	.word	0x40020040
 800a154:	40020058 	.word	0x40020058
 800a158:	40020070 	.word	0x40020070
 800a15c:	40020088 	.word	0x40020088
 800a160:	400200a0 	.word	0x400200a0
 800a164:	400200b8 	.word	0x400200b8
 800a168:	40020410 	.word	0x40020410
 800a16c:	40020428 	.word	0x40020428
 800a170:	40020440 	.word	0x40020440
 800a174:	40020458 	.word	0x40020458
 800a178:	40020470 	.word	0x40020470
 800a17c:	40020488 	.word	0x40020488
 800a180:	400204a0 	.word	0x400204a0
 800a184:	400204b8 	.word	0x400204b8
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f022 020a 	bic.w	r2, r2, #10
 800a196:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2201      	movs	r2, #1
 800a19c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 8097 	beq.w	800a2e0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a1ba:	e091      	b.n	800a2e0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1c0:	f003 031f 	and.w	r3, r3, #31
 800a1c4:	2208      	movs	r2, #8
 800a1c6:	409a      	lsls	r2, r3
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	4013      	ands	r3, r2
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	f000 8088 	beq.w	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	f003 0308 	and.w	r3, r3, #8
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	f000 8082 	beq.w	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4a41      	ldr	r2, [pc, #260]	@ (800a2e8 <HAL_DMA_IRQHandler+0xe14>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d04a      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4a3f      	ldr	r2, [pc, #252]	@ (800a2ec <HAL_DMA_IRQHandler+0xe18>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d045      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a3e      	ldr	r2, [pc, #248]	@ (800a2f0 <HAL_DMA_IRQHandler+0xe1c>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d040      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	4a3c      	ldr	r2, [pc, #240]	@ (800a2f4 <HAL_DMA_IRQHandler+0xe20>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d03b      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a3b      	ldr	r2, [pc, #236]	@ (800a2f8 <HAL_DMA_IRQHandler+0xe24>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d036      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a39      	ldr	r2, [pc, #228]	@ (800a2fc <HAL_DMA_IRQHandler+0xe28>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d031      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a38      	ldr	r2, [pc, #224]	@ (800a300 <HAL_DMA_IRQHandler+0xe2c>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d02c      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a36      	ldr	r2, [pc, #216]	@ (800a304 <HAL_DMA_IRQHandler+0xe30>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d027      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a35      	ldr	r2, [pc, #212]	@ (800a308 <HAL_DMA_IRQHandler+0xe34>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d022      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a33      	ldr	r2, [pc, #204]	@ (800a30c <HAL_DMA_IRQHandler+0xe38>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d01d      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a32      	ldr	r2, [pc, #200]	@ (800a310 <HAL_DMA_IRQHandler+0xe3c>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d018      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a30      	ldr	r2, [pc, #192]	@ (800a314 <HAL_DMA_IRQHandler+0xe40>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d013      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a2f      	ldr	r2, [pc, #188]	@ (800a318 <HAL_DMA_IRQHandler+0xe44>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d00e      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a2d      	ldr	r2, [pc, #180]	@ (800a31c <HAL_DMA_IRQHandler+0xe48>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d009      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4a2c      	ldr	r2, [pc, #176]	@ (800a320 <HAL_DMA_IRQHandler+0xe4c>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d004      	beq.n	800a27e <HAL_DMA_IRQHandler+0xdaa>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a2a      	ldr	r2, [pc, #168]	@ (800a324 <HAL_DMA_IRQHandler+0xe50>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d108      	bne.n	800a290 <HAL_DMA_IRQHandler+0xdbc>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	681a      	ldr	r2, [r3, #0]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f022 021c 	bic.w	r2, r2, #28
 800a28c:	601a      	str	r2, [r3, #0]
 800a28e:	e007      	b.n	800a2a0 <HAL_DMA_IRQHandler+0xdcc>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f022 020e 	bic.w	r2, r2, #14
 800a29e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2a4:	f003 031f 	and.w	r3, r3, #31
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	409a      	lsls	r2, r3
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d009      	beq.n	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	4798      	blx	r3
 800a2d6:	e004      	b.n	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a2d8:	bf00      	nop
 800a2da:	e002      	b.n	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2dc:	bf00      	nop
 800a2de:	e000      	b.n	800a2e2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2e0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a2e2:	3728      	adds	r7, #40	@ 0x28
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	40020010 	.word	0x40020010
 800a2ec:	40020028 	.word	0x40020028
 800a2f0:	40020040 	.word	0x40020040
 800a2f4:	40020058 	.word	0x40020058
 800a2f8:	40020070 	.word	0x40020070
 800a2fc:	40020088 	.word	0x40020088
 800a300:	400200a0 	.word	0x400200a0
 800a304:	400200b8 	.word	0x400200b8
 800a308:	40020410 	.word	0x40020410
 800a30c:	40020428 	.word	0x40020428
 800a310:	40020440 	.word	0x40020440
 800a314:	40020458 	.word	0x40020458
 800a318:	40020470 	.word	0x40020470
 800a31c:	40020488 	.word	0x40020488
 800a320:	400204a0 	.word	0x400204a0
 800a324:	400204b8 	.word	0x400204b8

0800a328 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a328:	b480      	push	{r7}
 800a32a:	b087      	sub	sp, #28
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	60f8      	str	r0, [r7, #12]
 800a330:	60b9      	str	r1, [r7, #8]
 800a332:	607a      	str	r2, [r7, #4]
 800a334:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a33a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a340:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a7f      	ldr	r2, [pc, #508]	@ (800a544 <DMA_SetConfig+0x21c>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d072      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a7d      	ldr	r2, [pc, #500]	@ (800a548 <DMA_SetConfig+0x220>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d06d      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a7c      	ldr	r2, [pc, #496]	@ (800a54c <DMA_SetConfig+0x224>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d068      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a7a      	ldr	r2, [pc, #488]	@ (800a550 <DMA_SetConfig+0x228>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d063      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a79      	ldr	r2, [pc, #484]	@ (800a554 <DMA_SetConfig+0x22c>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d05e      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a77      	ldr	r2, [pc, #476]	@ (800a558 <DMA_SetConfig+0x230>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d059      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a76      	ldr	r2, [pc, #472]	@ (800a55c <DMA_SetConfig+0x234>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d054      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a74      	ldr	r2, [pc, #464]	@ (800a560 <DMA_SetConfig+0x238>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d04f      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a73      	ldr	r2, [pc, #460]	@ (800a564 <DMA_SetConfig+0x23c>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d04a      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a71      	ldr	r2, [pc, #452]	@ (800a568 <DMA_SetConfig+0x240>)
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d045      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a70      	ldr	r2, [pc, #448]	@ (800a56c <DMA_SetConfig+0x244>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d040      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a6e      	ldr	r2, [pc, #440]	@ (800a570 <DMA_SetConfig+0x248>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d03b      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a6d      	ldr	r2, [pc, #436]	@ (800a574 <DMA_SetConfig+0x24c>)
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d036      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4a6b      	ldr	r2, [pc, #428]	@ (800a578 <DMA_SetConfig+0x250>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d031      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4a6a      	ldr	r2, [pc, #424]	@ (800a57c <DMA_SetConfig+0x254>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d02c      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	4a68      	ldr	r2, [pc, #416]	@ (800a580 <DMA_SetConfig+0x258>)
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d027      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a67      	ldr	r2, [pc, #412]	@ (800a584 <DMA_SetConfig+0x25c>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d022      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a65      	ldr	r2, [pc, #404]	@ (800a588 <DMA_SetConfig+0x260>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d01d      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a64      	ldr	r2, [pc, #400]	@ (800a58c <DMA_SetConfig+0x264>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d018      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4a62      	ldr	r2, [pc, #392]	@ (800a590 <DMA_SetConfig+0x268>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d013      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	4a61      	ldr	r2, [pc, #388]	@ (800a594 <DMA_SetConfig+0x26c>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d00e      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a5f      	ldr	r2, [pc, #380]	@ (800a598 <DMA_SetConfig+0x270>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d009      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a5e      	ldr	r2, [pc, #376]	@ (800a59c <DMA_SetConfig+0x274>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d004      	beq.n	800a432 <DMA_SetConfig+0x10a>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a5c      	ldr	r2, [pc, #368]	@ (800a5a0 <DMA_SetConfig+0x278>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d101      	bne.n	800a436 <DMA_SetConfig+0x10e>
 800a432:	2301      	movs	r3, #1
 800a434:	e000      	b.n	800a438 <DMA_SetConfig+0x110>
 800a436:	2300      	movs	r3, #0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d00d      	beq.n	800a458 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a440:	68fa      	ldr	r2, [r7, #12]
 800a442:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a444:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d004      	beq.n	800a458 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a456:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a39      	ldr	r2, [pc, #228]	@ (800a544 <DMA_SetConfig+0x21c>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d04a      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a38      	ldr	r2, [pc, #224]	@ (800a548 <DMA_SetConfig+0x220>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d045      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a36      	ldr	r2, [pc, #216]	@ (800a54c <DMA_SetConfig+0x224>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d040      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4a35      	ldr	r2, [pc, #212]	@ (800a550 <DMA_SetConfig+0x228>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d03b      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4a33      	ldr	r2, [pc, #204]	@ (800a554 <DMA_SetConfig+0x22c>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d036      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	4a32      	ldr	r2, [pc, #200]	@ (800a558 <DMA_SetConfig+0x230>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d031      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a30      	ldr	r2, [pc, #192]	@ (800a55c <DMA_SetConfig+0x234>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d02c      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a2f      	ldr	r2, [pc, #188]	@ (800a560 <DMA_SetConfig+0x238>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d027      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a2d      	ldr	r2, [pc, #180]	@ (800a564 <DMA_SetConfig+0x23c>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d022      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	4a2c      	ldr	r2, [pc, #176]	@ (800a568 <DMA_SetConfig+0x240>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d01d      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a2a      	ldr	r2, [pc, #168]	@ (800a56c <DMA_SetConfig+0x244>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d018      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4a29      	ldr	r2, [pc, #164]	@ (800a570 <DMA_SetConfig+0x248>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d013      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	4a27      	ldr	r2, [pc, #156]	@ (800a574 <DMA_SetConfig+0x24c>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d00e      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a26      	ldr	r2, [pc, #152]	@ (800a578 <DMA_SetConfig+0x250>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d009      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	4a24      	ldr	r2, [pc, #144]	@ (800a57c <DMA_SetConfig+0x254>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d004      	beq.n	800a4f8 <DMA_SetConfig+0x1d0>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a23      	ldr	r2, [pc, #140]	@ (800a580 <DMA_SetConfig+0x258>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d101      	bne.n	800a4fc <DMA_SetConfig+0x1d4>
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	e000      	b.n	800a4fe <DMA_SetConfig+0x1d6>
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d059      	beq.n	800a5b6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a506:	f003 031f 	and.w	r3, r3, #31
 800a50a:	223f      	movs	r2, #63	@ 0x3f
 800a50c:	409a      	lsls	r2, r3
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	681a      	ldr	r2, [r3, #0]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a520:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	683a      	ldr	r2, [r7, #0]
 800a528:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	689b      	ldr	r3, [r3, #8]
 800a52e:	2b40      	cmp	r3, #64	@ 0x40
 800a530:	d138      	bne.n	800a5a4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68ba      	ldr	r2, [r7, #8]
 800a540:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a542:	e086      	b.n	800a652 <DMA_SetConfig+0x32a>
 800a544:	40020010 	.word	0x40020010
 800a548:	40020028 	.word	0x40020028
 800a54c:	40020040 	.word	0x40020040
 800a550:	40020058 	.word	0x40020058
 800a554:	40020070 	.word	0x40020070
 800a558:	40020088 	.word	0x40020088
 800a55c:	400200a0 	.word	0x400200a0
 800a560:	400200b8 	.word	0x400200b8
 800a564:	40020410 	.word	0x40020410
 800a568:	40020428 	.word	0x40020428
 800a56c:	40020440 	.word	0x40020440
 800a570:	40020458 	.word	0x40020458
 800a574:	40020470 	.word	0x40020470
 800a578:	40020488 	.word	0x40020488
 800a57c:	400204a0 	.word	0x400204a0
 800a580:	400204b8 	.word	0x400204b8
 800a584:	58025408 	.word	0x58025408
 800a588:	5802541c 	.word	0x5802541c
 800a58c:	58025430 	.word	0x58025430
 800a590:	58025444 	.word	0x58025444
 800a594:	58025458 	.word	0x58025458
 800a598:	5802546c 	.word	0x5802546c
 800a59c:	58025480 	.word	0x58025480
 800a5a0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	68ba      	ldr	r2, [r7, #8]
 800a5aa:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	60da      	str	r2, [r3, #12]
}
 800a5b4:	e04d      	b.n	800a652 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a29      	ldr	r2, [pc, #164]	@ (800a660 <DMA_SetConfig+0x338>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d022      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	4a27      	ldr	r2, [pc, #156]	@ (800a664 <DMA_SetConfig+0x33c>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d01d      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4a26      	ldr	r2, [pc, #152]	@ (800a668 <DMA_SetConfig+0x340>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d018      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	4a24      	ldr	r2, [pc, #144]	@ (800a66c <DMA_SetConfig+0x344>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d013      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	4a23      	ldr	r2, [pc, #140]	@ (800a670 <DMA_SetConfig+0x348>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d00e      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a21      	ldr	r2, [pc, #132]	@ (800a674 <DMA_SetConfig+0x34c>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d009      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a20      	ldr	r2, [pc, #128]	@ (800a678 <DMA_SetConfig+0x350>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d004      	beq.n	800a606 <DMA_SetConfig+0x2de>
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a1e      	ldr	r2, [pc, #120]	@ (800a67c <DMA_SetConfig+0x354>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d101      	bne.n	800a60a <DMA_SetConfig+0x2e2>
 800a606:	2301      	movs	r3, #1
 800a608:	e000      	b.n	800a60c <DMA_SetConfig+0x2e4>
 800a60a:	2300      	movs	r3, #0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d020      	beq.n	800a652 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a614:	f003 031f 	and.w	r3, r3, #31
 800a618:	2201      	movs	r2, #1
 800a61a:	409a      	lsls	r2, r3
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	683a      	ldr	r2, [r7, #0]
 800a626:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	2b40      	cmp	r3, #64	@ 0x40
 800a62e:	d108      	bne.n	800a642 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68ba      	ldr	r2, [r7, #8]
 800a63e:	60da      	str	r2, [r3, #12]
}
 800a640:	e007      	b.n	800a652 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68ba      	ldr	r2, [r7, #8]
 800a648:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	60da      	str	r2, [r3, #12]
}
 800a652:	bf00      	nop
 800a654:	371c      	adds	r7, #28
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	58025408 	.word	0x58025408
 800a664:	5802541c 	.word	0x5802541c
 800a668:	58025430 	.word	0x58025430
 800a66c:	58025444 	.word	0x58025444
 800a670:	58025458 	.word	0x58025458
 800a674:	5802546c 	.word	0x5802546c
 800a678:	58025480 	.word	0x58025480
 800a67c:	58025494 	.word	0x58025494

0800a680 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a42      	ldr	r2, [pc, #264]	@ (800a798 <DMA_CalcBaseAndBitshift+0x118>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d04a      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a41      	ldr	r2, [pc, #260]	@ (800a79c <DMA_CalcBaseAndBitshift+0x11c>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d045      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a3f      	ldr	r2, [pc, #252]	@ (800a7a0 <DMA_CalcBaseAndBitshift+0x120>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d040      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a3e      	ldr	r2, [pc, #248]	@ (800a7a4 <DMA_CalcBaseAndBitshift+0x124>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d03b      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a3c      	ldr	r2, [pc, #240]	@ (800a7a8 <DMA_CalcBaseAndBitshift+0x128>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d036      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	4a3b      	ldr	r2, [pc, #236]	@ (800a7ac <DMA_CalcBaseAndBitshift+0x12c>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d031      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a39      	ldr	r2, [pc, #228]	@ (800a7b0 <DMA_CalcBaseAndBitshift+0x130>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d02c      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4a38      	ldr	r2, [pc, #224]	@ (800a7b4 <DMA_CalcBaseAndBitshift+0x134>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d027      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	4a36      	ldr	r2, [pc, #216]	@ (800a7b8 <DMA_CalcBaseAndBitshift+0x138>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d022      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a35      	ldr	r2, [pc, #212]	@ (800a7bc <DMA_CalcBaseAndBitshift+0x13c>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d01d      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a33      	ldr	r2, [pc, #204]	@ (800a7c0 <DMA_CalcBaseAndBitshift+0x140>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d018      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a32      	ldr	r2, [pc, #200]	@ (800a7c4 <DMA_CalcBaseAndBitshift+0x144>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d013      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a30      	ldr	r2, [pc, #192]	@ (800a7c8 <DMA_CalcBaseAndBitshift+0x148>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d00e      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a2f      	ldr	r2, [pc, #188]	@ (800a7cc <DMA_CalcBaseAndBitshift+0x14c>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d009      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a2d      	ldr	r2, [pc, #180]	@ (800a7d0 <DMA_CalcBaseAndBitshift+0x150>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d004      	beq.n	800a728 <DMA_CalcBaseAndBitshift+0xa8>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a2c      	ldr	r2, [pc, #176]	@ (800a7d4 <DMA_CalcBaseAndBitshift+0x154>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d101      	bne.n	800a72c <DMA_CalcBaseAndBitshift+0xac>
 800a728:	2301      	movs	r3, #1
 800a72a:	e000      	b.n	800a72e <DMA_CalcBaseAndBitshift+0xae>
 800a72c:	2300      	movs	r3, #0
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d024      	beq.n	800a77c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	b2db      	uxtb	r3, r3
 800a738:	3b10      	subs	r3, #16
 800a73a:	4a27      	ldr	r2, [pc, #156]	@ (800a7d8 <DMA_CalcBaseAndBitshift+0x158>)
 800a73c:	fba2 2303 	umull	r2, r3, r2, r3
 800a740:	091b      	lsrs	r3, r3, #4
 800a742:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f003 0307 	and.w	r3, r3, #7
 800a74a:	4a24      	ldr	r2, [pc, #144]	@ (800a7dc <DMA_CalcBaseAndBitshift+0x15c>)
 800a74c:	5cd3      	ldrb	r3, [r2, r3]
 800a74e:	461a      	mov	r2, r3
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2b03      	cmp	r3, #3
 800a758:	d908      	bls.n	800a76c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	461a      	mov	r2, r3
 800a760:	4b1f      	ldr	r3, [pc, #124]	@ (800a7e0 <DMA_CalcBaseAndBitshift+0x160>)
 800a762:	4013      	ands	r3, r2
 800a764:	1d1a      	adds	r2, r3, #4
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	659a      	str	r2, [r3, #88]	@ 0x58
 800a76a:	e00d      	b.n	800a788 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	461a      	mov	r2, r3
 800a772:	4b1b      	ldr	r3, [pc, #108]	@ (800a7e0 <DMA_CalcBaseAndBitshift+0x160>)
 800a774:	4013      	ands	r3, r2
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	6593      	str	r3, [r2, #88]	@ 0x58
 800a77a:	e005      	b.n	800a788 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr
 800a798:	40020010 	.word	0x40020010
 800a79c:	40020028 	.word	0x40020028
 800a7a0:	40020040 	.word	0x40020040
 800a7a4:	40020058 	.word	0x40020058
 800a7a8:	40020070 	.word	0x40020070
 800a7ac:	40020088 	.word	0x40020088
 800a7b0:	400200a0 	.word	0x400200a0
 800a7b4:	400200b8 	.word	0x400200b8
 800a7b8:	40020410 	.word	0x40020410
 800a7bc:	40020428 	.word	0x40020428
 800a7c0:	40020440 	.word	0x40020440
 800a7c4:	40020458 	.word	0x40020458
 800a7c8:	40020470 	.word	0x40020470
 800a7cc:	40020488 	.word	0x40020488
 800a7d0:	400204a0 	.word	0x400204a0
 800a7d4:	400204b8 	.word	0x400204b8
 800a7d8:	aaaaaaab 	.word	0xaaaaaaab
 800a7dc:	0801f3f0 	.word	0x0801f3f0
 800a7e0:	fffffc00 	.word	0xfffffc00

0800a7e4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b085      	sub	sp, #20
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	699b      	ldr	r3, [r3, #24]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d120      	bne.n	800a83a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7fc:	2b03      	cmp	r3, #3
 800a7fe:	d858      	bhi.n	800a8b2 <DMA_CheckFifoParam+0xce>
 800a800:	a201      	add	r2, pc, #4	@ (adr r2, 800a808 <DMA_CheckFifoParam+0x24>)
 800a802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a806:	bf00      	nop
 800a808:	0800a819 	.word	0x0800a819
 800a80c:	0800a82b 	.word	0x0800a82b
 800a810:	0800a819 	.word	0x0800a819
 800a814:	0800a8b3 	.word	0x0800a8b3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a81c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a820:	2b00      	cmp	r3, #0
 800a822:	d048      	beq.n	800a8b6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a824:	2301      	movs	r3, #1
 800a826:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a828:	e045      	b.n	800a8b6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a82e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a832:	d142      	bne.n	800a8ba <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a834:	2301      	movs	r3, #1
 800a836:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a838:	e03f      	b.n	800a8ba <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	699b      	ldr	r3, [r3, #24]
 800a83e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a842:	d123      	bne.n	800a88c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a848:	2b03      	cmp	r3, #3
 800a84a:	d838      	bhi.n	800a8be <DMA_CheckFifoParam+0xda>
 800a84c:	a201      	add	r2, pc, #4	@ (adr r2, 800a854 <DMA_CheckFifoParam+0x70>)
 800a84e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a852:	bf00      	nop
 800a854:	0800a865 	.word	0x0800a865
 800a858:	0800a86b 	.word	0x0800a86b
 800a85c:	0800a865 	.word	0x0800a865
 800a860:	0800a87d 	.word	0x0800a87d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a864:	2301      	movs	r3, #1
 800a866:	73fb      	strb	r3, [r7, #15]
        break;
 800a868:	e030      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a872:	2b00      	cmp	r3, #0
 800a874:	d025      	beq.n	800a8c2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a87a:	e022      	b.n	800a8c2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a880:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a884:	d11f      	bne.n	800a8c6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a886:	2301      	movs	r3, #1
 800a888:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a88a:	e01c      	b.n	800a8c6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a890:	2b02      	cmp	r3, #2
 800a892:	d902      	bls.n	800a89a <DMA_CheckFifoParam+0xb6>
 800a894:	2b03      	cmp	r3, #3
 800a896:	d003      	beq.n	800a8a0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a898:	e018      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	73fb      	strb	r3, [r7, #15]
        break;
 800a89e:	e015      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d00e      	beq.n	800a8ca <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	73fb      	strb	r3, [r7, #15]
    break;
 800a8b0:	e00b      	b.n	800a8ca <DMA_CheckFifoParam+0xe6>
        break;
 800a8b2:	bf00      	nop
 800a8b4:	e00a      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        break;
 800a8b6:	bf00      	nop
 800a8b8:	e008      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        break;
 800a8ba:	bf00      	nop
 800a8bc:	e006      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        break;
 800a8be:	bf00      	nop
 800a8c0:	e004      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        break;
 800a8c2:	bf00      	nop
 800a8c4:	e002      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
        break;
 800a8c6:	bf00      	nop
 800a8c8:	e000      	b.n	800a8cc <DMA_CheckFifoParam+0xe8>
    break;
 800a8ca:	bf00      	nop
    }
  }

  return status;
 800a8cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3714      	adds	r7, #20
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr
 800a8da:	bf00      	nop

0800a8dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4a38      	ldr	r2, [pc, #224]	@ (800a9d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d022      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	4a36      	ldr	r2, [pc, #216]	@ (800a9d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d01d      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	4a35      	ldr	r2, [pc, #212]	@ (800a9d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d018      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a33      	ldr	r2, [pc, #204]	@ (800a9dc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d013      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4a32      	ldr	r2, [pc, #200]	@ (800a9e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a918:	4293      	cmp	r3, r2
 800a91a:	d00e      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4a30      	ldr	r2, [pc, #192]	@ (800a9e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d009      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a2f      	ldr	r2, [pc, #188]	@ (800a9e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d004      	beq.n	800a93a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a2d      	ldr	r2, [pc, #180]	@ (800a9ec <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d101      	bne.n	800a93e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a93a:	2301      	movs	r3, #1
 800a93c:	e000      	b.n	800a940 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a93e:	2300      	movs	r3, #0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d01a      	beq.n	800a97a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	3b08      	subs	r3, #8
 800a94c:	4a28      	ldr	r2, [pc, #160]	@ (800a9f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a94e:	fba2 2303 	umull	r2, r3, r2, r3
 800a952:	091b      	lsrs	r3, r3, #4
 800a954:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a956:	68fa      	ldr	r2, [r7, #12]
 800a958:	4b26      	ldr	r3, [pc, #152]	@ (800a9f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a95a:	4413      	add	r3, r2
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	461a      	mov	r2, r3
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4a24      	ldr	r2, [pc, #144]	@ (800a9f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a968:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	f003 031f 	and.w	r3, r3, #31
 800a970:	2201      	movs	r2, #1
 800a972:	409a      	lsls	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a978:	e024      	b.n	800a9c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	3b10      	subs	r3, #16
 800a982:	4a1e      	ldr	r2, [pc, #120]	@ (800a9fc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a984:	fba2 2303 	umull	r2, r3, r2, r3
 800a988:	091b      	lsrs	r3, r3, #4
 800a98a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	4a1c      	ldr	r2, [pc, #112]	@ (800aa00 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d806      	bhi.n	800a9a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	4a1b      	ldr	r2, [pc, #108]	@ (800aa04 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a998:	4293      	cmp	r3, r2
 800a99a:	d902      	bls.n	800a9a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	3308      	adds	r3, #8
 800a9a0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a9a2:	68fa      	ldr	r2, [r7, #12]
 800a9a4:	4b18      	ldr	r3, [pc, #96]	@ (800aa08 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a9a6:	4413      	add	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	4a16      	ldr	r2, [pc, #88]	@ (800aa0c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a9b4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f003 031f 	and.w	r3, r3, #31
 800a9bc:	2201      	movs	r2, #1
 800a9be:	409a      	lsls	r2, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a9c4:	bf00      	nop
 800a9c6:	3714      	adds	r7, #20
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr
 800a9d0:	58025408 	.word	0x58025408
 800a9d4:	5802541c 	.word	0x5802541c
 800a9d8:	58025430 	.word	0x58025430
 800a9dc:	58025444 	.word	0x58025444
 800a9e0:	58025458 	.word	0x58025458
 800a9e4:	5802546c 	.word	0x5802546c
 800a9e8:	58025480 	.word	0x58025480
 800a9ec:	58025494 	.word	0x58025494
 800a9f0:	cccccccd 	.word	0xcccccccd
 800a9f4:	16009600 	.word	0x16009600
 800a9f8:	58025880 	.word	0x58025880
 800a9fc:	aaaaaaab 	.word	0xaaaaaaab
 800aa00:	400204b8 	.word	0x400204b8
 800aa04:	4002040f 	.word	0x4002040f
 800aa08:	10008200 	.word	0x10008200
 800aa0c:	40020880 	.word	0x40020880

0800aa10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b085      	sub	sp, #20
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	b2db      	uxtb	r3, r3
 800aa1e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d04a      	beq.n	800aabc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2b08      	cmp	r3, #8
 800aa2a:	d847      	bhi.n	800aabc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a25      	ldr	r2, [pc, #148]	@ (800aac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d022      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4a24      	ldr	r2, [pc, #144]	@ (800aacc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d01d      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a22      	ldr	r2, [pc, #136]	@ (800aad0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d018      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a21      	ldr	r2, [pc, #132]	@ (800aad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d013      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4a1f      	ldr	r2, [pc, #124]	@ (800aad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d00e      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4a1e      	ldr	r2, [pc, #120]	@ (800aadc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d009      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a1c      	ldr	r2, [pc, #112]	@ (800aae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d004      	beq.n	800aa7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4a1b      	ldr	r2, [pc, #108]	@ (800aae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d101      	bne.n	800aa80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	e000      	b.n	800aa82 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800aa80:	2300      	movs	r3, #0
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00a      	beq.n	800aa9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800aa86:	68fa      	ldr	r2, [r7, #12]
 800aa88:	4b17      	ldr	r3, [pc, #92]	@ (800aae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800aa8a:	4413      	add	r3, r2
 800aa8c:	009b      	lsls	r3, r3, #2
 800aa8e:	461a      	mov	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	4a15      	ldr	r2, [pc, #84]	@ (800aaec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800aa98:	671a      	str	r2, [r3, #112]	@ 0x70
 800aa9a:	e009      	b.n	800aab0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	4b14      	ldr	r3, [pc, #80]	@ (800aaf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800aaa0:	4413      	add	r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	4a11      	ldr	r2, [pc, #68]	@ (800aaf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800aaae:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	3b01      	subs	r3, #1
 800aab4:	2201      	movs	r2, #1
 800aab6:	409a      	lsls	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800aabc:	bf00      	nop
 800aabe:	3714      	adds	r7, #20
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr
 800aac8:	58025408 	.word	0x58025408
 800aacc:	5802541c 	.word	0x5802541c
 800aad0:	58025430 	.word	0x58025430
 800aad4:	58025444 	.word	0x58025444
 800aad8:	58025458 	.word	0x58025458
 800aadc:	5802546c 	.word	0x5802546c
 800aae0:	58025480 	.word	0x58025480
 800aae4:	58025494 	.word	0x58025494
 800aae8:	1600963f 	.word	0x1600963f
 800aaec:	58025940 	.word	0x58025940
 800aaf0:	1000823f 	.word	0x1000823f
 800aaf4:	40020940 	.word	0x40020940

0800aaf8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b098      	sub	sp, #96	@ 0x60
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800ab00:	4a84      	ldr	r2, [pc, #528]	@ (800ad14 <HAL_FDCAN_Init+0x21c>)
 800ab02:	f107 030c 	add.w	r3, r7, #12
 800ab06:	4611      	mov	r1, r2
 800ab08:	224c      	movs	r2, #76	@ 0x4c
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f010 f9d1 	bl	801aeb2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d101      	bne.n	800ab1a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800ab16:	2301      	movs	r3, #1
 800ab18:	e1c6      	b.n	800aea8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4a7e      	ldr	r2, [pc, #504]	@ (800ad18 <HAL_FDCAN_Init+0x220>)
 800ab20:	4293      	cmp	r3, r2
 800ab22:	d106      	bne.n	800ab32 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ab2c:	461a      	mov	r2, r3
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d106      	bne.n	800ab4c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2200      	movs	r2, #0
 800ab42:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f7f7 fb6c 	bl	8002224 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	699a      	ldr	r2, [r3, #24]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f022 0210 	bic.w	r2, r2, #16
 800ab5a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ab5c:	f7fa ffa6 	bl	8005aac <HAL_GetTick>
 800ab60:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab62:	e014      	b.n	800ab8e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ab64:	f7fa ffa2 	bl	8005aac <HAL_GetTick>
 800ab68:	4602      	mov	r2, r0
 800ab6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab6c:	1ad3      	subs	r3, r2, r3
 800ab6e:	2b0a      	cmp	r3, #10
 800ab70:	d90d      	bls.n	800ab8e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab78:	f043 0201 	orr.w	r2, r3, #1
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2203      	movs	r2, #3
 800ab86:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	e18c      	b.n	800aea8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	699b      	ldr	r3, [r3, #24]
 800ab94:	f003 0308 	and.w	r3, r3, #8
 800ab98:	2b08      	cmp	r3, #8
 800ab9a:	d0e3      	beq.n	800ab64 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	699a      	ldr	r2, [r3, #24]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f042 0201 	orr.w	r2, r2, #1
 800abaa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800abac:	f7fa ff7e 	bl	8005aac <HAL_GetTick>
 800abb0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800abb2:	e014      	b.n	800abde <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800abb4:	f7fa ff7a 	bl	8005aac <HAL_GetTick>
 800abb8:	4602      	mov	r2, r0
 800abba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800abbc:	1ad3      	subs	r3, r2, r3
 800abbe:	2b0a      	cmp	r3, #10
 800abc0:	d90d      	bls.n	800abde <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800abc8:	f043 0201 	orr.w	r2, r3, #1
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2203      	movs	r2, #3
 800abd6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800abda:	2301      	movs	r3, #1
 800abdc:	e164      	b.n	800aea8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	699b      	ldr	r3, [r3, #24]
 800abe4:	f003 0301 	and.w	r3, r3, #1
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d0e3      	beq.n	800abb4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	699a      	ldr	r2, [r3, #24]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f042 0202 	orr.w	r2, r2, #2
 800abfa:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	7c1b      	ldrb	r3, [r3, #16]
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d108      	bne.n	800ac16 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	699a      	ldr	r2, [r3, #24]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac12:	619a      	str	r2, [r3, #24]
 800ac14:	e007      	b.n	800ac26 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	699a      	ldr	r2, [r3, #24]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ac24:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	7c5b      	ldrb	r3, [r3, #17]
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d108      	bne.n	800ac40 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	699a      	ldr	r2, [r3, #24]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac3c:	619a      	str	r2, [r3, #24]
 800ac3e:	e007      	b.n	800ac50 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	699a      	ldr	r2, [r3, #24]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac4e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	7c9b      	ldrb	r3, [r3, #18]
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d108      	bne.n	800ac6a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	699a      	ldr	r2, [r3, #24]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ac66:	619a      	str	r2, [r3, #24]
 800ac68:	e007      	b.n	800ac7a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	699a      	ldr	r2, [r3, #24]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ac78:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	699b      	ldr	r3, [r3, #24]
 800ac80:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	689a      	ldr	r2, [r3, #8]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	430a      	orrs	r2, r1
 800ac8e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	699a      	ldr	r2, [r3, #24]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800ac9e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	691a      	ldr	r2, [r3, #16]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f022 0210 	bic.w	r2, r2, #16
 800acae:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	2b01      	cmp	r3, #1
 800acb6:	d108      	bne.n	800acca <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	699a      	ldr	r2, [r3, #24]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f042 0204 	orr.w	r2, r2, #4
 800acc6:	619a      	str	r2, [r3, #24]
 800acc8:	e030      	b.n	800ad2c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	68db      	ldr	r3, [r3, #12]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d02c      	beq.n	800ad2c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	68db      	ldr	r3, [r3, #12]
 800acd6:	2b02      	cmp	r3, #2
 800acd8:	d020      	beq.n	800ad1c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	699a      	ldr	r2, [r3, #24]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ace8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	691a      	ldr	r2, [r3, #16]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f042 0210 	orr.w	r2, r2, #16
 800acf8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	68db      	ldr	r3, [r3, #12]
 800acfe:	2b03      	cmp	r3, #3
 800ad00:	d114      	bne.n	800ad2c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	699a      	ldr	r2, [r3, #24]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f042 0220 	orr.w	r2, r2, #32
 800ad10:	619a      	str	r2, [r3, #24]
 800ad12:	e00b      	b.n	800ad2c <HAL_FDCAN_Init+0x234>
 800ad14:	0801f118 	.word	0x0801f118
 800ad18:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	699a      	ldr	r2, [r3, #24]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f042 0220 	orr.w	r2, r2, #32
 800ad2a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	699b      	ldr	r3, [r3, #24]
 800ad30:	3b01      	subs	r3, #1
 800ad32:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	69db      	ldr	r3, [r3, #28]
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad3c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6a1b      	ldr	r3, [r3, #32]
 800ad42:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad44:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	695b      	ldr	r3, [r3, #20]
 800ad4c:	3b01      	subs	r3, #1
 800ad4e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad54:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad56:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad60:	d115      	bne.n	800ad8e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad66:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad6c:	3b01      	subs	r3, #1
 800ad6e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad70:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad76:	3b01      	subs	r3, #1
 800ad78:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad7a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad82:	3b01      	subs	r3, #1
 800ad84:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad8a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad8c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d00a      	beq.n	800adac <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	430a      	orrs	r2, r1
 800ada8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adb4:	4413      	add	r3, r2
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d011      	beq.n	800adde <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800adc2:	f023 0107 	bic.w	r1, r3, #7
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	3360      	adds	r3, #96	@ 0x60
 800adce:	443b      	add	r3, r7
 800add0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	430a      	orrs	r2, r1
 800adda:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d011      	beq.n	800ae0a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800adee:	f023 0107 	bic.w	r1, r3, #7
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	3360      	adds	r3, #96	@ 0x60
 800adfa:	443b      	add	r3, r7
 800adfc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	430a      	orrs	r2, r1
 800ae06:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d012      	beq.n	800ae38 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae1a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae22:	009b      	lsls	r3, r3, #2
 800ae24:	3360      	adds	r3, #96	@ 0x60
 800ae26:	443b      	add	r3, r7
 800ae28:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800ae2c:	011a      	lsls	r2, r3, #4
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	430a      	orrs	r2, r1
 800ae34:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d012      	beq.n	800ae66 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae48:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae50:	009b      	lsls	r3, r3, #2
 800ae52:	3360      	adds	r3, #96	@ 0x60
 800ae54:	443b      	add	r3, r7
 800ae56:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800ae5a:	021a      	lsls	r2, r3, #8
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	430a      	orrs	r2, r1
 800ae62:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a11      	ldr	r2, [pc, #68]	@ (800aeb0 <HAL_FDCAN_Init+0x3b8>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d107      	bne.n	800ae80 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	689a      	ldr	r2, [r3, #8]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	f022 0203 	bic.w	r2, r2, #3
 800ae7e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2200      	movs	r2, #0
 800ae84:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2201      	movs	r2, #1
 800ae94:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 fdc9 	bl	800ba30 <FDCAN_CalcultateRamBlockAddresses>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800aea4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3760      	adds	r7, #96	@ 0x60
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	4000a000 	.word	0x4000a000

0800aeb4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b087      	sub	sp, #28
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800aec4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800aec6:	7bfb      	ldrb	r3, [r7, #15]
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d002      	beq.n	800aed2 <HAL_FDCAN_ConfigFilter+0x1e>
 800aecc:	7bfb      	ldrb	r3, [r7, #15]
 800aece:	2b02      	cmp	r3, #2
 800aed0:	d157      	bne.n	800af82 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d12b      	bne.n	800af32 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	68db      	ldr	r3, [r3, #12]
 800aede:	2b07      	cmp	r3, #7
 800aee0:	d10d      	bne.n	800aefe <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	69db      	ldr	r3, [r3, #28]
 800aeec:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800aeee:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800aef4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800aef6:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800aefa:	617b      	str	r3, [r7, #20]
 800aefc:	e00e      	b.n	800af1c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	68db      	ldr	r3, [r3, #12]
 800af08:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800af0a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	691b      	ldr	r3, [r3, #16]
 800af10:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800af12:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800af18:	4313      	orrs	r3, r2
 800af1a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	4413      	add	r3, r2
 800af28:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	697a      	ldr	r2, [r7, #20]
 800af2e:	601a      	str	r2, [r3, #0]
 800af30:	e025      	b.n	800af7e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	68db      	ldr	r3, [r3, #12]
 800af36:	075a      	lsls	r2, r3, #29
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	691b      	ldr	r3, [r3, #16]
 800af3c:	4313      	orrs	r3, r2
 800af3e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	2b07      	cmp	r3, #7
 800af46:	d103      	bne.n	800af50 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	699b      	ldr	r3, [r3, #24]
 800af4c:	613b      	str	r3, [r7, #16]
 800af4e:	e006      	b.n	800af5e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	079a      	lsls	r2, r3, #30
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	695b      	ldr	r3, [r3, #20]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	00db      	lsls	r3, r3, #3
 800af68:	4413      	add	r3, r2
 800af6a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	697a      	ldr	r2, [r7, #20]
 800af70:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	3304      	adds	r3, #4
 800af76:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	693a      	ldr	r2, [r7, #16]
 800af7c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800af7e:	2300      	movs	r3, #0
 800af80:	e008      	b.n	800af94 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800af88:	f043 0202 	orr.w	r2, r3, #2
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800af92:	2301      	movs	r3, #1
  }
}
 800af94:	4618      	mov	r0, r3
 800af96:	371c      	adds	r7, #28
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr

0800afa0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b085      	sub	sp, #20
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	60f8      	str	r0, [r7, #12]
 800afa8:	60b9      	str	r1, [r7, #8]
 800afaa:	607a      	str	r2, [r7, #4]
 800afac:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800afb4:	b2db      	uxtb	r3, r3
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d110      	bne.n	800afdc <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800afc2:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800afc8:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800afd0:	69ba      	ldr	r2, [r7, #24]
 800afd2:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800afd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800afd8:	2300      	movs	r3, #0
 800afda:	e008      	b.n	800afee <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800afe2:	f043 0204 	orr.w	r2, r3, #4
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800afec:	2301      	movs	r3, #1
  }
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3714      	adds	r7, #20
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr

0800affa <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800affa:	b480      	push	{r7}
 800affc:	b083      	sub	sp, #12
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d111      	bne.n	800b032 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2202      	movs	r2, #2
 800b012:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	699a      	ldr	r2, [r3, #24]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f022 0201 	bic.w	r2, r2, #1
 800b024:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2200      	movs	r2, #0
 800b02a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800b02e:	2300      	movs	r3, #0
 800b030:	e008      	b.n	800b044 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b038:	f043 0204 	orr.w	r2, r3, #4
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b042:	2301      	movs	r3, #1
  }
}
 800b044:	4618      	mov	r0, r3
 800b046:	370c      	adds	r7, #12
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b050:	b480      	push	{r7}
 800b052:	b08b      	sub	sp, #44	@ 0x2c
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
 800b05c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800b05e:	2300      	movs	r3, #0
 800b060:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b068:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800b06a:	7efb      	ldrb	r3, [r7, #27]
 800b06c:	2b02      	cmp	r3, #2
 800b06e:	f040 8149 	bne.w	800b304 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	2b40      	cmp	r3, #64	@ 0x40
 800b076:	d14c      	bne.n	800b112 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b080:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d109      	bne.n	800b09c <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b08e:	f043 0220 	orr.w	r2, r3, #32
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	e13c      	b.n	800b316 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b0a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d109      	bne.n	800b0c0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b0b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	e12a      	b.n	800b316 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b0c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b0cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b0d0:	d10a      	bne.n	800b0e8 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b0da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0e2:	d101      	bne.n	800b0e8 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b0f0:	0a1b      	lsrs	r3, r3, #8
 800b0f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b0f6:	69fa      	ldr	r2, [r7, #28]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b104:	69f9      	ldr	r1, [r7, #28]
 800b106:	fb01 f303 	mul.w	r3, r1, r3
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	4413      	add	r3, r2
 800b10e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b110:	e068      	b.n	800b1e4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	2b41      	cmp	r3, #65	@ 0x41
 800b116:	d14c      	bne.n	800b1b2 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b120:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b124:	2b00      	cmp	r3, #0
 800b126:	d109      	bne.n	800b13c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b12e:	f043 0220 	orr.w	r2, r3, #32
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b138:	2301      	movs	r3, #1
 800b13a:	e0ec      	b.n	800b316 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b144:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d109      	bne.n	800b160 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b152:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	e0da      	b.n	800b316 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b168:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b16c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b170:	d10a      	bne.n	800b188 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b17a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b17e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b182:	d101      	bne.n	800b188 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b184:	2301      	movs	r3, #1
 800b186:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b190:	0a1b      	lsrs	r3, r3, #8
 800b192:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b196:	69fa      	ldr	r2, [r7, #28]
 800b198:	4413      	add	r3, r2
 800b19a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1a4:	69f9      	ldr	r1, [r7, #28]
 800b1a6:	fb01 f303 	mul.w	r3, r1, r3
 800b1aa:	009b      	lsls	r3, r3, #2
 800b1ac:	4413      	add	r3, r2
 800b1ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1b0:	e018      	b.n	800b1e4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1b6:	68ba      	ldr	r2, [r7, #8]
 800b1b8:	429a      	cmp	r2, r3
 800b1ba:	d309      	bcc.n	800b1d0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1c2:	f043 0220 	orr.w	r2, r3, #32
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	e0a2      	b.n	800b316 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1d8:	68b9      	ldr	r1, [r7, #8]
 800b1da:	fb01 f303 	mul.w	r3, r1, r3
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	4413      	add	r3, r2
 800b1e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d107      	bne.n	800b208 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	0c9b      	lsrs	r3, r3, #18
 800b1fe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	601a      	str	r2, [r3, #0]
 800b206:	e005      	b.n	800b214 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b22e:	3304      	adds	r3, #4
 800b230:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	b29a      	uxth	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800b23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	0c1b      	lsrs	r3, r3, #16
 800b242:	f003 020f 	and.w	r2, r3, #15
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	0e1b      	lsrs	r3, r3, #24
 800b268:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	0fda      	lsrs	r2, r3, #31
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b27c:	3304      	adds	r3, #4
 800b27e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b282:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b284:	2300      	movs	r3, #0
 800b286:	623b      	str	r3, [r7, #32]
 800b288:	e00a      	b.n	800b2a0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b28a:	697a      	ldr	r2, [r7, #20]
 800b28c:	6a3b      	ldr	r3, [r7, #32]
 800b28e:	441a      	add	r2, r3
 800b290:	6839      	ldr	r1, [r7, #0]
 800b292:	6a3b      	ldr	r3, [r7, #32]
 800b294:	440b      	add	r3, r1
 800b296:	7812      	ldrb	r2, [r2, #0]
 800b298:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b29a:	6a3b      	ldr	r3, [r7, #32]
 800b29c:	3301      	adds	r3, #1
 800b29e:	623b      	str	r3, [r7, #32]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	68db      	ldr	r3, [r3, #12]
 800b2a4:	4a1f      	ldr	r2, [pc, #124]	@ (800b324 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800b2a6:	5cd3      	ldrb	r3, [r2, r3]
 800b2a8:	461a      	mov	r2, r3
 800b2aa:	6a3b      	ldr	r3, [r7, #32]
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d3ec      	bcc.n	800b28a <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	2b40      	cmp	r3, #64	@ 0x40
 800b2b4:	d105      	bne.n	800b2c2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	69fa      	ldr	r2, [r7, #28]
 800b2bc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800b2c0:	e01e      	b.n	800b300 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	2b41      	cmp	r3, #65	@ 0x41
 800b2c6:	d105      	bne.n	800b2d4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	69fa      	ldr	r2, [r7, #28]
 800b2ce:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800b2d2:	e015      	b.n	800b300 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	2b1f      	cmp	r3, #31
 800b2d8:	d808      	bhi.n	800b2ec <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2101      	movs	r1, #1
 800b2e0:	68ba      	ldr	r2, [r7, #8]
 800b2e2:	fa01 f202 	lsl.w	r2, r1, r2
 800b2e6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b2ea:	e009      	b.n	800b300 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	f003 021f 	and.w	r2, r3, #31
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2101      	movs	r1, #1
 800b2f8:	fa01 f202 	lsl.w	r2, r1, r2
 800b2fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800b300:	2300      	movs	r3, #0
 800b302:	e008      	b.n	800b316 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b30a:	f043 0208 	orr.w	r2, r3, #8
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b314:	2301      	movs	r3, #1
  }
}
 800b316:	4618      	mov	r0, r3
 800b318:	372c      	adds	r7, #44	@ 0x2c
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	0801f3f8 	.word	0x0801f3f8

0800b328 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800b328:	b480      	push	{r7}
 800b32a:	b087      	sub	sp, #28
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	60b9      	str	r1, [r7, #8]
 800b332:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b33a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b33c:	7dfb      	ldrb	r3, [r7, #23]
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d002      	beq.n	800b348 <HAL_FDCAN_ActivateNotification+0x20>
 800b342:	7dfb      	ldrb	r3, [r7, #23]
 800b344:	2b02      	cmp	r3, #2
 800b346:	d155      	bne.n	800b3f4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	4013      	ands	r3, r2
 800b352:	2b00      	cmp	r3, #0
 800b354:	d108      	bne.n	800b368 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f042 0201 	orr.w	r2, r2, #1
 800b364:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b366:	e014      	b.n	800b392 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	4013      	ands	r3, r2
 800b372:	68ba      	ldr	r2, [r7, #8]
 800b374:	429a      	cmp	r2, r3
 800b376:	d108      	bne.n	800b38a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f042 0202 	orr.w	r2, r2, #2
 800b386:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b388:	e003      	b.n	800b392 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	2203      	movs	r2, #3
 800b390:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d009      	beq.n	800b3b0 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	430a      	orrs	r2, r1
 800b3ac:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d009      	beq.n	800b3ce <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	430a      	orrs	r2, r1
 800b3ca:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b3d4:	68ba      	ldr	r2, [r7, #8]
 800b3d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b414 <HAL_FDCAN_ActivateNotification+0xec>)
 800b3d8:	4013      	ands	r3, r2
 800b3da:	68fa      	ldr	r2, [r7, #12]
 800b3dc:	6812      	ldr	r2, [r2, #0]
 800b3de:	430b      	orrs	r3, r1
 800b3e0:	6553      	str	r3, [r2, #84]	@ 0x54
 800b3e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b418 <HAL_FDCAN_ActivateNotification+0xf0>)
 800b3e4:	695a      	ldr	r2, [r3, #20]
 800b3e6:	68bb      	ldr	r3, [r7, #8]
 800b3e8:	0f9b      	lsrs	r3, r3, #30
 800b3ea:	490b      	ldr	r1, [pc, #44]	@ (800b418 <HAL_FDCAN_ActivateNotification+0xf0>)
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	e008      	b.n	800b406 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b3fa:	f043 0202 	orr.w	r2, r3, #2
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b404:	2301      	movs	r3, #1
  }
}
 800b406:	4618      	mov	r0, r3
 800b408:	371c      	adds	r7, #28
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr
 800b412:	bf00      	nop
 800b414:	3fcfffff 	.word	0x3fcfffff
 800b418:	4000a800 	.word	0x4000a800

0800b41c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b096      	sub	sp, #88	@ 0x58
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800b424:	4b9a      	ldr	r3, [pc, #616]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b426:	691b      	ldr	r3, [r3, #16]
 800b428:	079b      	lsls	r3, r3, #30
 800b42a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800b42c:	4b98      	ldr	r3, [pc, #608]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b42e:	695b      	ldr	r3, [r3, #20]
 800b430:	079b      	lsls	r3, r3, #30
 800b432:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b434:	4013      	ands	r3, r2
 800b436:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b43e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b442:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b44a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b44c:	4013      	ands	r3, r2
 800b44e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b456:	f003 030f 	and.w	r3, r3, #15
 800b45a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b462:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b464:	4013      	ands	r3, r2
 800b466:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b46e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b472:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b47a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b47c:	4013      	ands	r3, r2
 800b47e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b486:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800b48a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b494:	4013      	ands	r3, r2
 800b496:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b49e:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800b4a2:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4ac:	4013      	ands	r3, r2
 800b4ae:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800b4c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4c2:	0a1b      	lsrs	r3, r3, #8
 800b4c4:	f003 0301 	and.w	r3, r3, #1
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d010      	beq.n	800b4ee <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800b4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ce:	0a1b      	lsrs	r3, r3, #8
 800b4d0:	f003 0301 	and.w	r3, r3, #1
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d00a      	beq.n	800b4ee <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b4e0:	651a      	str	r2, [r3, #80]	@ 0x50
 800b4e2:	4b6b      	ldr	r3, [pc, #428]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f000 fa54 	bl	800b996 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800b4ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4f0:	0a9b      	lsrs	r3, r3, #10
 800b4f2:	f003 0301 	and.w	r3, r3, #1
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d01d      	beq.n	800b536 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800b4fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4fc:	0a9b      	lsrs	r3, r3, #10
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	2b00      	cmp	r3, #0
 800b504:	d017      	beq.n	800b536 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b50e:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b518:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b51a:	4013      	ands	r3, r2
 800b51c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b526:	651a      	str	r2, [r3, #80]	@ 0x50
 800b528:	4b59      	ldr	r3, [pc, #356]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b52a:	2200      	movs	r2, #0
 800b52c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800b52e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b530:	6878      	ldr	r0, [r7, #4]
 800b532:	f000 fa07 	bl	800b944 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800b536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d00d      	beq.n	800b558 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681a      	ldr	r2, [r3, #0]
 800b540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b542:	4b54      	ldr	r3, [pc, #336]	@ (800b694 <HAL_FDCAN_IRQHandler+0x278>)
 800b544:	400b      	ands	r3, r1
 800b546:	6513      	str	r3, [r2, #80]	@ 0x50
 800b548:	4a51      	ldr	r2, [pc, #324]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b54a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b54c:	0f9b      	lsrs	r3, r3, #30
 800b54e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800b550:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f000 f9c0 	bl	800b8d8 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800b558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d00d      	beq.n	800b57a <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681a      	ldr	r2, [r3, #0]
 800b562:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b564:	4b4b      	ldr	r3, [pc, #300]	@ (800b694 <HAL_FDCAN_IRQHandler+0x278>)
 800b566:	400b      	ands	r3, r1
 800b568:	6513      	str	r3, [r2, #80]	@ 0x50
 800b56a:	4a49      	ldr	r2, [pc, #292]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b56c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b56e:	0f9b      	lsrs	r3, r3, #30
 800b570:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800b572:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 f9ba 	bl	800b8ee <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800b57a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d00d      	beq.n	800b59c <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681a      	ldr	r2, [r3, #0]
 800b584:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b586:	4b43      	ldr	r3, [pc, #268]	@ (800b694 <HAL_FDCAN_IRQHandler+0x278>)
 800b588:	400b      	ands	r3, r1
 800b58a:	6513      	str	r3, [r2, #80]	@ 0x50
 800b58c:	4a40      	ldr	r2, [pc, #256]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b58e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b590:	0f9b      	lsrs	r3, r3, #30
 800b592:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800b594:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f7f7 faf8 	bl	8002b8c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800b59c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d00d      	beq.n	800b5be <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681a      	ldr	r2, [r3, #0]
 800b5a6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b5a8:	4b3a      	ldr	r3, [pc, #232]	@ (800b694 <HAL_FDCAN_IRQHandler+0x278>)
 800b5aa:	400b      	ands	r3, r1
 800b5ac:	6513      	str	r3, [r2, #80]	@ 0x50
 800b5ae:	4a38      	ldr	r2, [pc, #224]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b5b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5b2:	0f9b      	lsrs	r3, r3, #30
 800b5b4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b5b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f000 f9a3 	bl	800b904 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800b5be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5c0:	0adb      	lsrs	r3, r3, #11
 800b5c2:	f003 0301 	and.w	r3, r3, #1
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d010      	beq.n	800b5ec <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800b5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5cc:	0adb      	lsrs	r3, r3, #11
 800b5ce:	f003 0301 	and.w	r3, r3, #1
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d00a      	beq.n	800b5ec <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b5de:	651a      	str	r2, [r3, #80]	@ 0x50
 800b5e0:	4b2b      	ldr	r3, [pc, #172]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f000 f997 	bl	800b91a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800b5ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5ee:	0a5b      	lsrs	r3, r3, #9
 800b5f0:	f003 0301 	and.w	r3, r3, #1
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d01d      	beq.n	800b634 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800b5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5fa:	0a5b      	lsrs	r3, r3, #9
 800b5fc:	f003 0301 	and.w	r3, r3, #1
 800b600:	2b00      	cmp	r3, #0
 800b602:	d017      	beq.n	800b634 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b60c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b618:	4013      	ands	r3, r2
 800b61a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b624:	651a      	str	r2, [r3, #80]	@ 0x50
 800b626:	4b1a      	ldr	r3, [pc, #104]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b628:	2200      	movs	r2, #0
 800b62a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b62c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f000 f97d 	bl	800b92e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b636:	0cdb      	lsrs	r3, r3, #19
 800b638:	f003 0301 	and.w	r3, r3, #1
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d010      	beq.n	800b662 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b642:	0cdb      	lsrs	r3, r3, #19
 800b644:	f003 0301 	and.w	r3, r3, #1
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d00a      	beq.n	800b662 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b654:	651a      	str	r2, [r3, #80]	@ 0x50
 800b656:	4b0e      	ldr	r3, [pc, #56]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b658:	2200      	movs	r2, #0
 800b65a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f000 f97c 	bl	800b95a <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800b662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b664:	0c1b      	lsrs	r3, r3, #16
 800b666:	f003 0301 	and.w	r3, r3, #1
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d016      	beq.n	800b69c <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800b66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b670:	0c1b      	lsrs	r3, r3, #16
 800b672:	f003 0301 	and.w	r3, r3, #1
 800b676:	2b00      	cmp	r3, #0
 800b678:	d010      	beq.n	800b69c <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b682:	651a      	str	r2, [r3, #80]	@ 0x50
 800b684:	4b02      	ldr	r3, [pc, #8]	@ (800b690 <HAL_FDCAN_IRQHandler+0x274>)
 800b686:	2200      	movs	r2, #0
 800b688:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	e004      	b.n	800b698 <HAL_FDCAN_IRQHandler+0x27c>
 800b68e:	bf00      	nop
 800b690:	4000a800 	.word	0x4000a800
 800b694:	3fcfffff 	.word	0x3fcfffff
 800b698:	f000 f969 	bl	800b96e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800b69c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b69e:	0c9b      	lsrs	r3, r3, #18
 800b6a0:	f003 0301 	and.w	r3, r3, #1
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d010      	beq.n	800b6ca <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800b6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6aa:	0c9b      	lsrs	r3, r3, #18
 800b6ac:	f003 0301 	and.w	r3, r3, #1
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d00a      	beq.n	800b6ca <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b6bc:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6be:	4b83      	ldr	r3, [pc, #524]	@ (800b8cc <HAL_FDCAN_IRQHandler+0x4b0>)
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f000 f95c 	bl	800b982 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800b6ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6cc:	0c5b      	lsrs	r3, r3, #17
 800b6ce:	f003 0301 	and.w	r3, r3, #1
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d015      	beq.n	800b702 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800b6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6d8:	0c5b      	lsrs	r3, r3, #17
 800b6da:	f003 0301 	and.w	r3, r3, #1
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d00f      	beq.n	800b702 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b6ea:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6ec:	4b77      	ldr	r3, [pc, #476]	@ (800b8cc <HAL_FDCAN_IRQHandler+0x4b0>)
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b6f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b704:	2b00      	cmp	r3, #0
 800b706:	d00d      	beq.n	800b724 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681a      	ldr	r2, [r3, #0]
 800b70c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b70e:	4b70      	ldr	r3, [pc, #448]	@ (800b8d0 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b710:	400b      	ands	r3, r1
 800b712:	6513      	str	r3, [r2, #80]	@ 0x50
 800b714:	4a6d      	ldr	r2, [pc, #436]	@ (800b8cc <HAL_FDCAN_IRQHandler+0x4b0>)
 800b716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b718:	0f9b      	lsrs	r3, r3, #30
 800b71a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b71c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b71e:	6878      	ldr	r0, [r7, #4]
 800b720:	f000 f94d 	bl	800b9be <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b726:	2b00      	cmp	r3, #0
 800b728:	d011      	beq.n	800b74e <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681a      	ldr	r2, [r3, #0]
 800b72e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b730:	4b67      	ldr	r3, [pc, #412]	@ (800b8d0 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b732:	400b      	ands	r3, r1
 800b734:	6513      	str	r3, [r2, #80]	@ 0x50
 800b736:	4a65      	ldr	r2, [pc, #404]	@ (800b8cc <HAL_FDCAN_IRQHandler+0x4b0>)
 800b738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b73a:	0f9b      	lsrs	r3, r3, #30
 800b73c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b746:	431a      	orrs	r2, r3
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4a60      	ldr	r2, [pc, #384]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x4b8>)
 800b754:	4293      	cmp	r3, r2
 800b756:	f040 80ac 	bne.w	800b8b2 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	685b      	ldr	r3, [r3, #4]
 800b75e:	689b      	ldr	r3, [r3, #8]
 800b760:	f003 0303 	and.w	r3, r3, #3
 800b764:	2b00      	cmp	r3, #0
 800b766:	f000 80a4 	beq.w	800b8b2 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	685b      	ldr	r3, [r3, #4]
 800b76e:	6a1b      	ldr	r3, [r3, #32]
 800b770:	f003 030f 	and.w	r3, r3, #15
 800b774:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b77c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b77e:	4013      	ands	r3, r2
 800b780:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	6a1b      	ldr	r3, [r3, #32]
 800b788:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b78c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b794:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b796:	4013      	ands	r3, r2
 800b798:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	6a1b      	ldr	r3, [r3, #32]
 800b7a0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800b7a4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	6a1b      	ldr	r3, [r3, #32]
 800b7b8:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800b7bc:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7c4:	6a3a      	ldr	r2, [r7, #32]
 800b7c6:	4013      	ands	r3, r2
 800b7c8:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	6a1b      	ldr	r3, [r3, #32]
 800b7d0:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800b7d4:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7dc:	69fa      	ldr	r2, [r7, #28]
 800b7de:	4013      	ands	r3, r2
 800b7e0:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e8:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	6a1b      	ldr	r3, [r3, #32]
 800b7f0:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800b7f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d007      	beq.n	800b808 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7fe:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800b800:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 f8e6 	bl	800b9d4 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800b808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d007      	beq.n	800b81e <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	685b      	ldr	r3, [r3, #4]
 800b812:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b814:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800b816:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f000 f8e6 	bl	800b9ea <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800b81e:	69bb      	ldr	r3, [r7, #24]
 800b820:	099b      	lsrs	r3, r3, #6
 800b822:	f003 0301 	and.w	r3, r3, #1
 800b826:	2b00      	cmp	r3, #0
 800b828:	d01a      	beq.n	800b860 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	099b      	lsrs	r3, r3, #6
 800b82e:	f003 0301 	and.w	r3, r3, #1
 800b832:	2b00      	cmp	r3, #0
 800b834:	d014      	beq.n	800b860 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b83c:	0c1b      	lsrs	r3, r3, #16
 800b83e:	b29b      	uxth	r3, r3
 800b840:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	685b      	ldr	r3, [r3, #4]
 800b846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b84c:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	2240      	movs	r2, #64	@ 0x40
 800b854:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	6939      	ldr	r1, [r7, #16]
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f000 f8d0 	bl	800ba00 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800b860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b862:	2b00      	cmp	r3, #0
 800b864:	d007      	beq.n	800b876 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b86c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800b86e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f000 f8d1 	bl	800ba18 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800b876:	6a3b      	ldr	r3, [r7, #32]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d00b      	beq.n	800b894 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	6a3a      	ldr	r2, [r7, #32]
 800b882:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b88a:	6a3b      	ldr	r3, [r7, #32]
 800b88c:	431a      	orrs	r2, r3
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800b894:	69fb      	ldr	r3, [r7, #28]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d00b      	beq.n	800b8b2 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	685b      	ldr	r3, [r3, #4]
 800b89e:	69fa      	ldr	r2, [r7, #28]
 800b8a0:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b8a8:	69fb      	ldr	r3, [r7, #28]
 800b8aa:	431a      	orrs	r2, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d002      	beq.n	800b8c2 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f000 f874 	bl	800b9aa <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b8c2:	bf00      	nop
 800b8c4:	3758      	adds	r7, #88	@ 0x58
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
 800b8ca:	bf00      	nop
 800b8cc:	4000a800 	.word	0x4000a800
 800b8d0:	3fcfffff 	.word	0x3fcfffff
 800b8d4:	4000a000 	.word	0x4000a000

0800b8d8 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800b8e2:	bf00      	nop
 800b8e4:	370c      	adds	r7, #12
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ec:	4770      	bx	lr

0800b8ee <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b8ee:	b480      	push	{r7}
 800b8f0:	b083      	sub	sp, #12
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]
 800b8f6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b8f8:	bf00      	nop
 800b8fa:	370c      	adds	r7, #12
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr

0800b904 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800b904:	b480      	push	{r7}
 800b906:	b083      	sub	sp, #12
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800b90e:	bf00      	nop
 800b910:	370c      	adds	r7, #12
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr

0800b91a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b91a:	b480      	push	{r7}
 800b91c:	b083      	sub	sp, #12
 800b91e:	af00      	add	r7, sp, #0
 800b920:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b922:	bf00      	nop
 800b924:	370c      	adds	r7, #12
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr

0800b92e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b92e:	b480      	push	{r7}
 800b930:	b083      	sub	sp, #12
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
 800b936:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800b938:	bf00      	nop
 800b93a:	370c      	adds	r7, #12
 800b93c:	46bd      	mov	sp, r7
 800b93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b942:	4770      	bx	lr

0800b944 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b944:	b480      	push	{r7}
 800b946:	b083      	sub	sp, #12
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b94e:	bf00      	nop
 800b950:	370c      	adds	r7, #12
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr

0800b95a <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b95a:	b480      	push	{r7}
 800b95c:	b083      	sub	sp, #12
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800b962:	bf00      	nop
 800b964:	370c      	adds	r7, #12
 800b966:	46bd      	mov	sp, r7
 800b968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96c:	4770      	bx	lr

0800b96e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b96e:	b480      	push	{r7}
 800b970:	b083      	sub	sp, #12
 800b972:	af00      	add	r7, sp, #0
 800b974:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800b976:	bf00      	nop
 800b978:	370c      	adds	r7, #12
 800b97a:	46bd      	mov	sp, r7
 800b97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b980:	4770      	bx	lr

0800b982 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b982:	b480      	push	{r7}
 800b984:	b083      	sub	sp, #12
 800b986:	af00      	add	r7, sp, #0
 800b988:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800b98a:	bf00      	nop
 800b98c:	370c      	adds	r7, #12
 800b98e:	46bd      	mov	sp, r7
 800b990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b994:	4770      	bx	lr

0800b996 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b996:	b480      	push	{r7}
 800b998:	b083      	sub	sp, #12
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800b99e:	bf00      	nop
 800b9a0:	370c      	adds	r7, #12
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a8:	4770      	bx	lr

0800b9aa <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b9aa:	b480      	push	{r7}
 800b9ac:	b083      	sub	sp, #12
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800b9b2:	bf00      	nop
 800b9b4:	370c      	adds	r7, #12
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9bc:	4770      	bx	lr

0800b9be <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800b9be:	b480      	push	{r7}
 800b9c0:	b083      	sub	sp, #12
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800b9c8:	bf00      	nop
 800b9ca:	370c      	adds	r7, #12
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b083      	sub	sp, #12
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
 800b9dc:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800b9de:	bf00      	nop
 800b9e0:	370c      	adds	r7, #12
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr

0800b9ea <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800b9ea:	b480      	push	{r7}
 800b9ec:	b083      	sub	sp, #12
 800b9ee:	af00      	add	r7, sp, #0
 800b9f0:	6078      	str	r0, [r7, #4]
 800b9f2:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800b9f4:	bf00      	nop
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr

0800ba00 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b085      	sub	sp, #20
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	60f8      	str	r0, [r7, #12]
 800ba08:	60b9      	str	r1, [r7, #8]
 800ba0a:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800ba0c:	bf00      	nop
 800ba0e:	3714      	adds	r7, #20
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr

0800ba18 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b083      	sub	sp, #12
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800ba22:	bf00      	nop
 800ba24:	370c      	adds	r7, #12
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr
	...

0800ba30 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800ba30:	b480      	push	{r7}
 800ba32:	b085      	sub	sp, #20
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba3c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800ba46:	4ba7      	ldr	r3, [pc, #668]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800ba48:	4013      	ands	r3, r2
 800ba4a:	68ba      	ldr	r2, [r7, #8]
 800ba4c:	0091      	lsls	r1, r2, #2
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	6812      	ldr	r2, [r2, #0]
 800ba52:	430b      	orrs	r3, r1
 800ba54:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba60:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba68:	041a      	lsls	r2, r3, #16
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	430a      	orrs	r2, r1
 800ba70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba78:	68ba      	ldr	r2, [r7, #8]
 800ba7a:	4413      	add	r3, r2
 800ba7c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ba86:	4b97      	ldr	r3, [pc, #604]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800ba88:	4013      	ands	r3, r2
 800ba8a:	68ba      	ldr	r2, [r7, #8]
 800ba8c:	0091      	lsls	r1, r2, #2
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	6812      	ldr	r2, [r2, #0]
 800ba92:	430b      	orrs	r3, r1
 800ba94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baa0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800baa8:	041a      	lsls	r2, r3, #16
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	430a      	orrs	r2, r1
 800bab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bab8:	005b      	lsls	r3, r3, #1
 800baba:	68ba      	ldr	r2, [r7, #8]
 800babc:	4413      	add	r3, r2
 800babe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800bac8:	4b86      	ldr	r3, [pc, #536]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800baca:	4013      	ands	r3, r2
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	0091      	lsls	r1, r2, #2
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	6812      	ldr	r2, [r2, #0]
 800bad4:	430b      	orrs	r3, r1
 800bad6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bae2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baea:	041a      	lsls	r2, r3, #16
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	430a      	orrs	r2, r1
 800baf2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bafa:	687a      	ldr	r2, [r7, #4]
 800bafc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800bafe:	fb02 f303 	mul.w	r3, r2, r3
 800bb02:	68ba      	ldr	r2, [r7, #8]
 800bb04:	4413      	add	r3, r2
 800bb06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800bb10:	4b74      	ldr	r3, [pc, #464]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb12:	4013      	ands	r3, r2
 800bb14:	68ba      	ldr	r2, [r7, #8]
 800bb16:	0091      	lsls	r1, r2, #2
 800bb18:	687a      	ldr	r2, [r7, #4]
 800bb1a:	6812      	ldr	r2, [r2, #0]
 800bb1c:	430b      	orrs	r3, r1
 800bb1e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bb2a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb32:	041a      	lsls	r2, r3, #16
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb42:	687a      	ldr	r2, [r7, #4]
 800bb44:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800bb46:	fb02 f303 	mul.w	r3, r2, r3
 800bb4a:	68ba      	ldr	r2, [r7, #8]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800bb58:	4b62      	ldr	r3, [pc, #392]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb5a:	4013      	ands	r3, r2
 800bb5c:	68ba      	ldr	r2, [r7, #8]
 800bb5e:	0091      	lsls	r1, r2, #2
 800bb60:	687a      	ldr	r2, [r7, #4]
 800bb62:	6812      	ldr	r2, [r2, #0]
 800bb64:	430b      	orrs	r3, r1
 800bb66:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800bb72:	fb02 f303 	mul.w	r3, r2, r3
 800bb76:	68ba      	ldr	r2, [r7, #8]
 800bb78:	4413      	add	r3, r2
 800bb7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800bb84:	4b57      	ldr	r3, [pc, #348]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb86:	4013      	ands	r3, r2
 800bb88:	68ba      	ldr	r2, [r7, #8]
 800bb8a:	0091      	lsls	r1, r2, #2
 800bb8c:	687a      	ldr	r2, [r7, #4]
 800bb8e:	6812      	ldr	r2, [r2, #0]
 800bb90:	430b      	orrs	r3, r1
 800bb92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bb9e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bba6:	041a      	lsls	r2, r3, #16
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	430a      	orrs	r2, r1
 800bbae:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbb6:	005b      	lsls	r3, r3, #1
 800bbb8:	68ba      	ldr	r2, [r7, #8]
 800bbba:	4413      	add	r3, r2
 800bbbc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800bbc6:	4b47      	ldr	r3, [pc, #284]	@ (800bce4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bbc8:	4013      	ands	r3, r2
 800bbca:	68ba      	ldr	r2, [r7, #8]
 800bbcc:	0091      	lsls	r1, r2, #2
 800bbce:	687a      	ldr	r2, [r7, #4]
 800bbd0:	6812      	ldr	r2, [r2, #0]
 800bbd2:	430b      	orrs	r3, r1
 800bbd4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bbe0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbe8:	041a      	lsls	r2, r3, #16
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	430a      	orrs	r2, r1
 800bbf0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bbfc:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc04:	061a      	lsls	r2, r3, #24
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	430a      	orrs	r2, r1
 800bc0c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bc14:	4b34      	ldr	r3, [pc, #208]	@ (800bce8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800bc16:	4413      	add	r3, r2
 800bc18:	009a      	lsls	r2, r3, #2
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	441a      	add	r2, r3
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	441a      	add	r2, r3
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc46:	6879      	ldr	r1, [r7, #4]
 800bc48:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800bc4a:	fb01 f303 	mul.w	r3, r1, r3
 800bc4e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bc50:	441a      	add	r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc5e:	6879      	ldr	r1, [r7, #4]
 800bc60:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800bc62:	fb01 f303 	mul.w	r3, r1, r3
 800bc66:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bc68:	441a      	add	r2, r3
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc76:	6879      	ldr	r1, [r7, #4]
 800bc78:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800bc7a:	fb01 f303 	mul.w	r3, r1, r3
 800bc7e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bc80:	441a      	add	r2, r3
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc92:	00db      	lsls	r3, r3, #3
 800bc94:	441a      	add	r2, r3
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bca6:	6879      	ldr	r1, [r7, #4]
 800bca8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bcaa:	fb01 f303 	mul.w	r3, r1, r3
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	441a      	add	r2, r3
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcc2:	6879      	ldr	r1, [r7, #4]
 800bcc4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bcc6:	fb01 f303 	mul.w	r3, r1, r3
 800bcca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bccc:	441a      	add	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcda:	4a04      	ldr	r2, [pc, #16]	@ (800bcec <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d915      	bls.n	800bd0c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800bce0:	e006      	b.n	800bcf0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800bce2:	bf00      	nop
 800bce4:	ffff0003 	.word	0xffff0003
 800bce8:	10002b00 	.word	0x10002b00
 800bcec:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bcf6:	f043 0220 	orr.w	r2, r3, #32
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2203      	movs	r2, #3
 800bd04:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800bd08:	2301      	movs	r3, #1
 800bd0a:	e010      	b.n	800bd2e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd10:	60fb      	str	r3, [r7, #12]
 800bd12:	e005      	b.n	800bd20 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2200      	movs	r2, #0
 800bd18:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	3304      	adds	r3, #4
 800bd1e:	60fb      	str	r3, [r7, #12]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd26:	68fa      	ldr	r2, [r7, #12]
 800bd28:	429a      	cmp	r2, r3
 800bd2a:	d3f3      	bcc.n	800bd14 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800bd2c:	2300      	movs	r3, #0
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3714      	adds	r7, #20
 800bd32:	46bd      	mov	sp, r7
 800bd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd38:	4770      	bx	lr
 800bd3a:	bf00      	nop

0800bd3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b089      	sub	sp, #36	@ 0x24
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bd46:	2300      	movs	r3, #0
 800bd48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800bd4a:	4b86      	ldr	r3, [pc, #536]	@ (800bf64 <HAL_GPIO_Init+0x228>)
 800bd4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800bd4e:	e18c      	b.n	800c06a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	681a      	ldr	r2, [r3, #0]
 800bd54:	2101      	movs	r1, #1
 800bd56:	69fb      	ldr	r3, [r7, #28]
 800bd58:	fa01 f303 	lsl.w	r3, r1, r3
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	f000 817e 	beq.w	800c064 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	685b      	ldr	r3, [r3, #4]
 800bd6c:	f003 0303 	and.w	r3, r3, #3
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d005      	beq.n	800bd80 <HAL_GPIO_Init+0x44>
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	685b      	ldr	r3, [r3, #4]
 800bd78:	f003 0303 	and.w	r3, r3, #3
 800bd7c:	2b02      	cmp	r3, #2
 800bd7e:	d130      	bne.n	800bde2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	689b      	ldr	r3, [r3, #8]
 800bd84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bd86:	69fb      	ldr	r3, [r7, #28]
 800bd88:	005b      	lsls	r3, r3, #1
 800bd8a:	2203      	movs	r2, #3
 800bd8c:	fa02 f303 	lsl.w	r3, r2, r3
 800bd90:	43db      	mvns	r3, r3
 800bd92:	69ba      	ldr	r2, [r7, #24]
 800bd94:	4013      	ands	r3, r2
 800bd96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	68da      	ldr	r2, [r3, #12]
 800bd9c:	69fb      	ldr	r3, [r7, #28]
 800bd9e:	005b      	lsls	r3, r3, #1
 800bda0:	fa02 f303 	lsl.w	r3, r2, r3
 800bda4:	69ba      	ldr	r2, [r7, #24]
 800bda6:	4313      	orrs	r3, r2
 800bda8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	69ba      	ldr	r2, [r7, #24]
 800bdae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	69fb      	ldr	r3, [r7, #28]
 800bdba:	fa02 f303 	lsl.w	r3, r2, r3
 800bdbe:	43db      	mvns	r3, r3
 800bdc0:	69ba      	ldr	r2, [r7, #24]
 800bdc2:	4013      	ands	r3, r2
 800bdc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	091b      	lsrs	r3, r3, #4
 800bdcc:	f003 0201 	and.w	r2, r3, #1
 800bdd0:	69fb      	ldr	r3, [r7, #28]
 800bdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdd6:	69ba      	ldr	r2, [r7, #24]
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	69ba      	ldr	r2, [r7, #24]
 800bde0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	f003 0303 	and.w	r3, r3, #3
 800bdea:	2b03      	cmp	r3, #3
 800bdec:	d017      	beq.n	800be1e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	68db      	ldr	r3, [r3, #12]
 800bdf2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800bdf4:	69fb      	ldr	r3, [r7, #28]
 800bdf6:	005b      	lsls	r3, r3, #1
 800bdf8:	2203      	movs	r2, #3
 800bdfa:	fa02 f303 	lsl.w	r3, r2, r3
 800bdfe:	43db      	mvns	r3, r3
 800be00:	69ba      	ldr	r2, [r7, #24]
 800be02:	4013      	ands	r3, r2
 800be04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	689a      	ldr	r2, [r3, #8]
 800be0a:	69fb      	ldr	r3, [r7, #28]
 800be0c:	005b      	lsls	r3, r3, #1
 800be0e:	fa02 f303 	lsl.w	r3, r2, r3
 800be12:	69ba      	ldr	r2, [r7, #24]
 800be14:	4313      	orrs	r3, r2
 800be16:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	69ba      	ldr	r2, [r7, #24]
 800be1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	f003 0303 	and.w	r3, r3, #3
 800be26:	2b02      	cmp	r3, #2
 800be28:	d123      	bne.n	800be72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800be2a:	69fb      	ldr	r3, [r7, #28]
 800be2c:	08da      	lsrs	r2, r3, #3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	3208      	adds	r2, #8
 800be32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800be38:	69fb      	ldr	r3, [r7, #28]
 800be3a:	f003 0307 	and.w	r3, r3, #7
 800be3e:	009b      	lsls	r3, r3, #2
 800be40:	220f      	movs	r2, #15
 800be42:	fa02 f303 	lsl.w	r3, r2, r3
 800be46:	43db      	mvns	r3, r3
 800be48:	69ba      	ldr	r2, [r7, #24]
 800be4a:	4013      	ands	r3, r2
 800be4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	691a      	ldr	r2, [r3, #16]
 800be52:	69fb      	ldr	r3, [r7, #28]
 800be54:	f003 0307 	and.w	r3, r3, #7
 800be58:	009b      	lsls	r3, r3, #2
 800be5a:	fa02 f303 	lsl.w	r3, r2, r3
 800be5e:	69ba      	ldr	r2, [r7, #24]
 800be60:	4313      	orrs	r3, r2
 800be62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800be64:	69fb      	ldr	r3, [r7, #28]
 800be66:	08da      	lsrs	r2, r3, #3
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	3208      	adds	r2, #8
 800be6c:	69b9      	ldr	r1, [r7, #24]
 800be6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800be78:	69fb      	ldr	r3, [r7, #28]
 800be7a:	005b      	lsls	r3, r3, #1
 800be7c:	2203      	movs	r2, #3
 800be7e:	fa02 f303 	lsl.w	r3, r2, r3
 800be82:	43db      	mvns	r3, r3
 800be84:	69ba      	ldr	r2, [r7, #24]
 800be86:	4013      	ands	r3, r2
 800be88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	f003 0203 	and.w	r2, r3, #3
 800be92:	69fb      	ldr	r3, [r7, #28]
 800be94:	005b      	lsls	r3, r3, #1
 800be96:	fa02 f303 	lsl.w	r3, r2, r3
 800be9a:	69ba      	ldr	r2, [r7, #24]
 800be9c:	4313      	orrs	r3, r2
 800be9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	69ba      	ldr	r2, [r7, #24]
 800bea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	685b      	ldr	r3, [r3, #4]
 800beaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f000 80d8 	beq.w	800c064 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800beb4:	4b2c      	ldr	r3, [pc, #176]	@ (800bf68 <HAL_GPIO_Init+0x22c>)
 800beb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800beba:	4a2b      	ldr	r2, [pc, #172]	@ (800bf68 <HAL_GPIO_Init+0x22c>)
 800bebc:	f043 0302 	orr.w	r3, r3, #2
 800bec0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800bec4:	4b28      	ldr	r3, [pc, #160]	@ (800bf68 <HAL_GPIO_Init+0x22c>)
 800bec6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800beca:	f003 0302 	and.w	r3, r3, #2
 800bece:	60fb      	str	r3, [r7, #12]
 800bed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bed2:	4a26      	ldr	r2, [pc, #152]	@ (800bf6c <HAL_GPIO_Init+0x230>)
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	089b      	lsrs	r3, r3, #2
 800bed8:	3302      	adds	r3, #2
 800beda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800bee0:	69fb      	ldr	r3, [r7, #28]
 800bee2:	f003 0303 	and.w	r3, r3, #3
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	220f      	movs	r2, #15
 800beea:	fa02 f303 	lsl.w	r3, r2, r3
 800beee:	43db      	mvns	r3, r3
 800bef0:	69ba      	ldr	r2, [r7, #24]
 800bef2:	4013      	ands	r3, r2
 800bef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	4a1d      	ldr	r2, [pc, #116]	@ (800bf70 <HAL_GPIO_Init+0x234>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d04a      	beq.n	800bf94 <HAL_GPIO_Init+0x258>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	4a1c      	ldr	r2, [pc, #112]	@ (800bf74 <HAL_GPIO_Init+0x238>)
 800bf02:	4293      	cmp	r3, r2
 800bf04:	d02b      	beq.n	800bf5e <HAL_GPIO_Init+0x222>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	4a1b      	ldr	r2, [pc, #108]	@ (800bf78 <HAL_GPIO_Init+0x23c>)
 800bf0a:	4293      	cmp	r3, r2
 800bf0c:	d025      	beq.n	800bf5a <HAL_GPIO_Init+0x21e>
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	4a1a      	ldr	r2, [pc, #104]	@ (800bf7c <HAL_GPIO_Init+0x240>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d01f      	beq.n	800bf56 <HAL_GPIO_Init+0x21a>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	4a19      	ldr	r2, [pc, #100]	@ (800bf80 <HAL_GPIO_Init+0x244>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d019      	beq.n	800bf52 <HAL_GPIO_Init+0x216>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	4a18      	ldr	r2, [pc, #96]	@ (800bf84 <HAL_GPIO_Init+0x248>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d013      	beq.n	800bf4e <HAL_GPIO_Init+0x212>
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	4a17      	ldr	r2, [pc, #92]	@ (800bf88 <HAL_GPIO_Init+0x24c>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d00d      	beq.n	800bf4a <HAL_GPIO_Init+0x20e>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	4a16      	ldr	r2, [pc, #88]	@ (800bf8c <HAL_GPIO_Init+0x250>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d007      	beq.n	800bf46 <HAL_GPIO_Init+0x20a>
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	4a15      	ldr	r2, [pc, #84]	@ (800bf90 <HAL_GPIO_Init+0x254>)
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	d101      	bne.n	800bf42 <HAL_GPIO_Init+0x206>
 800bf3e:	2309      	movs	r3, #9
 800bf40:	e029      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf42:	230a      	movs	r3, #10
 800bf44:	e027      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf46:	2307      	movs	r3, #7
 800bf48:	e025      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf4a:	2306      	movs	r3, #6
 800bf4c:	e023      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf4e:	2305      	movs	r3, #5
 800bf50:	e021      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf52:	2304      	movs	r3, #4
 800bf54:	e01f      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf56:	2303      	movs	r3, #3
 800bf58:	e01d      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf5a:	2302      	movs	r3, #2
 800bf5c:	e01b      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	e019      	b.n	800bf96 <HAL_GPIO_Init+0x25a>
 800bf62:	bf00      	nop
 800bf64:	58000080 	.word	0x58000080
 800bf68:	58024400 	.word	0x58024400
 800bf6c:	58000400 	.word	0x58000400
 800bf70:	58020000 	.word	0x58020000
 800bf74:	58020400 	.word	0x58020400
 800bf78:	58020800 	.word	0x58020800
 800bf7c:	58020c00 	.word	0x58020c00
 800bf80:	58021000 	.word	0x58021000
 800bf84:	58021400 	.word	0x58021400
 800bf88:	58021800 	.word	0x58021800
 800bf8c:	58021c00 	.word	0x58021c00
 800bf90:	58022400 	.word	0x58022400
 800bf94:	2300      	movs	r3, #0
 800bf96:	69fa      	ldr	r2, [r7, #28]
 800bf98:	f002 0203 	and.w	r2, r2, #3
 800bf9c:	0092      	lsls	r2, r2, #2
 800bf9e:	4093      	lsls	r3, r2
 800bfa0:	69ba      	ldr	r2, [r7, #24]
 800bfa2:	4313      	orrs	r3, r2
 800bfa4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bfa6:	4938      	ldr	r1, [pc, #224]	@ (800c088 <HAL_GPIO_Init+0x34c>)
 800bfa8:	69fb      	ldr	r3, [r7, #28]
 800bfaa:	089b      	lsrs	r3, r3, #2
 800bfac:	3302      	adds	r3, #2
 800bfae:	69ba      	ldr	r2, [r7, #24]
 800bfb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bfb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	43db      	mvns	r3, r3
 800bfc0:	69ba      	ldr	r2, [r7, #24]
 800bfc2:	4013      	ands	r3, r2
 800bfc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	685b      	ldr	r3, [r3, #4]
 800bfca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d003      	beq.n	800bfda <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800bfd2:	69ba      	ldr	r2, [r7, #24]
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800bfda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bfde:	69bb      	ldr	r3, [r7, #24]
 800bfe0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800bfe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	43db      	mvns	r3, r3
 800bfee:	69ba      	ldr	r2, [r7, #24]
 800bff0:	4013      	ands	r3, r2
 800bff2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	685b      	ldr	r3, [r3, #4]
 800bff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d003      	beq.n	800c008 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800c000:	69ba      	ldr	r2, [r7, #24]
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	4313      	orrs	r3, r2
 800c006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800c008:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c00c:	69bb      	ldr	r3, [r7, #24]
 800c00e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	685b      	ldr	r3, [r3, #4]
 800c014:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	43db      	mvns	r3, r3
 800c01a:	69ba      	ldr	r2, [r7, #24]
 800c01c:	4013      	ands	r3, r2
 800c01e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d003      	beq.n	800c034 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800c02c:	69ba      	ldr	r2, [r7, #24]
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	4313      	orrs	r3, r2
 800c032:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	69ba      	ldr	r2, [r7, #24]
 800c038:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	43db      	mvns	r3, r3
 800c044:	69ba      	ldr	r2, [r7, #24]
 800c046:	4013      	ands	r3, r2
 800c048:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c052:	2b00      	cmp	r3, #0
 800c054:	d003      	beq.n	800c05e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800c056:	69ba      	ldr	r2, [r7, #24]
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	4313      	orrs	r3, r2
 800c05c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	69ba      	ldr	r2, [r7, #24]
 800c062:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800c064:	69fb      	ldr	r3, [r7, #28]
 800c066:	3301      	adds	r3, #1
 800c068:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	681a      	ldr	r2, [r3, #0]
 800c06e:	69fb      	ldr	r3, [r7, #28]
 800c070:	fa22 f303 	lsr.w	r3, r2, r3
 800c074:	2b00      	cmp	r3, #0
 800c076:	f47f ae6b 	bne.w	800bd50 <HAL_GPIO_Init+0x14>
  }
}
 800c07a:	bf00      	nop
 800c07c:	bf00      	nop
 800c07e:	3724      	adds	r7, #36	@ 0x24
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr
 800c088:	58000400 	.word	0x58000400

0800c08c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b083      	sub	sp, #12
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	460b      	mov	r3, r1
 800c096:	807b      	strh	r3, [r7, #2]
 800c098:	4613      	mov	r3, r2
 800c09a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c09c:	787b      	ldrb	r3, [r7, #1]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d003      	beq.n	800c0aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c0a2:	887a      	ldrh	r2, [r7, #2]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800c0a8:	e003      	b.n	800c0b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c0aa:	887b      	ldrh	r3, [r7, #2]
 800c0ac:	041a      	lsls	r2, r3, #16
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	619a      	str	r2, [r3, #24]
}
 800c0b2:	bf00      	nop
 800c0b4:	370c      	adds	r7, #12
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0bc:	4770      	bx	lr

0800c0be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c0be:	b480      	push	{r7}
 800c0c0:	b085      	sub	sp, #20
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	695b      	ldr	r3, [r3, #20]
 800c0ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c0d0:	887a      	ldrh	r2, [r7, #2]
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	4013      	ands	r3, r2
 800c0d6:	041a      	lsls	r2, r3, #16
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	43d9      	mvns	r1, r3
 800c0dc:	887b      	ldrh	r3, [r7, #2]
 800c0de:	400b      	ands	r3, r1
 800c0e0:	431a      	orrs	r2, r3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	619a      	str	r2, [r3, #24]
}
 800c0e6:	bf00      	nop
 800c0e8:	3714      	adds	r7, #20
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f0:	4770      	bx	lr

0800c0f2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c0f2:	b580      	push	{r7, lr}
 800c0f4:	b082      	sub	sp, #8
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800c0fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c100:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c104:	88fb      	ldrh	r3, [r7, #6]
 800c106:	4013      	ands	r3, r2
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d008      	beq.n	800c11e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c10c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c110:	88fb      	ldrh	r3, [r7, #6]
 800c112:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c116:	88fb      	ldrh	r3, [r7, #6]
 800c118:	4618      	mov	r0, r3
 800c11a:	f000 f804 	bl	800c126 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800c11e:	bf00      	nop
 800c120:	3708      	adds	r7, #8
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}

0800c126 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c126:	b480      	push	{r7}
 800c128:	b083      	sub	sp, #12
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	4603      	mov	r3, r0
 800c12e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr

0800c13c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d101      	bne.n	800c14e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c14a:	2301      	movs	r3, #1
 800c14c:	e08b      	b.n	800c266 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c154:	b2db      	uxtb	r3, r3
 800c156:	2b00      	cmp	r3, #0
 800c158:	d106      	bne.n	800c168 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	f7f6 fca8 	bl	8002ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2224      	movs	r2, #36	@ 0x24
 800c16c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	681a      	ldr	r2, [r3, #0]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f022 0201 	bic.w	r2, r2, #1
 800c17e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	685a      	ldr	r2, [r3, #4]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c18c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	689a      	ldr	r2, [r3, #8]
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c19c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	68db      	ldr	r3, [r3, #12]
 800c1a2:	2b01      	cmp	r3, #1
 800c1a4:	d107      	bne.n	800c1b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	689a      	ldr	r2, [r3, #8]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c1b2:	609a      	str	r2, [r3, #8]
 800c1b4:	e006      	b.n	800c1c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	689a      	ldr	r2, [r3, #8]
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c1c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	68db      	ldr	r3, [r3, #12]
 800c1c8:	2b02      	cmp	r3, #2
 800c1ca:	d108      	bne.n	800c1de <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	685a      	ldr	r2, [r3, #4]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1da:	605a      	str	r2, [r3, #4]
 800c1dc:	e007      	b.n	800c1ee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	685a      	ldr	r2, [r3, #4]
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c1ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	6859      	ldr	r1, [r3, #4]
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681a      	ldr	r2, [r3, #0]
 800c1f8:	4b1d      	ldr	r3, [pc, #116]	@ (800c270 <HAL_I2C_Init+0x134>)
 800c1fa:	430b      	orrs	r3, r1
 800c1fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	68da      	ldr	r2, [r3, #12]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c20c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	691a      	ldr	r2, [r3, #16]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	695b      	ldr	r3, [r3, #20]
 800c216:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	699b      	ldr	r3, [r3, #24]
 800c21e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	430a      	orrs	r2, r1
 800c226:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	69d9      	ldr	r1, [r3, #28]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6a1a      	ldr	r2, [r3, #32]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	430a      	orrs	r2, r1
 800c236:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	681a      	ldr	r2, [r3, #0]
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f042 0201 	orr.w	r2, r2, #1
 800c246:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2200      	movs	r2, #0
 800c24c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2220      	movs	r2, #32
 800c252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2200      	movs	r2, #0
 800c25a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c264:	2300      	movs	r3, #0
}
 800c266:	4618      	mov	r0, r3
 800c268:	3708      	adds	r7, #8
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	bf00      	nop
 800c270:	02008000 	.word	0x02008000

0800c274 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b088      	sub	sp, #32
 800c278:	af02      	add	r7, sp, #8
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	4608      	mov	r0, r1
 800c27e:	4611      	mov	r1, r2
 800c280:	461a      	mov	r2, r3
 800c282:	4603      	mov	r3, r0
 800c284:	817b      	strh	r3, [r7, #10]
 800c286:	460b      	mov	r3, r1
 800c288:	813b      	strh	r3, [r7, #8]
 800c28a:	4613      	mov	r3, r2
 800c28c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c294:	b2db      	uxtb	r3, r3
 800c296:	2b20      	cmp	r3, #32
 800c298:	f040 80f9 	bne.w	800c48e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c29c:	6a3b      	ldr	r3, [r7, #32]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d002      	beq.n	800c2a8 <HAL_I2C_Mem_Write+0x34>
 800c2a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d105      	bne.n	800c2b4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c2ae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	e0ed      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d101      	bne.n	800c2c2 <HAL_I2C_Mem_Write+0x4e>
 800c2be:	2302      	movs	r3, #2
 800c2c0:	e0e6      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c2ca:	f7f9 fbef 	bl	8005aac <HAL_GetTick>
 800c2ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	9300      	str	r3, [sp, #0]
 800c2d4:	2319      	movs	r3, #25
 800c2d6:	2201      	movs	r2, #1
 800c2d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c2dc:	68f8      	ldr	r0, [r7, #12]
 800c2de:	f000 fac3 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d001      	beq.n	800c2ec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	e0d1      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	2221      	movs	r2, #33	@ 0x21
 800c2f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	2240      	movs	r2, #64	@ 0x40
 800c2f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2200      	movs	r2, #0
 800c300:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	6a3a      	ldr	r2, [r7, #32]
 800c306:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c30c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	2200      	movs	r2, #0
 800c312:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c314:	88f8      	ldrh	r0, [r7, #6]
 800c316:	893a      	ldrh	r2, [r7, #8]
 800c318:	8979      	ldrh	r1, [r7, #10]
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	9301      	str	r3, [sp, #4]
 800c31e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c320:	9300      	str	r3, [sp, #0]
 800c322:	4603      	mov	r3, r0
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f000 f9d3 	bl	800c6d0 <I2C_RequestMemoryWrite>
 800c32a:	4603      	mov	r3, r0
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d005      	beq.n	800c33c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	2200      	movs	r2, #0
 800c334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c338:	2301      	movs	r3, #1
 800c33a:	e0a9      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c340:	b29b      	uxth	r3, r3
 800c342:	2bff      	cmp	r3, #255	@ 0xff
 800c344:	d90e      	bls.n	800c364 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	22ff      	movs	r2, #255	@ 0xff
 800c34a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c350:	b2da      	uxtb	r2, r3
 800c352:	8979      	ldrh	r1, [r7, #10]
 800c354:	2300      	movs	r3, #0
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c35c:	68f8      	ldr	r0, [r7, #12]
 800c35e:	f000 fc47 	bl	800cbf0 <I2C_TransferConfig>
 800c362:	e00f      	b.n	800c384 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c368:	b29a      	uxth	r2, r3
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c372:	b2da      	uxtb	r2, r3
 800c374:	8979      	ldrh	r1, [r7, #10]
 800c376:	2300      	movs	r3, #0
 800c378:	9300      	str	r3, [sp, #0]
 800c37a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c37e:	68f8      	ldr	r0, [r7, #12]
 800c380:	f000 fc36 	bl	800cbf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c384:	697a      	ldr	r2, [r7, #20]
 800c386:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c388:	68f8      	ldr	r0, [r7, #12]
 800c38a:	f000 fac6 	bl	800c91a <I2C_WaitOnTXISFlagUntilTimeout>
 800c38e:	4603      	mov	r3, r0
 800c390:	2b00      	cmp	r3, #0
 800c392:	d001      	beq.n	800c398 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	e07b      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c39c:	781a      	ldrb	r2, [r3, #0]
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3a8:	1c5a      	adds	r2, r3, #1
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3b2:	b29b      	uxth	r3, r3
 800c3b4:	3b01      	subs	r3, #1
 800c3b6:	b29a      	uxth	r2, r3
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	b29a      	uxth	r2, r3
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3cc:	b29b      	uxth	r3, r3
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d034      	beq.n	800c43c <HAL_I2C_Mem_Write+0x1c8>
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d130      	bne.n	800c43c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	9300      	str	r3, [sp, #0]
 800c3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	2180      	movs	r1, #128	@ 0x80
 800c3e4:	68f8      	ldr	r0, [r7, #12]
 800c3e6:	f000 fa3f 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d001      	beq.n	800c3f4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	e04d      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3f8:	b29b      	uxth	r3, r3
 800c3fa:	2bff      	cmp	r3, #255	@ 0xff
 800c3fc:	d90e      	bls.n	800c41c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	22ff      	movs	r2, #255	@ 0xff
 800c402:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c408:	b2da      	uxtb	r2, r3
 800c40a:	8979      	ldrh	r1, [r7, #10]
 800c40c:	2300      	movs	r3, #0
 800c40e:	9300      	str	r3, [sp, #0]
 800c410:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c414:	68f8      	ldr	r0, [r7, #12]
 800c416:	f000 fbeb 	bl	800cbf0 <I2C_TransferConfig>
 800c41a:	e00f      	b.n	800c43c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c420:	b29a      	uxth	r2, r3
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c42a:	b2da      	uxtb	r2, r3
 800c42c:	8979      	ldrh	r1, [r7, #10]
 800c42e:	2300      	movs	r3, #0
 800c430:	9300      	str	r3, [sp, #0]
 800c432:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f000 fbda 	bl	800cbf0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c440:	b29b      	uxth	r3, r3
 800c442:	2b00      	cmp	r3, #0
 800c444:	d19e      	bne.n	800c384 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c446:	697a      	ldr	r2, [r7, #20]
 800c448:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f000 faac 	bl	800c9a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d001      	beq.n	800c45a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	e01a      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	2220      	movs	r2, #32
 800c460:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	6859      	ldr	r1, [r3, #4]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	4b0a      	ldr	r3, [pc, #40]	@ (800c498 <HAL_I2C_Mem_Write+0x224>)
 800c46e:	400b      	ands	r3, r1
 800c470:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	2220      	movs	r2, #32
 800c476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	2200      	movs	r2, #0
 800c47e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2200      	movs	r2, #0
 800c486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c48a:	2300      	movs	r3, #0
 800c48c:	e000      	b.n	800c490 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c48e:	2302      	movs	r3, #2
  }
}
 800c490:	4618      	mov	r0, r3
 800c492:	3718      	adds	r7, #24
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}
 800c498:	fe00e800 	.word	0xfe00e800

0800c49c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b088      	sub	sp, #32
 800c4a0:	af02      	add	r7, sp, #8
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	4608      	mov	r0, r1
 800c4a6:	4611      	mov	r1, r2
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	817b      	strh	r3, [r7, #10]
 800c4ae:	460b      	mov	r3, r1
 800c4b0:	813b      	strh	r3, [r7, #8]
 800c4b2:	4613      	mov	r3, r2
 800c4b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4bc:	b2db      	uxtb	r3, r3
 800c4be:	2b20      	cmp	r3, #32
 800c4c0:	f040 80fd 	bne.w	800c6be <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4c4:	6a3b      	ldr	r3, [r7, #32]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d002      	beq.n	800c4d0 <HAL_I2C_Mem_Read+0x34>
 800c4ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d105      	bne.n	800c4dc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4d6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	e0f1      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c4e2:	2b01      	cmp	r3, #1
 800c4e4:	d101      	bne.n	800c4ea <HAL_I2C_Mem_Read+0x4e>
 800c4e6:	2302      	movs	r3, #2
 800c4e8:	e0ea      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c4f2:	f7f9 fadb 	bl	8005aac <HAL_GetTick>
 800c4f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	9300      	str	r3, [sp, #0]
 800c4fc:	2319      	movs	r3, #25
 800c4fe:	2201      	movs	r2, #1
 800c500:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c504:	68f8      	ldr	r0, [r7, #12]
 800c506:	f000 f9af 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d001      	beq.n	800c514 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c510:	2301      	movs	r3, #1
 800c512:	e0d5      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2222      	movs	r2, #34	@ 0x22
 800c518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	2240      	movs	r2, #64	@ 0x40
 800c520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	2200      	movs	r2, #0
 800c528:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	6a3a      	ldr	r2, [r7, #32]
 800c52e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c534:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	2200      	movs	r2, #0
 800c53a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c53c:	88f8      	ldrh	r0, [r7, #6]
 800c53e:	893a      	ldrh	r2, [r7, #8]
 800c540:	8979      	ldrh	r1, [r7, #10]
 800c542:	697b      	ldr	r3, [r7, #20]
 800c544:	9301      	str	r3, [sp, #4]
 800c546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c548:	9300      	str	r3, [sp, #0]
 800c54a:	4603      	mov	r3, r0
 800c54c:	68f8      	ldr	r0, [r7, #12]
 800c54e:	f000 f913 	bl	800c778 <I2C_RequestMemoryRead>
 800c552:	4603      	mov	r3, r0
 800c554:	2b00      	cmp	r3, #0
 800c556:	d005      	beq.n	800c564 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	2200      	movs	r2, #0
 800c55c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c560:	2301      	movs	r3, #1
 800c562:	e0ad      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c568:	b29b      	uxth	r3, r3
 800c56a:	2bff      	cmp	r3, #255	@ 0xff
 800c56c:	d90e      	bls.n	800c58c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	22ff      	movs	r2, #255	@ 0xff
 800c572:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c578:	b2da      	uxtb	r2, r3
 800c57a:	8979      	ldrh	r1, [r7, #10]
 800c57c:	4b52      	ldr	r3, [pc, #328]	@ (800c6c8 <HAL_I2C_Mem_Read+0x22c>)
 800c57e:	9300      	str	r3, [sp, #0]
 800c580:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c584:	68f8      	ldr	r0, [r7, #12]
 800c586:	f000 fb33 	bl	800cbf0 <I2C_TransferConfig>
 800c58a:	e00f      	b.n	800c5ac <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c590:	b29a      	uxth	r2, r3
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c59a:	b2da      	uxtb	r2, r3
 800c59c:	8979      	ldrh	r1, [r7, #10]
 800c59e:	4b4a      	ldr	r3, [pc, #296]	@ (800c6c8 <HAL_I2C_Mem_Read+0x22c>)
 800c5a0:	9300      	str	r3, [sp, #0]
 800c5a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c5a6:	68f8      	ldr	r0, [r7, #12]
 800c5a8:	f000 fb22 	bl	800cbf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c5ac:	697b      	ldr	r3, [r7, #20]
 800c5ae:	9300      	str	r3, [sp, #0]
 800c5b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	2104      	movs	r1, #4
 800c5b6:	68f8      	ldr	r0, [r7, #12]
 800c5b8:	f000 f956 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d001      	beq.n	800c5c6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e07c      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5d0:	b2d2      	uxtb	r2, r2
 800c5d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5d8:	1c5a      	adds	r2, r3, #1
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c5e2:	3b01      	subs	r3, #1
 800c5e4:	b29a      	uxth	r2, r3
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	3b01      	subs	r3, #1
 800c5f2:	b29a      	uxth	r2, r3
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5fc:	b29b      	uxth	r3, r3
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d034      	beq.n	800c66c <HAL_I2C_Mem_Read+0x1d0>
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c606:	2b00      	cmp	r3, #0
 800c608:	d130      	bne.n	800c66c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	9300      	str	r3, [sp, #0]
 800c60e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c610:	2200      	movs	r2, #0
 800c612:	2180      	movs	r1, #128	@ 0x80
 800c614:	68f8      	ldr	r0, [r7, #12]
 800c616:	f000 f927 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d001      	beq.n	800c624 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c620:	2301      	movs	r3, #1
 800c622:	e04d      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c628:	b29b      	uxth	r3, r3
 800c62a:	2bff      	cmp	r3, #255	@ 0xff
 800c62c:	d90e      	bls.n	800c64c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	22ff      	movs	r2, #255	@ 0xff
 800c632:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c638:	b2da      	uxtb	r2, r3
 800c63a:	8979      	ldrh	r1, [r7, #10]
 800c63c:	2300      	movs	r3, #0
 800c63e:	9300      	str	r3, [sp, #0]
 800c640:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c644:	68f8      	ldr	r0, [r7, #12]
 800c646:	f000 fad3 	bl	800cbf0 <I2C_TransferConfig>
 800c64a:	e00f      	b.n	800c66c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c650:	b29a      	uxth	r2, r3
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c65a:	b2da      	uxtb	r2, r3
 800c65c:	8979      	ldrh	r1, [r7, #10]
 800c65e:	2300      	movs	r3, #0
 800c660:	9300      	str	r3, [sp, #0]
 800c662:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c666:	68f8      	ldr	r0, [r7, #12]
 800c668:	f000 fac2 	bl	800cbf0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c670:	b29b      	uxth	r3, r3
 800c672:	2b00      	cmp	r3, #0
 800c674:	d19a      	bne.n	800c5ac <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c676:	697a      	ldr	r2, [r7, #20]
 800c678:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c67a:	68f8      	ldr	r0, [r7, #12]
 800c67c:	f000 f994 	bl	800c9a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c680:	4603      	mov	r3, r0
 800c682:	2b00      	cmp	r3, #0
 800c684:	d001      	beq.n	800c68a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c686:	2301      	movs	r3, #1
 800c688:	e01a      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2220      	movs	r2, #32
 800c690:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	6859      	ldr	r1, [r3, #4]
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	4b0b      	ldr	r3, [pc, #44]	@ (800c6cc <HAL_I2C_Mem_Read+0x230>)
 800c69e:	400b      	ands	r3, r1
 800c6a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2220      	movs	r2, #32
 800c6a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	e000      	b.n	800c6c0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c6be:	2302      	movs	r3, #2
  }
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3718      	adds	r7, #24
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}
 800c6c8:	80002400 	.word	0x80002400
 800c6cc:	fe00e800 	.word	0xfe00e800

0800c6d0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b086      	sub	sp, #24
 800c6d4:	af02      	add	r7, sp, #8
 800c6d6:	60f8      	str	r0, [r7, #12]
 800c6d8:	4608      	mov	r0, r1
 800c6da:	4611      	mov	r1, r2
 800c6dc:	461a      	mov	r2, r3
 800c6de:	4603      	mov	r3, r0
 800c6e0:	817b      	strh	r3, [r7, #10]
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	813b      	strh	r3, [r7, #8]
 800c6e6:	4613      	mov	r3, r2
 800c6e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c6ea:	88fb      	ldrh	r3, [r7, #6]
 800c6ec:	b2da      	uxtb	r2, r3
 800c6ee:	8979      	ldrh	r1, [r7, #10]
 800c6f0:	4b20      	ldr	r3, [pc, #128]	@ (800c774 <I2C_RequestMemoryWrite+0xa4>)
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c6f8:	68f8      	ldr	r0, [r7, #12]
 800c6fa:	f000 fa79 	bl	800cbf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6fe:	69fa      	ldr	r2, [r7, #28]
 800c700:	69b9      	ldr	r1, [r7, #24]
 800c702:	68f8      	ldr	r0, [r7, #12]
 800c704:	f000 f909 	bl	800c91a <I2C_WaitOnTXISFlagUntilTimeout>
 800c708:	4603      	mov	r3, r0
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d001      	beq.n	800c712 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c70e:	2301      	movs	r3, #1
 800c710:	e02c      	b.n	800c76c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c712:	88fb      	ldrh	r3, [r7, #6]
 800c714:	2b01      	cmp	r3, #1
 800c716:	d105      	bne.n	800c724 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c718:	893b      	ldrh	r3, [r7, #8]
 800c71a:	b2da      	uxtb	r2, r3
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	629a      	str	r2, [r3, #40]	@ 0x28
 800c722:	e015      	b.n	800c750 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c724:	893b      	ldrh	r3, [r7, #8]
 800c726:	0a1b      	lsrs	r3, r3, #8
 800c728:	b29b      	uxth	r3, r3
 800c72a:	b2da      	uxtb	r2, r3
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c732:	69fa      	ldr	r2, [r7, #28]
 800c734:	69b9      	ldr	r1, [r7, #24]
 800c736:	68f8      	ldr	r0, [r7, #12]
 800c738:	f000 f8ef 	bl	800c91a <I2C_WaitOnTXISFlagUntilTimeout>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d001      	beq.n	800c746 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c742:	2301      	movs	r3, #1
 800c744:	e012      	b.n	800c76c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c746:	893b      	ldrh	r3, [r7, #8]
 800c748:	b2da      	uxtb	r2, r3
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	9300      	str	r3, [sp, #0]
 800c754:	69bb      	ldr	r3, [r7, #24]
 800c756:	2200      	movs	r2, #0
 800c758:	2180      	movs	r1, #128	@ 0x80
 800c75a:	68f8      	ldr	r0, [r7, #12]
 800c75c:	f000 f884 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d001      	beq.n	800c76a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c766:	2301      	movs	r3, #1
 800c768:	e000      	b.n	800c76c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c76a:	2300      	movs	r3, #0
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3710      	adds	r7, #16
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}
 800c774:	80002000 	.word	0x80002000

0800c778 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b086      	sub	sp, #24
 800c77c:	af02      	add	r7, sp, #8
 800c77e:	60f8      	str	r0, [r7, #12]
 800c780:	4608      	mov	r0, r1
 800c782:	4611      	mov	r1, r2
 800c784:	461a      	mov	r2, r3
 800c786:	4603      	mov	r3, r0
 800c788:	817b      	strh	r3, [r7, #10]
 800c78a:	460b      	mov	r3, r1
 800c78c:	813b      	strh	r3, [r7, #8]
 800c78e:	4613      	mov	r3, r2
 800c790:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c792:	88fb      	ldrh	r3, [r7, #6]
 800c794:	b2da      	uxtb	r2, r3
 800c796:	8979      	ldrh	r1, [r7, #10]
 800c798:	4b20      	ldr	r3, [pc, #128]	@ (800c81c <I2C_RequestMemoryRead+0xa4>)
 800c79a:	9300      	str	r3, [sp, #0]
 800c79c:	2300      	movs	r3, #0
 800c79e:	68f8      	ldr	r0, [r7, #12]
 800c7a0:	f000 fa26 	bl	800cbf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7a4:	69fa      	ldr	r2, [r7, #28]
 800c7a6:	69b9      	ldr	r1, [r7, #24]
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f000 f8b6 	bl	800c91a <I2C_WaitOnTXISFlagUntilTimeout>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d001      	beq.n	800c7b8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	e02c      	b.n	800c812 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c7b8:	88fb      	ldrh	r3, [r7, #6]
 800c7ba:	2b01      	cmp	r3, #1
 800c7bc:	d105      	bne.n	800c7ca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7be:	893b      	ldrh	r3, [r7, #8]
 800c7c0:	b2da      	uxtb	r2, r3
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	629a      	str	r2, [r3, #40]	@ 0x28
 800c7c8:	e015      	b.n	800c7f6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c7ca:	893b      	ldrh	r3, [r7, #8]
 800c7cc:	0a1b      	lsrs	r3, r3, #8
 800c7ce:	b29b      	uxth	r3, r3
 800c7d0:	b2da      	uxtb	r2, r3
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7d8:	69fa      	ldr	r2, [r7, #28]
 800c7da:	69b9      	ldr	r1, [r7, #24]
 800c7dc:	68f8      	ldr	r0, [r7, #12]
 800c7de:	f000 f89c 	bl	800c91a <I2C_WaitOnTXISFlagUntilTimeout>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d001      	beq.n	800c7ec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	e012      	b.n	800c812 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7ec:	893b      	ldrh	r3, [r7, #8]
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c7f6:	69fb      	ldr	r3, [r7, #28]
 800c7f8:	9300      	str	r3, [sp, #0]
 800c7fa:	69bb      	ldr	r3, [r7, #24]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	2140      	movs	r1, #64	@ 0x40
 800c800:	68f8      	ldr	r0, [r7, #12]
 800c802:	f000 f831 	bl	800c868 <I2C_WaitOnFlagUntilTimeout>
 800c806:	4603      	mov	r3, r0
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d001      	beq.n	800c810 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c80c:	2301      	movs	r3, #1
 800c80e:	e000      	b.n	800c812 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c810:	2300      	movs	r3, #0
}
 800c812:	4618      	mov	r0, r3
 800c814:	3710      	adds	r7, #16
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	80002000 	.word	0x80002000

0800c820 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c820:	b480      	push	{r7}
 800c822:	b083      	sub	sp, #12
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	699b      	ldr	r3, [r3, #24]
 800c82e:	f003 0302 	and.w	r3, r3, #2
 800c832:	2b02      	cmp	r3, #2
 800c834:	d103      	bne.n	800c83e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	2200      	movs	r2, #0
 800c83c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	699b      	ldr	r3, [r3, #24]
 800c844:	f003 0301 	and.w	r3, r3, #1
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d007      	beq.n	800c85c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	699a      	ldr	r2, [r3, #24]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f042 0201 	orr.w	r2, r2, #1
 800c85a:	619a      	str	r2, [r3, #24]
  }
}
 800c85c:	bf00      	nop
 800c85e:	370c      	adds	r7, #12
 800c860:	46bd      	mov	sp, r7
 800c862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c866:	4770      	bx	lr

0800c868 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b084      	sub	sp, #16
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	60f8      	str	r0, [r7, #12]
 800c870:	60b9      	str	r1, [r7, #8]
 800c872:	603b      	str	r3, [r7, #0]
 800c874:	4613      	mov	r3, r2
 800c876:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c878:	e03b      	b.n	800c8f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c87a:	69ba      	ldr	r2, [r7, #24]
 800c87c:	6839      	ldr	r1, [r7, #0]
 800c87e:	68f8      	ldr	r0, [r7, #12]
 800c880:	f000 f8d6 	bl	800ca30 <I2C_IsErrorOccurred>
 800c884:	4603      	mov	r3, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	d001      	beq.n	800c88e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	e041      	b.n	800c912 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c894:	d02d      	beq.n	800c8f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c896:	f7f9 f909 	bl	8005aac <HAL_GetTick>
 800c89a:	4602      	mov	r2, r0
 800c89c:	69bb      	ldr	r3, [r7, #24]
 800c89e:	1ad3      	subs	r3, r2, r3
 800c8a0:	683a      	ldr	r2, [r7, #0]
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	d302      	bcc.n	800c8ac <I2C_WaitOnFlagUntilTimeout+0x44>
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d122      	bne.n	800c8f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	699a      	ldr	r2, [r3, #24]
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	4013      	ands	r3, r2
 800c8b6:	68ba      	ldr	r2, [r7, #8]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	bf0c      	ite	eq
 800c8bc:	2301      	moveq	r3, #1
 800c8be:	2300      	movne	r3, #0
 800c8c0:	b2db      	uxtb	r3, r3
 800c8c2:	461a      	mov	r2, r3
 800c8c4:	79fb      	ldrb	r3, [r7, #7]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d113      	bne.n	800c8f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8ce:	f043 0220 	orr.w	r2, r3, #32
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2220      	movs	r2, #32
 800c8da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	e00f      	b.n	800c912 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	699a      	ldr	r2, [r3, #24]
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	4013      	ands	r3, r2
 800c8fc:	68ba      	ldr	r2, [r7, #8]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	bf0c      	ite	eq
 800c902:	2301      	moveq	r3, #1
 800c904:	2300      	movne	r3, #0
 800c906:	b2db      	uxtb	r3, r3
 800c908:	461a      	mov	r2, r3
 800c90a:	79fb      	ldrb	r3, [r7, #7]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d0b4      	beq.n	800c87a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c910:	2300      	movs	r3, #0
}
 800c912:	4618      	mov	r0, r3
 800c914:	3710      	adds	r7, #16
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}

0800c91a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c91a:	b580      	push	{r7, lr}
 800c91c:	b084      	sub	sp, #16
 800c91e:	af00      	add	r7, sp, #0
 800c920:	60f8      	str	r0, [r7, #12]
 800c922:	60b9      	str	r1, [r7, #8]
 800c924:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c926:	e033      	b.n	800c990 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c928:	687a      	ldr	r2, [r7, #4]
 800c92a:	68b9      	ldr	r1, [r7, #8]
 800c92c:	68f8      	ldr	r0, [r7, #12]
 800c92e:	f000 f87f 	bl	800ca30 <I2C_IsErrorOccurred>
 800c932:	4603      	mov	r3, r0
 800c934:	2b00      	cmp	r3, #0
 800c936:	d001      	beq.n	800c93c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c938:	2301      	movs	r3, #1
 800c93a:	e031      	b.n	800c9a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c942:	d025      	beq.n	800c990 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c944:	f7f9 f8b2 	bl	8005aac <HAL_GetTick>
 800c948:	4602      	mov	r2, r0
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	1ad3      	subs	r3, r2, r3
 800c94e:	68ba      	ldr	r2, [r7, #8]
 800c950:	429a      	cmp	r2, r3
 800c952:	d302      	bcc.n	800c95a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d11a      	bne.n	800c990 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	699b      	ldr	r3, [r3, #24]
 800c960:	f003 0302 	and.w	r3, r3, #2
 800c964:	2b02      	cmp	r3, #2
 800c966:	d013      	beq.n	800c990 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c96c:	f043 0220 	orr.w	r2, r3, #32
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2220      	movs	r2, #32
 800c978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2200      	movs	r2, #0
 800c980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2200      	movs	r2, #0
 800c988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c98c:	2301      	movs	r3, #1
 800c98e:	e007      	b.n	800c9a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	699b      	ldr	r3, [r3, #24]
 800c996:	f003 0302 	and.w	r3, r3, #2
 800c99a:	2b02      	cmp	r3, #2
 800c99c:	d1c4      	bne.n	800c928 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c99e:	2300      	movs	r3, #0
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3710      	adds	r7, #16
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b084      	sub	sp, #16
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	60f8      	str	r0, [r7, #12]
 800c9b0:	60b9      	str	r1, [r7, #8]
 800c9b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c9b4:	e02f      	b.n	800ca16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c9b6:	687a      	ldr	r2, [r7, #4]
 800c9b8:	68b9      	ldr	r1, [r7, #8]
 800c9ba:	68f8      	ldr	r0, [r7, #12]
 800c9bc:	f000 f838 	bl	800ca30 <I2C_IsErrorOccurred>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d001      	beq.n	800c9ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	e02d      	b.n	800ca26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9ca:	f7f9 f86f 	bl	8005aac <HAL_GetTick>
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	1ad3      	subs	r3, r2, r3
 800c9d4:	68ba      	ldr	r2, [r7, #8]
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d302      	bcc.n	800c9e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d11a      	bne.n	800ca16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	699b      	ldr	r3, [r3, #24]
 800c9e6:	f003 0320 	and.w	r3, r3, #32
 800c9ea:	2b20      	cmp	r3, #32
 800c9ec:	d013      	beq.n	800ca16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9f2:	f043 0220 	orr.w	r2, r3, #32
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	2220      	movs	r2, #32
 800c9fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2200      	movs	r2, #0
 800ca06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ca12:	2301      	movs	r3, #1
 800ca14:	e007      	b.n	800ca26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	699b      	ldr	r3, [r3, #24]
 800ca1c:	f003 0320 	and.w	r3, r3, #32
 800ca20:	2b20      	cmp	r3, #32
 800ca22:	d1c8      	bne.n	800c9b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ca24:	2300      	movs	r3, #0
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	3710      	adds	r7, #16
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
	...

0800ca30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b08a      	sub	sp, #40	@ 0x28
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	60f8      	str	r0, [r7, #12]
 800ca38:	60b9      	str	r1, [r7, #8]
 800ca3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	699b      	ldr	r3, [r3, #24]
 800ca48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ca52:	69bb      	ldr	r3, [r7, #24]
 800ca54:	f003 0310 	and.w	r3, r3, #16
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d068      	beq.n	800cb2e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	2210      	movs	r2, #16
 800ca62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ca64:	e049      	b.n	800cafa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca6c:	d045      	beq.n	800cafa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ca6e:	f7f9 f81d 	bl	8005aac <HAL_GetTick>
 800ca72:	4602      	mov	r2, r0
 800ca74:	69fb      	ldr	r3, [r7, #28]
 800ca76:	1ad3      	subs	r3, r2, r3
 800ca78:	68ba      	ldr	r2, [r7, #8]
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d302      	bcc.n	800ca84 <I2C_IsErrorOccurred+0x54>
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d13a      	bne.n	800cafa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	685b      	ldr	r3, [r3, #4]
 800ca8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ca96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	699b      	ldr	r3, [r3, #24]
 800ca9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800caa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800caa6:	d121      	bne.n	800caec <I2C_IsErrorOccurred+0xbc>
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800caae:	d01d      	beq.n	800caec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800cab0:	7cfb      	ldrb	r3, [r7, #19]
 800cab2:	2b20      	cmp	r3, #32
 800cab4:	d01a      	beq.n	800caec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	685a      	ldr	r2, [r3, #4]
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cac4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cac6:	f7f8 fff1 	bl	8005aac <HAL_GetTick>
 800caca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cacc:	e00e      	b.n	800caec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cace:	f7f8 ffed 	bl	8005aac <HAL_GetTick>
 800cad2:	4602      	mov	r2, r0
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	1ad3      	subs	r3, r2, r3
 800cad8:	2b19      	cmp	r3, #25
 800cada:	d907      	bls.n	800caec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800cadc:	6a3b      	ldr	r3, [r7, #32]
 800cade:	f043 0320 	orr.w	r3, r3, #32
 800cae2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800cae4:	2301      	movs	r3, #1
 800cae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800caea:	e006      	b.n	800cafa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	699b      	ldr	r3, [r3, #24]
 800caf2:	f003 0320 	and.w	r3, r3, #32
 800caf6:	2b20      	cmp	r3, #32
 800caf8:	d1e9      	bne.n	800cace <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	699b      	ldr	r3, [r3, #24]
 800cb00:	f003 0320 	and.w	r3, r3, #32
 800cb04:	2b20      	cmp	r3, #32
 800cb06:	d003      	beq.n	800cb10 <I2C_IsErrorOccurred+0xe0>
 800cb08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d0aa      	beq.n	800ca66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cb10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d103      	bne.n	800cb20 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2220      	movs	r2, #32
 800cb1e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cb20:	6a3b      	ldr	r3, [r7, #32]
 800cb22:	f043 0304 	orr.w	r3, r3, #4
 800cb26:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	699b      	ldr	r3, [r3, #24]
 800cb34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cb36:	69bb      	ldr	r3, [r7, #24]
 800cb38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d00b      	beq.n	800cb58 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cb40:	6a3b      	ldr	r3, [r7, #32]
 800cb42:	f043 0301 	orr.w	r3, r3, #1
 800cb46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cb58:	69bb      	ldr	r3, [r7, #24]
 800cb5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d00b      	beq.n	800cb7a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cb62:	6a3b      	ldr	r3, [r7, #32]
 800cb64:	f043 0308 	orr.w	r3, r3, #8
 800cb68:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cb72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb74:	2301      	movs	r3, #1
 800cb76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cb7a:	69bb      	ldr	r3, [r7, #24]
 800cb7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d00b      	beq.n	800cb9c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cb84:	6a3b      	ldr	r3, [r7, #32]
 800cb86:	f043 0302 	orr.w	r3, r3, #2
 800cb8a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cb94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb96:	2301      	movs	r3, #1
 800cb98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cb9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d01c      	beq.n	800cbde <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cba4:	68f8      	ldr	r0, [r7, #12]
 800cba6:	f7ff fe3b 	bl	800c820 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	6859      	ldr	r1, [r3, #4]
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681a      	ldr	r2, [r3, #0]
 800cbb4:	4b0d      	ldr	r3, [pc, #52]	@ (800cbec <I2C_IsErrorOccurred+0x1bc>)
 800cbb6:	400b      	ands	r3, r1
 800cbb8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cbbe:	6a3b      	ldr	r3, [r7, #32]
 800cbc0:	431a      	orrs	r2, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	2220      	movs	r2, #32
 800cbca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800cbde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3728      	adds	r7, #40	@ 0x28
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
 800cbea:	bf00      	nop
 800cbec:	fe00e800 	.word	0xfe00e800

0800cbf0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b087      	sub	sp, #28
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	60f8      	str	r0, [r7, #12]
 800cbf8:	607b      	str	r3, [r7, #4]
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	817b      	strh	r3, [r7, #10]
 800cbfe:	4613      	mov	r3, r2
 800cc00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc02:	897b      	ldrh	r3, [r7, #10]
 800cc04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cc08:	7a7b      	ldrb	r3, [r7, #9]
 800cc0a:	041b      	lsls	r3, r3, #16
 800cc0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc10:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc16:	6a3b      	ldr	r3, [r7, #32]
 800cc18:	4313      	orrs	r3, r2
 800cc1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc1e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	685a      	ldr	r2, [r3, #4]
 800cc26:	6a3b      	ldr	r3, [r7, #32]
 800cc28:	0d5b      	lsrs	r3, r3, #21
 800cc2a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800cc2e:	4b08      	ldr	r3, [pc, #32]	@ (800cc50 <I2C_TransferConfig+0x60>)
 800cc30:	430b      	orrs	r3, r1
 800cc32:	43db      	mvns	r3, r3
 800cc34:	ea02 0103 	and.w	r1, r2, r3
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	697a      	ldr	r2, [r7, #20]
 800cc3e:	430a      	orrs	r2, r1
 800cc40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cc42:	bf00      	nop
 800cc44:	371c      	adds	r7, #28
 800cc46:	46bd      	mov	sp, r7
 800cc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4c:	4770      	bx	lr
 800cc4e:	bf00      	nop
 800cc50:	03ff63ff 	.word	0x03ff63ff

0800cc54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cc54:	b480      	push	{r7}
 800cc56:	b083      	sub	sp, #12
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc64:	b2db      	uxtb	r3, r3
 800cc66:	2b20      	cmp	r3, #32
 800cc68:	d138      	bne.n	800ccdc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cc70:	2b01      	cmp	r3, #1
 800cc72:	d101      	bne.n	800cc78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cc74:	2302      	movs	r3, #2
 800cc76:	e032      	b.n	800ccde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2224      	movs	r2, #36	@ 0x24
 800cc84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	681a      	ldr	r2, [r3, #0]
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	f022 0201 	bic.w	r2, r2, #1
 800cc96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	681a      	ldr	r2, [r3, #0]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cca6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	6819      	ldr	r1, [r3, #0]
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	683a      	ldr	r2, [r7, #0]
 800ccb4:	430a      	orrs	r2, r1
 800ccb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	681a      	ldr	r2, [r3, #0]
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f042 0201 	orr.w	r2, r2, #1
 800ccc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2220      	movs	r2, #32
 800cccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ccd8:	2300      	movs	r3, #0
 800ccda:	e000      	b.n	800ccde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ccdc:	2302      	movs	r3, #2
  }
}
 800ccde:	4618      	mov	r0, r3
 800cce0:	370c      	adds	r7, #12
 800cce2:	46bd      	mov	sp, r7
 800cce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce8:	4770      	bx	lr

0800ccea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ccea:	b480      	push	{r7}
 800ccec:	b085      	sub	sp, #20
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	6078      	str	r0, [r7, #4]
 800ccf2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ccfa:	b2db      	uxtb	r3, r3
 800ccfc:	2b20      	cmp	r3, #32
 800ccfe:	d139      	bne.n	800cd74 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d101      	bne.n	800cd0e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cd0a:	2302      	movs	r3, #2
 800cd0c:	e033      	b.n	800cd76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2201      	movs	r2, #1
 800cd12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2224      	movs	r2, #36	@ 0x24
 800cd1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	f022 0201 	bic.w	r2, r2, #1
 800cd2c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800cd3c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	021b      	lsls	r3, r3, #8
 800cd42:	68fa      	ldr	r2, [r7, #12]
 800cd44:	4313      	orrs	r3, r2
 800cd46:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	68fa      	ldr	r2, [r7, #12]
 800cd4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f042 0201 	orr.w	r2, r2, #1
 800cd5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2220      	movs	r2, #32
 800cd64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cd70:	2300      	movs	r3, #0
 800cd72:	e000      	b.n	800cd76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cd74:	2302      	movs	r3, #2
  }
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3714      	adds	r7, #20
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd80:	4770      	bx	lr

0800cd82 <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800cd82:	b480      	push	{r7}
 800cd84:	b083      	sub	sp, #12
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d101      	bne.n	800cd94 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800cd90:	2301      	movs	r3, #1
 800cd92:	e017      	b.n	800cdc4 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	2b02      	cmp	r3, #2
 800cd9e:	d004      	beq.n	800cdaa <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2280      	movs	r2, #128	@ 0x80
 800cda4:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800cda6:	2301      	movs	r3, #1
 800cda8:	e00c      	b.n	800cdc4 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2204      	movs	r2, #4
 800cdae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	68da      	ldr	r2, [r3, #12]
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	f022 0201 	bic.w	r2, r2, #1
 800cdc0:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800cdc2:	2300      	movs	r3, #0
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	370c      	adds	r7, #12
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdce:	4770      	bx	lr

0800cdd0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b086      	sub	sp, #24
 800cdd4:	af02      	add	r7, sp, #8
 800cdd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800cddc:	f7f8 fe66 	bl	8005aac <HAL_GetTick>
 800cde0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d102      	bne.n	800cdee <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800cde8:	2301      	movs	r3, #1
 800cdea:	73fb      	strb	r3, [r7, #15]
 800cdec:	e0a5      	b.n	800cf3a <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f040 809e 	bne.w	800cf3a <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f7f6 fb8a 	bl	8003518 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800ce04:	f241 3188 	movw	r1, #5000	@ 0x1388
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f000 fbd2 	bl	800d5b2 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	689a      	ldr	r2, [r3, #8]
 800ce14:	4b4b      	ldr	r3, [pc, #300]	@ (800cf44 <HAL_OSPI_Init+0x174>)
 800ce16:	4013      	ands	r3, r2
 800ce18:	687a      	ldr	r2, [r7, #4]
 800ce1a:	68d1      	ldr	r1, [r2, #12]
 800ce1c:	687a      	ldr	r2, [r7, #4]
 800ce1e:	6912      	ldr	r2, [r2, #16]
 800ce20:	3a01      	subs	r2, #1
 800ce22:	0412      	lsls	r2, r2, #16
 800ce24:	4311      	orrs	r1, r2
 800ce26:	687a      	ldr	r2, [r7, #4]
 800ce28:	6952      	ldr	r2, [r2, #20]
 800ce2a:	3a01      	subs	r2, #1
 800ce2c:	0212      	lsls	r2, r2, #8
 800ce2e:	4311      	orrs	r1, r2
 800ce30:	687a      	ldr	r2, [r7, #4]
 800ce32:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ce34:	4311      	orrs	r1, r2
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	69d2      	ldr	r2, [r2, #28]
 800ce3a:	4311      	orrs	r1, r2
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	6812      	ldr	r2, [r2, #0]
 800ce40:	430b      	orrs	r3, r1
 800ce42:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	68db      	ldr	r3, [r3, #12]
 800ce4a:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	6a1a      	ldr	r2, [r3, #32]
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	430a      	orrs	r2, r1
 800ce58:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce5e:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	430a      	orrs	r2, r1
 800ce6a:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	687a      	ldr	r2, [r7, #4]
 800ce72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce74:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	685b      	ldr	r3, [r3, #4]
 800ce84:	3b01      	subs	r3, #1
 800ce86:	021a      	lsls	r2, r3, #8
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	430a      	orrs	r2, r1
 800ce8e:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce94:	9300      	str	r3, [sp, #0]
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	2200      	movs	r2, #0
 800ce9a:	2120      	movs	r1, #32
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	f001 f8bf 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800cea2:	4603      	mov	r3, r0
 800cea4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800cea6:	7bfb      	ldrb	r3, [r7, #15]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d146      	bne.n	800cf3a <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	68db      	ldr	r3, [r3, #12]
 800ceb2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceba:	1e5a      	subs	r2, r3, #1
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	430a      	orrs	r2, r1
 800cec2:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	689a      	ldr	r2, [r3, #8]
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	430a      	orrs	r2, r1
 800ced8:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800cee2:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceee:	431a      	orrs	r2, r3
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	430a      	orrs	r2, r1
 800cef6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	681a      	ldr	r2, [r3, #0]
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	f042 0201 	orr.w	r2, r2, #1
 800cf08:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	699b      	ldr	r3, [r3, #24]
 800cf0e:	2b02      	cmp	r3, #2
 800cf10:	d107      	bne.n	800cf22 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	689a      	ldr	r2, [r3, #8]
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f042 0202 	orr.w	r2, r2, #2
 800cf20:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	68db      	ldr	r3, [r3, #12]
 800cf26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cf2a:	d103      	bne.n	800cf34 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2201      	movs	r2, #1
 800cf30:	651a      	str	r2, [r3, #80]	@ 0x50
 800cf32:	e002      	b.n	800cf3a <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2202      	movs	r2, #2
 800cf38:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 800cf3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	3710      	adds	r7, #16
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}
 800cf44:	f8e0f8f4 	.word	0xf8e0f8f4

0800cf48 <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b086      	sub	sp, #24
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3350      	adds	r3, #80	@ 0x50
 800cf56:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	6a1b      	ldr	r3, [r3, #32]
 800cf5e:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf6c:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 800cf6e:	693b      	ldr	r3, [r7, #16]
 800cf70:	f003 0304 	and.w	r3, r3, #4
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d03a      	beq.n	800cfee <HAL_OSPI_IRQHandler+0xa6>
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d035      	beq.n	800cfee <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800cf82:	68bb      	ldr	r3, [r7, #8]
 800cf84:	2b18      	cmp	r3, #24
 800cf86:	d10f      	bne.n	800cfa8 <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf8c:	781a      	ldrb	r2, [r3, #0]
 800cf8e:	697b      	ldr	r3, [r7, #20]
 800cf90:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf96:	1c5a      	adds	r2, r3, #1
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfa0:	1e5a      	subs	r2, r3, #1
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	649a      	str	r2, [r3, #72]	@ 0x48
 800cfa6:	e012      	b.n	800cfce <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800cfa8:	68bb      	ldr	r3, [r7, #8]
 800cfaa:	2b28      	cmp	r3, #40	@ 0x28
 800cfac:	d10f      	bne.n	800cfce <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfb2:	697a      	ldr	r2, [r7, #20]
 800cfb4:	7812      	ldrb	r2, [r2, #0]
 800cfb6:	b2d2      	uxtb	r2, r2
 800cfb8:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfbe:	1c5a      	adds	r2, r3, #1
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfc8:	1e5a      	subs	r2, r3, #1
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d107      	bne.n	800cfe6 <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	681a      	ldr	r2, [r3, #0]
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800cfe4:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f000 faa7 	bl	800d53a <HAL_OSPI_FifoThresholdCallback>
 800cfec:	e0e7      	b.n	800d1be <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 800cfee:	693b      	ldr	r3, [r7, #16]
 800cff0:	f003 0302 	and.w	r3, r3, #2
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d067      	beq.n	800d0c8 <HAL_OSPI_IRQHandler+0x180>
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d062      	beq.n	800d0c8 <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	2b28      	cmp	r3, #40	@ 0x28
 800d006:	d131      	bne.n	800d06c <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d015      	beq.n	800d03c <HAL_OSPI_IRQHandler+0xf4>
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800d016:	2b00      	cmp	r3, #0
 800d018:	d010      	beq.n	800d03c <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d01e:	697a      	ldr	r2, [r7, #20]
 800d020:	7812      	ldrb	r2, [r2, #0]
 800d022:	b2d2      	uxtb	r2, r2
 800d024:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d02a:	1c5a      	adds	r2, r3, #1
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d034:	1e5a      	subs	r2, r3, #1
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d03a:	e0bd      	b.n	800d1b8 <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d040:	2b00      	cmp	r3, #0
 800d042:	f040 80b9 	bne.w	800d1b8 <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	2202      	movs	r2, #2
 800d04c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	681a      	ldr	r2, [r3, #0]
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d05c:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2202      	movs	r2, #2
 800d062:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 fa7c 	bl	800d562 <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d06a:	e0a5      	b.n	800d1b8 <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	2202      	movs	r2, #2
 800d072:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	681a      	ldr	r2, [r3, #0]
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d082:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2202      	movs	r2, #2
 800d088:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	2b18      	cmp	r3, #24
 800d08e:	d103      	bne.n	800d098 <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f000 fa70 	bl	800d576 <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d096:	e08f      	b.n	800d1b8 <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	2b08      	cmp	r3, #8
 800d09c:	d103      	bne.n	800d0a6 <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f000 fa55 	bl	800d54e <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0a4:	e088      	b.n	800d1b8 <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d0ac:	f040 8084 	bne.w	800d1b8 <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d103      	bne.n	800d0c0 <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 fa34 	bl	800d526 <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0be:	e07b      	b.n	800d1b8 <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f000 fa26 	bl	800d512 <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0c6:	e077      	b.n	800d1b8 <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	f003 0308 	and.w	r3, r3, #8
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d01e      	beq.n	800d110 <HAL_OSPI_IRQHandler+0x1c8>
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d019      	beq.n	800d110 <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	2208      	movs	r2, #8
 800d0e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d00a      	beq.n	800d108 <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	681a      	ldr	r2, [r3, #0]
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800d100:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2202      	movs	r2, #2
 800d106:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f000 fa3e 	bl	800d58a <HAL_OSPI_StatusMatchCallback>
 800d10e:	e056      	b.n	800d1be <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	f003 0301 	and.w	r3, r3, #1
 800d116:	2b00      	cmp	r3, #0
 800d118:	d03c      	beq.n	800d194 <HAL_OSPI_IRQHandler+0x24c>
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d120:	2b00      	cmp	r3, #0
 800d122:	d037      	beq.n	800d194 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2201      	movs	r2, #1
 800d12a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800d13a:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2202      	movs	r2, #2
 800d140:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f003 0304 	and.w	r3, r3, #4
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d01a      	beq.n	800d186 <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	681a      	ldr	r2, [r3, #0]
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f022 0204 	bic.w	r2, r2, #4
 800d15e:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d164:	4a18      	ldr	r2, [pc, #96]	@ (800d1c8 <HAL_OSPI_IRQHandler+0x280>)
 800d166:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d16c:	4618      	mov	r0, r3
 800d16e:	f7ff fe08 	bl	800cd82 <HAL_MDMA_Abort_IT>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d021      	beq.n	800d1bc <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2202      	movs	r2, #2
 800d17c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
 800d17e:	6878      	ldr	r0, [r7, #4]
 800d180:	f000 f9c7 	bl	800d512 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d184:	e01a      	b.n	800d1bc <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2202      	movs	r2, #2
 800d18a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f000 f9c0 	bl	800d512 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d192:	e013      	b.n	800d1bc <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	f003 0310 	and.w	r3, r3, #16
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00f      	beq.n	800d1be <HAL_OSPI_IRQHandler+0x276>
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d00a      	beq.n	800d1be <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	2210      	movs	r2, #16
 800d1ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 f9f4 	bl	800d59e <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d1b6:	e002      	b.n	800d1be <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d1b8:	bf00      	nop
 800d1ba:	e000      	b.n	800d1be <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d1bc:	bf00      	nop
}
 800d1be:	bf00      	nop
 800d1c0:	3718      	adds	r7, #24
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bd80      	pop	{r7, pc}
 800d1c6:	bf00      	nop
 800d1c8:	0800dfa9 	.word	0x0800dfa9

0800d1cc <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08a      	sub	sp, #40	@ 0x28
 800d1d0:	af02      	add	r7, sp, #8
 800d1d2:	60f8      	str	r0, [r7, #12]
 800d1d4:	60b9      	str	r1, [r7, #8]
 800d1d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800d1d8:	f7f8 fc68 	bl	8005aac <HAL_GetTick>
 800d1dc:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1e2:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1e8:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800d1ea:	697b      	ldr	r3, [r7, #20]
 800d1ec:	2b02      	cmp	r3, #2
 800d1ee:	d104      	bne.n	800d1fa <HAL_OSPI_Command+0x2e>
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	68db      	ldr	r3, [r3, #12]
 800d1f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d1f8:	d115      	bne.n	800d226 <HAL_OSPI_Command+0x5a>
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	2b14      	cmp	r3, #20
 800d1fe:	d107      	bne.n	800d210 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	2b02      	cmp	r3, #2
 800d206:	d00e      	beq.n	800d226 <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	2b03      	cmp	r3, #3
 800d20e:	d00a      	beq.n	800d226 <HAL_OSPI_Command+0x5a>
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	2b24      	cmp	r3, #36	@ 0x24
 800d214:	d15b      	bne.n	800d2ce <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2b01      	cmp	r3, #1
 800d21c:	d003      	beq.n	800d226 <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d222:	2b03      	cmp	r3, #3
 800d224:	d153      	bne.n	800d2ce <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	9300      	str	r3, [sp, #0]
 800d22a:	69bb      	ldr	r3, [r7, #24]
 800d22c:	2200      	movs	r2, #0
 800d22e:	2120      	movs	r1, #32
 800d230:	68f8      	ldr	r0, [r7, #12]
 800d232:	f000 fef5 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800d236:	4603      	mov	r3, r0
 800d238:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800d23a:	7ffb      	ldrb	r3, [r7, #31]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d14c      	bne.n	800d2da <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2200      	movs	r2, #0
 800d244:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800d246:	68b9      	ldr	r1, [r7, #8]
 800d248:	68f8      	ldr	r0, [r7, #12]
 800d24a:	f000 ff21 	bl	800e090 <OSPI_ConfigCmd>
 800d24e:	4603      	mov	r3, r0
 800d250:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800d252:	7ffb      	ldrb	r3, [r7, #31]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d140      	bne.n	800d2da <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d10e      	bne.n	800d27e <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	9300      	str	r3, [sp, #0]
 800d264:	69bb      	ldr	r3, [r7, #24]
 800d266:	2201      	movs	r2, #1
 800d268:	2102      	movs	r1, #2
 800d26a:	68f8      	ldr	r0, [r7, #12]
 800d26c:	f000 fed8 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800d270:	4603      	mov	r3, r0
 800d272:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	2202      	movs	r2, #2
 800d27a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800d27c:	e02d      	b.n	800d2da <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d103      	bne.n	800d28e <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2204      	movs	r2, #4
 800d28a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d28c:	e025      	b.n	800d2da <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800d28e:	68bb      	ldr	r3, [r7, #8]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	2b01      	cmp	r3, #1
 800d294:	d10b      	bne.n	800d2ae <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d29a:	2b24      	cmp	r3, #36	@ 0x24
 800d29c:	d103      	bne.n	800d2a6 <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	2204      	movs	r2, #4
 800d2a2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2a4:	e019      	b.n	800d2da <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	2214      	movs	r2, #20
 800d2aa:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2ac:	e015      	b.n	800d2da <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	2b02      	cmp	r3, #2
 800d2b4:	d111      	bne.n	800d2da <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2ba:	2b14      	cmp	r3, #20
 800d2bc:	d103      	bne.n	800d2c6 <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	2204      	movs	r2, #4
 800d2c2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2c4:	e009      	b.n	800d2da <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	2224      	movs	r2, #36	@ 0x24
 800d2ca:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2cc:	e005      	b.n	800d2da <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	2210      	movs	r2, #16
 800d2d6:	655a      	str	r2, [r3, #84]	@ 0x54
 800d2d8:	e000      	b.n	800d2dc <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 800d2da:	bf00      	nop
  }

  /* Return function status */
  return status;
 800d2dc:	7ffb      	ldrb	r3, [r7, #31]
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3720      	adds	r7, #32
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}

0800d2e6 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d2e6:	b580      	push	{r7, lr}
 800d2e8:	b08a      	sub	sp, #40	@ 0x28
 800d2ea:	af02      	add	r7, sp, #8
 800d2ec:	60f8      	str	r0, [r7, #12]
 800d2ee:	60b9      	str	r1, [r7, #8]
 800d2f0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d2f2:	f7f8 fbdb 	bl	8005aac <HAL_GetTick>
 800d2f6:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	3350      	adds	r3, #80	@ 0x50
 800d2fe:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d105      	bne.n	800d312 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800d306:	2301      	movs	r3, #1
 800d308:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	2208      	movs	r2, #8
 800d30e:	655a      	str	r2, [r3, #84]	@ 0x54
 800d310:	e057      	b.n	800d3c2 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d316:	2b04      	cmp	r3, #4
 800d318:	d14e      	bne.n	800d3b8 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d320:	1c5a      	adds	r2, r3, #1
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	68ba      	ldr	r2, [r7, #8]
 800d332:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	681a      	ldr	r2, [r3, #0]
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800d342:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	9300      	str	r3, [sp, #0]
 800d348:	69bb      	ldr	r3, [r7, #24]
 800d34a:	2201      	movs	r2, #1
 800d34c:	2104      	movs	r1, #4
 800d34e:	68f8      	ldr	r0, [r7, #12]
 800d350:	f000 fe66 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800d354:	4603      	mov	r3, r0
 800d356:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800d358:	7ffb      	ldrb	r3, [r7, #31]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d113      	bne.n	800d386 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d362:	781a      	ldrb	r2, [r3, #0]
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d36c:	1c5a      	adds	r2, r3, #1
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d376:	1e5a      	subs	r2, r3, #1
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d380:	2b00      	cmp	r3, #0
 800d382:	d1df      	bne.n	800d344 <HAL_OSPI_Transmit+0x5e>
 800d384:	e000      	b.n	800d388 <HAL_OSPI_Transmit+0xa2>
          break;
 800d386:	bf00      	nop

      if (status == HAL_OK)
 800d388:	7ffb      	ldrb	r3, [r7, #31]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d119      	bne.n	800d3c2 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	9300      	str	r3, [sp, #0]
 800d392:	69bb      	ldr	r3, [r7, #24]
 800d394:	2201      	movs	r2, #1
 800d396:	2102      	movs	r1, #2
 800d398:	68f8      	ldr	r0, [r7, #12]
 800d39a:	f000 fe41 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800d3a2:	7ffb      	ldrb	r3, [r7, #31]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d10c      	bne.n	800d3c2 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	2202      	movs	r2, #2
 800d3ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	2202      	movs	r2, #2
 800d3b4:	651a      	str	r2, [r3, #80]	@ 0x50
 800d3b6:	e004      	b.n	800d3c2 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2210      	movs	r2, #16
 800d3c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d3c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3720      	adds	r7, #32
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}

0800d3cc <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b08c      	sub	sp, #48	@ 0x30
 800d3d0:	af02      	add	r7, sp, #8
 800d3d2:	60f8      	str	r0, [r7, #12]
 800d3d4:	60b9      	str	r1, [r7, #8]
 800d3d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d3d8:	f7f8 fb68 	bl	8005aac <HAL_GetTick>
 800d3dc:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	3350      	adds	r3, #80	@ 0x50
 800d3e4:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d3ec:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d3f6:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d106      	bne.n	800d40c <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800d3fe:	2301      	movs	r3, #1
 800d400:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	2208      	movs	r2, #8
 800d408:	655a      	str	r2, [r3, #84]	@ 0x54
 800d40a:	e07c      	b.n	800d506 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d410:	2b04      	cmp	r3, #4
 800d412:	d172      	bne.n	800d4fa <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d41a:	1c5a      	adds	r2, r3, #1
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	68ba      	ldr	r2, [r7, #8]
 800d42c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d440:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	68db      	ldr	r3, [r3, #12]
 800d446:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d44a:	d104      	bne.n	800d456 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	69ba      	ldr	r2, [r7, #24]
 800d452:	649a      	str	r2, [r3, #72]	@ 0x48
 800d454:	e011      	b.n	800d47a <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800d45e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d462:	2b00      	cmp	r3, #0
 800d464:	d004      	beq.n	800d470 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	69ba      	ldr	r2, [r7, #24]
 800d46c:	649a      	str	r2, [r3, #72]	@ 0x48
 800d46e:	e004      	b.n	800d47a <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	697a      	ldr	r2, [r7, #20]
 800d476:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	9300      	str	r3, [sp, #0]
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	2201      	movs	r2, #1
 800d482:	2106      	movs	r1, #6
 800d484:	68f8      	ldr	r0, [r7, #12]
 800d486:	f000 fdcb 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800d48a:	4603      	mov	r3, r0
 800d48c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800d490:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d494:	2b00      	cmp	r3, #0
 800d496:	d114      	bne.n	800d4c2 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d49c:	69fa      	ldr	r2, [r7, #28]
 800d49e:	7812      	ldrb	r2, [r2, #0]
 800d4a0:	b2d2      	uxtb	r2, r2
 800d4a2:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4a8:	1c5a      	adds	r2, r3, #1
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4b2:	1e5a      	subs	r2, r3, #1
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d1dc      	bne.n	800d47a <HAL_OSPI_Receive+0xae>
 800d4c0:	e000      	b.n	800d4c4 <HAL_OSPI_Receive+0xf8>
          break;
 800d4c2:	bf00      	nop

      if (status == HAL_OK)
 800d4c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d11c      	bne.n	800d506 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	9300      	str	r3, [sp, #0]
 800d4d0:	6a3b      	ldr	r3, [r7, #32]
 800d4d2:	2201      	movs	r2, #1
 800d4d4:	2102      	movs	r1, #2
 800d4d6:	68f8      	ldr	r0, [r7, #12]
 800d4d8:	f000 fda2 	bl	800e020 <OSPI_WaitFlagStateUntilTimeout>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800d4e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d10d      	bne.n	800d506 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	2202      	movs	r2, #2
 800d4f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	2202      	movs	r2, #2
 800d4f6:	651a      	str	r2, [r3, #80]	@ 0x50
 800d4f8:	e005      	b.n	800d506 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	2210      	movs	r2, #16
 800d504:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d506:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	3728      	adds	r7, #40	@ 0x28
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}

0800d512 <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
 800d512:	b480      	push	{r7}
 800d514:	b083      	sub	sp, #12
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
 800d51a:	bf00      	nop
 800d51c:	370c      	adds	r7, #12
 800d51e:	46bd      	mov	sp, r7
 800d520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d524:	4770      	bx	lr

0800d526 <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d526:	b480      	push	{r7}
 800d528:	b083      	sub	sp, #12
 800d52a:	af00      	add	r7, sp, #0
 800d52c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
 800d52e:	bf00      	nop
 800d530:	370c      	adds	r7, #12
 800d532:	46bd      	mov	sp, r7
 800d534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d538:	4770      	bx	lr

0800d53a <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
 800d53a:	b480      	push	{r7}
 800d53c:	b083      	sub	sp, #12
 800d53e:	af00      	add	r7, sp, #0
 800d540:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800d542:	bf00      	nop
 800d544:	370c      	adds	r7, #12
 800d546:	46bd      	mov	sp, r7
 800d548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54c:	4770      	bx	lr

0800d54e <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d54e:	b480      	push	{r7}
 800d550:	b083      	sub	sp, #12
 800d552:	af00      	add	r7, sp, #0
 800d554:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800d556:	bf00      	nop
 800d558:	370c      	adds	r7, #12
 800d55a:	46bd      	mov	sp, r7
 800d55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d560:	4770      	bx	lr

0800d562 <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d562:	b480      	push	{r7}
 800d564:	b083      	sub	sp, #12
 800d566:	af00      	add	r7, sp, #0
 800d568:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
 800d56a:	bf00      	nop
 800d56c:	370c      	adds	r7, #12
 800d56e:	46bd      	mov	sp, r7
 800d570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d574:	4770      	bx	lr

0800d576 <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d576:	b480      	push	{r7}
 800d578:	b083      	sub	sp, #12
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
 800d57e:	bf00      	nop
 800d580:	370c      	adds	r7, #12
 800d582:	46bd      	mov	sp, r7
 800d584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d588:	4770      	bx	lr

0800d58a <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
 800d58a:	b480      	push	{r7}
 800d58c:	b083      	sub	sp, #12
 800d58e:	af00      	add	r7, sp, #0
 800d590:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800d592:	bf00      	nop
 800d594:	370c      	adds	r7, #12
 800d596:	46bd      	mov	sp, r7
 800d598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59c:	4770      	bx	lr

0800d59e <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
 800d59e:	b480      	push	{r7}
 800d5a0:	b083      	sub	sp, #12
 800d5a2:	af00      	add	r7, sp, #0
 800d5a4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
 800d5a6:	bf00      	nop
 800d5a8:	370c      	adds	r7, #12
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b0:	4770      	bx	lr

0800d5b2 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800d5b2:	b480      	push	{r7}
 800d5b4:	b083      	sub	sp, #12
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	6078      	str	r0, [r7, #4]
 800d5ba:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	683a      	ldr	r2, [r7, #0]
 800d5c0:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 800d5c2:	2300      	movs	r3, #0
}
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	370c      	adds	r7, #12
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ce:	4770      	bx	lr

0800d5d0 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b094      	sub	sp, #80	@ 0x50
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	60f8      	str	r0, [r7, #12]
 800d5d8:	60b9      	str	r1, [r7, #8]
 800d5da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	4a9d      	ldr	r2, [pc, #628]	@ (800d864 <HAL_OSPIM_Config+0x294>)
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d105      	bne.n	800d5fe <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800d5fc:	e004      	b.n	800d608 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800d5fe:	2301      	movs	r3, #1
 800d600:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800d602:	2300      	movs	r3, #0
 800d604:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d608:	2300      	movs	r3, #0
 800d60a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d60e:	e01d      	b.n	800d64c <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800d610:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d614:	3301      	adds	r3, #1
 800d616:	b2d8      	uxtb	r0, r3
 800d618:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800d61c:	f107 0114 	add.w	r1, r7, #20
 800d620:	4613      	mov	r3, r2
 800d622:	005b      	lsls	r3, r3, #1
 800d624:	4413      	add	r3, r2
 800d626:	00db      	lsls	r3, r3, #3
 800d628:	440b      	add	r3, r1
 800d62a:	4619      	mov	r1, r3
 800d62c:	f000 feaa 	bl	800e384 <OSPIM_GetConfig>
 800d630:	4603      	mov	r3, r0
 800d632:	2b00      	cmp	r3, #0
 800d634:	d005      	beq.n	800d642 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800d636:	2301      	movs	r3, #1
 800d638:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2208      	movs	r2, #8
 800d640:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d642:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d646:	3301      	adds	r3, #1
 800d648:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d64c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d650:	2b01      	cmp	r3, #1
 800d652:	d9dd      	bls.n	800d610 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800d654:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d658:	2b00      	cmp	r3, #0
 800d65a:	f040 8499 	bne.w	800df90 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800d65e:	4b81      	ldr	r3, [pc, #516]	@ (800d864 <HAL_OSPIM_Config+0x294>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f003 0301 	and.w	r3, r3, #1
 800d666:	2b00      	cmp	r3, #0
 800d668:	d00b      	beq.n	800d682 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800d66a:	4b7e      	ldr	r3, [pc, #504]	@ (800d864 <HAL_OSPIM_Config+0x294>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	4a7d      	ldr	r2, [pc, #500]	@ (800d864 <HAL_OSPIM_Config+0x294>)
 800d670:	f023 0301 	bic.w	r3, r3, #1
 800d674:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800d676:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d67a:	f043 0301 	orr.w	r3, r3, #1
 800d67e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800d682:	4b79      	ldr	r3, [pc, #484]	@ (800d868 <HAL_OSPIM_Config+0x298>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f003 0301 	and.w	r3, r3, #1
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d00b      	beq.n	800d6a6 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800d68e:	4b76      	ldr	r3, [pc, #472]	@ (800d868 <HAL_OSPIM_Config+0x298>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	4a75      	ldr	r2, [pc, #468]	@ (800d868 <HAL_OSPIM_Config+0x298>)
 800d694:	f023 0301 	bic.w	r3, r3, #1
 800d698:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800d69a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d69e:	f043 0302 	orr.w	r3, r3, #2
 800d6a2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800d6a6:	4971      	ldr	r1, [pc, #452]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d6a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6aa:	4613      	mov	r3, r2
 800d6ac:	005b      	lsls	r3, r3, #1
 800d6ae:	4413      	add	r3, r2
 800d6b0:	00db      	lsls	r3, r3, #3
 800d6b2:	3350      	adds	r3, #80	@ 0x50
 800d6b4:	443b      	add	r3, r7
 800d6b6:	3b34      	subs	r3, #52	@ 0x34
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	3b01      	subs	r3, #1
 800d6bc:	009b      	lsls	r3, r3, #2
 800d6be:	440b      	add	r3, r1
 800d6c0:	6859      	ldr	r1, [r3, #4]
 800d6c2:	486a      	ldr	r0, [pc, #424]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d6c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6c6:	4613      	mov	r3, r2
 800d6c8:	005b      	lsls	r3, r3, #1
 800d6ca:	4413      	add	r3, r2
 800d6cc:	00db      	lsls	r3, r3, #3
 800d6ce:	3350      	adds	r3, #80	@ 0x50
 800d6d0:	443b      	add	r3, r7
 800d6d2:	3b34      	subs	r3, #52	@ 0x34
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	3b01      	subs	r3, #1
 800d6d8:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800d6dc:	009b      	lsls	r3, r3, #2
 800d6de:	4403      	add	r3, r0
 800d6e0:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800d6e2:	4b62      	ldr	r3, [pc, #392]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f003 0301 	and.w	r3, r3, #1
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	f000 80c0 	beq.w	800d870 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800d6f0:	4b5e      	ldr	r3, [pc, #376]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	4a5d      	ldr	r2, [pc, #372]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d6f6:	f023 0301 	bic.w	r3, r3, #1
 800d6fa:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800d6fc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d700:	2b01      	cmp	r3, #1
 800d702:	f040 8162 	bne.w	800d9ca <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800d706:	4959      	ldr	r1, [pc, #356]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d708:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d70c:	4613      	mov	r3, r2
 800d70e:	005b      	lsls	r3, r3, #1
 800d710:	4413      	add	r3, r2
 800d712:	00db      	lsls	r3, r3, #3
 800d714:	3350      	adds	r3, #80	@ 0x50
 800d716:	443b      	add	r3, r7
 800d718:	3b3c      	subs	r3, #60	@ 0x3c
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	3b01      	subs	r3, #1
 800d71e:	009b      	lsls	r3, r3, #2
 800d720:	440b      	add	r3, r1
 800d722:	6859      	ldr	r1, [r3, #4]
 800d724:	4851      	ldr	r0, [pc, #324]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d726:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d72a:	4613      	mov	r3, r2
 800d72c:	005b      	lsls	r3, r3, #1
 800d72e:	4413      	add	r3, r2
 800d730:	00db      	lsls	r3, r3, #3
 800d732:	3350      	adds	r3, #80	@ 0x50
 800d734:	443b      	add	r3, r7
 800d736:	3b3c      	subs	r3, #60	@ 0x3c
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	3b01      	subs	r3, #1
 800d73c:	f041 0202 	orr.w	r2, r1, #2
 800d740:	009b      	lsls	r3, r3, #2
 800d742:	4403      	add	r3, r0
 800d744:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800d746:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d74a:	4613      	mov	r3, r2
 800d74c:	005b      	lsls	r3, r3, #1
 800d74e:	4413      	add	r3, r2
 800d750:	00db      	lsls	r3, r3, #3
 800d752:	3350      	adds	r3, #80	@ 0x50
 800d754:	443b      	add	r3, r7
 800d756:	3b38      	subs	r3, #56	@ 0x38
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d01f      	beq.n	800d79e <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800d75e:	4943      	ldr	r1, [pc, #268]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d760:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d764:	4613      	mov	r3, r2
 800d766:	005b      	lsls	r3, r3, #1
 800d768:	4413      	add	r3, r2
 800d76a:	00db      	lsls	r3, r3, #3
 800d76c:	3350      	adds	r3, #80	@ 0x50
 800d76e:	443b      	add	r3, r7
 800d770:	3b38      	subs	r3, #56	@ 0x38
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	3b01      	subs	r3, #1
 800d776:	009b      	lsls	r3, r3, #2
 800d778:	440b      	add	r3, r1
 800d77a:	6859      	ldr	r1, [r3, #4]
 800d77c:	483b      	ldr	r0, [pc, #236]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d77e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d782:	4613      	mov	r3, r2
 800d784:	005b      	lsls	r3, r3, #1
 800d786:	4413      	add	r3, r2
 800d788:	00db      	lsls	r3, r3, #3
 800d78a:	3350      	adds	r3, #80	@ 0x50
 800d78c:	443b      	add	r3, r7
 800d78e:	3b38      	subs	r3, #56	@ 0x38
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	3b01      	subs	r3, #1
 800d794:	f041 0220 	orr.w	r2, r1, #32
 800d798:	009b      	lsls	r3, r3, #2
 800d79a:	4403      	add	r3, r0
 800d79c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d79e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7a2:	4613      	mov	r3, r2
 800d7a4:	005b      	lsls	r3, r3, #1
 800d7a6:	4413      	add	r3, r2
 800d7a8:	00db      	lsls	r3, r3, #3
 800d7aa:	3350      	adds	r3, #80	@ 0x50
 800d7ac:	443b      	add	r3, r7
 800d7ae:	3b30      	subs	r3, #48	@ 0x30
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d023      	beq.n	800d7fe <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d7b6:	492d      	ldr	r1, [pc, #180]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d7b8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7bc:	4613      	mov	r3, r2
 800d7be:	005b      	lsls	r3, r3, #1
 800d7c0:	4413      	add	r3, r2
 800d7c2:	00db      	lsls	r3, r3, #3
 800d7c4:	3350      	adds	r3, #80	@ 0x50
 800d7c6:	443b      	add	r3, r7
 800d7c8:	3b30      	subs	r3, #48	@ 0x30
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	3b01      	subs	r3, #1
 800d7ce:	f003 0301 	and.w	r3, r3, #1
 800d7d2:	009b      	lsls	r3, r3, #2
 800d7d4:	440b      	add	r3, r1
 800d7d6:	6859      	ldr	r1, [r3, #4]
 800d7d8:	4824      	ldr	r0, [pc, #144]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d7da:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7de:	4613      	mov	r3, r2
 800d7e0:	005b      	lsls	r3, r3, #1
 800d7e2:	4413      	add	r3, r2
 800d7e4:	00db      	lsls	r3, r3, #3
 800d7e6:	3350      	adds	r3, #80	@ 0x50
 800d7e8:	443b      	add	r3, r7
 800d7ea:	3b30      	subs	r3, #48	@ 0x30
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	3b01      	subs	r3, #1
 800d7f0:	f003 0301 	and.w	r3, r3, #1
 800d7f4:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 800d7f8:	009b      	lsls	r3, r3, #2
 800d7fa:	4403      	add	r3, r0
 800d7fc:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d7fe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d802:	4613      	mov	r3, r2
 800d804:	005b      	lsls	r3, r3, #1
 800d806:	4413      	add	r3, r2
 800d808:	00db      	lsls	r3, r3, #3
 800d80a:	3350      	adds	r3, #80	@ 0x50
 800d80c:	443b      	add	r3, r7
 800d80e:	3b2c      	subs	r3, #44	@ 0x2c
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	2b00      	cmp	r3, #0
 800d814:	f000 80d9 	beq.w	800d9ca <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d818:	4914      	ldr	r1, [pc, #80]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d81a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d81e:	4613      	mov	r3, r2
 800d820:	005b      	lsls	r3, r3, #1
 800d822:	4413      	add	r3, r2
 800d824:	00db      	lsls	r3, r3, #3
 800d826:	3350      	adds	r3, #80	@ 0x50
 800d828:	443b      	add	r3, r7
 800d82a:	3b2c      	subs	r3, #44	@ 0x2c
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	3b01      	subs	r3, #1
 800d830:	f003 0301 	and.w	r3, r3, #1
 800d834:	009b      	lsls	r3, r3, #2
 800d836:	440b      	add	r3, r1
 800d838:	6859      	ldr	r1, [r3, #4]
 800d83a:	480c      	ldr	r0, [pc, #48]	@ (800d86c <HAL_OSPIM_Config+0x29c>)
 800d83c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d840:	4613      	mov	r3, r2
 800d842:	005b      	lsls	r3, r3, #1
 800d844:	4413      	add	r3, r2
 800d846:	00db      	lsls	r3, r3, #3
 800d848:	3350      	adds	r3, #80	@ 0x50
 800d84a:	443b      	add	r3, r7
 800d84c:	3b2c      	subs	r3, #44	@ 0x2c
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	3b01      	subs	r3, #1
 800d852:	f003 0301 	and.w	r3, r3, #1
 800d856:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800d85a:	009b      	lsls	r3, r3, #2
 800d85c:	4403      	add	r3, r0
 800d85e:	605a      	str	r2, [r3, #4]
 800d860:	e0b3      	b.n	800d9ca <HAL_OSPIM_Config+0x3fa>
 800d862:	bf00      	nop
 800d864:	52005000 	.word	0x52005000
 800d868:	5200a000 	.word	0x5200a000
 800d86c:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800d870:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d872:	4613      	mov	r3, r2
 800d874:	005b      	lsls	r3, r3, #1
 800d876:	4413      	add	r3, r2
 800d878:	00db      	lsls	r3, r3, #3
 800d87a:	3350      	adds	r3, #80	@ 0x50
 800d87c:	443b      	add	r3, r7
 800d87e:	3b3c      	subs	r3, #60	@ 0x3c
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	2b00      	cmp	r3, #0
 800d884:	f000 80a1 	beq.w	800d9ca <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800d888:	4995      	ldr	r1, [pc, #596]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d88a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d88c:	4613      	mov	r3, r2
 800d88e:	005b      	lsls	r3, r3, #1
 800d890:	4413      	add	r3, r2
 800d892:	00db      	lsls	r3, r3, #3
 800d894:	3350      	adds	r3, #80	@ 0x50
 800d896:	443b      	add	r3, r7
 800d898:	3b3c      	subs	r3, #60	@ 0x3c
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	3b01      	subs	r3, #1
 800d89e:	009b      	lsls	r3, r3, #2
 800d8a0:	440b      	add	r3, r1
 800d8a2:	6859      	ldr	r1, [r3, #4]
 800d8a4:	488e      	ldr	r0, [pc, #568]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d8a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8a8:	4613      	mov	r3, r2
 800d8aa:	005b      	lsls	r3, r3, #1
 800d8ac:	4413      	add	r3, r2
 800d8ae:	00db      	lsls	r3, r3, #3
 800d8b0:	3350      	adds	r3, #80	@ 0x50
 800d8b2:	443b      	add	r3, r7
 800d8b4:	3b3c      	subs	r3, #60	@ 0x3c
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	3b01      	subs	r3, #1
 800d8ba:	f021 0201 	bic.w	r2, r1, #1
 800d8be:	009b      	lsls	r3, r3, #2
 800d8c0:	4403      	add	r3, r0
 800d8c2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800d8c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8c6:	4613      	mov	r3, r2
 800d8c8:	005b      	lsls	r3, r3, #1
 800d8ca:	4413      	add	r3, r2
 800d8cc:	00db      	lsls	r3, r3, #3
 800d8ce:	3350      	adds	r3, #80	@ 0x50
 800d8d0:	443b      	add	r3, r7
 800d8d2:	3b38      	subs	r3, #56	@ 0x38
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d01d      	beq.n	800d916 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800d8da:	4981      	ldr	r1, [pc, #516]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d8dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8de:	4613      	mov	r3, r2
 800d8e0:	005b      	lsls	r3, r3, #1
 800d8e2:	4413      	add	r3, r2
 800d8e4:	00db      	lsls	r3, r3, #3
 800d8e6:	3350      	adds	r3, #80	@ 0x50
 800d8e8:	443b      	add	r3, r7
 800d8ea:	3b38      	subs	r3, #56	@ 0x38
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	3b01      	subs	r3, #1
 800d8f0:	009b      	lsls	r3, r3, #2
 800d8f2:	440b      	add	r3, r1
 800d8f4:	6859      	ldr	r1, [r3, #4]
 800d8f6:	487a      	ldr	r0, [pc, #488]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d8f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8fa:	4613      	mov	r3, r2
 800d8fc:	005b      	lsls	r3, r3, #1
 800d8fe:	4413      	add	r3, r2
 800d900:	00db      	lsls	r3, r3, #3
 800d902:	3350      	adds	r3, #80	@ 0x50
 800d904:	443b      	add	r3, r7
 800d906:	3b38      	subs	r3, #56	@ 0x38
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	3b01      	subs	r3, #1
 800d90c:	f021 0210 	bic.w	r2, r1, #16
 800d910:	009b      	lsls	r3, r3, #2
 800d912:	4403      	add	r3, r0
 800d914:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d916:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d918:	4613      	mov	r3, r2
 800d91a:	005b      	lsls	r3, r3, #1
 800d91c:	4413      	add	r3, r2
 800d91e:	00db      	lsls	r3, r3, #3
 800d920:	3350      	adds	r3, #80	@ 0x50
 800d922:	443b      	add	r3, r7
 800d924:	3b30      	subs	r3, #48	@ 0x30
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d021      	beq.n	800d970 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800d92c:	496c      	ldr	r1, [pc, #432]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d92e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d930:	4613      	mov	r3, r2
 800d932:	005b      	lsls	r3, r3, #1
 800d934:	4413      	add	r3, r2
 800d936:	00db      	lsls	r3, r3, #3
 800d938:	3350      	adds	r3, #80	@ 0x50
 800d93a:	443b      	add	r3, r7
 800d93c:	3b30      	subs	r3, #48	@ 0x30
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	3b01      	subs	r3, #1
 800d942:	f003 0301 	and.w	r3, r3, #1
 800d946:	009b      	lsls	r3, r3, #2
 800d948:	440b      	add	r3, r1
 800d94a:	6859      	ldr	r1, [r3, #4]
 800d94c:	4864      	ldr	r0, [pc, #400]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d94e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d950:	4613      	mov	r3, r2
 800d952:	005b      	lsls	r3, r3, #1
 800d954:	4413      	add	r3, r2
 800d956:	00db      	lsls	r3, r3, #3
 800d958:	3350      	adds	r3, #80	@ 0x50
 800d95a:	443b      	add	r3, r7
 800d95c:	3b30      	subs	r3, #48	@ 0x30
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	3b01      	subs	r3, #1
 800d962:	f003 0301 	and.w	r3, r3, #1
 800d966:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	4403      	add	r3, r0
 800d96e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d970:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d972:	4613      	mov	r3, r2
 800d974:	005b      	lsls	r3, r3, #1
 800d976:	4413      	add	r3, r2
 800d978:	00db      	lsls	r3, r3, #3
 800d97a:	3350      	adds	r3, #80	@ 0x50
 800d97c:	443b      	add	r3, r7
 800d97e:	3b2c      	subs	r3, #44	@ 0x2c
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d021      	beq.n	800d9ca <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800d986:	4956      	ldr	r1, [pc, #344]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d988:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d98a:	4613      	mov	r3, r2
 800d98c:	005b      	lsls	r3, r3, #1
 800d98e:	4413      	add	r3, r2
 800d990:	00db      	lsls	r3, r3, #3
 800d992:	3350      	adds	r3, #80	@ 0x50
 800d994:	443b      	add	r3, r7
 800d996:	3b2c      	subs	r3, #44	@ 0x2c
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	3b01      	subs	r3, #1
 800d99c:	f003 0301 	and.w	r3, r3, #1
 800d9a0:	009b      	lsls	r3, r3, #2
 800d9a2:	440b      	add	r3, r1
 800d9a4:	6859      	ldr	r1, [r3, #4]
 800d9a6:	484e      	ldr	r0, [pc, #312]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800d9a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9aa:	4613      	mov	r3, r2
 800d9ac:	005b      	lsls	r3, r3, #1
 800d9ae:	4413      	add	r3, r2
 800d9b0:	00db      	lsls	r3, r3, #3
 800d9b2:	3350      	adds	r3, #80	@ 0x50
 800d9b4:	443b      	add	r3, r7
 800d9b6:	3b2c      	subs	r3, #44	@ 0x2c
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	3b01      	subs	r3, #1
 800d9bc:	f003 0301 	and.w	r3, r3, #1
 800d9c0:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800d9c4:	009b      	lsls	r3, r3, #2
 800d9c6:	4403      	add	r3, r0
 800d9c8:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800d9ca:	68bb      	ldr	r3, [r7, #8]
 800d9cc:	6819      	ldr	r1, [r3, #0]
 800d9ce:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9d2:	4613      	mov	r3, r2
 800d9d4:	005b      	lsls	r3, r3, #1
 800d9d6:	4413      	add	r3, r2
 800d9d8:	00db      	lsls	r3, r3, #3
 800d9da:	3350      	adds	r3, #80	@ 0x50
 800d9dc:	443b      	add	r3, r7
 800d9de:	3b3c      	subs	r3, #60	@ 0x3c
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	4299      	cmp	r1, r3
 800d9e4:	d03c      	beq.n	800da60 <HAL_OSPIM_Config+0x490>
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	6899      	ldr	r1, [r3, #8]
 800d9ea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9ee:	4613      	mov	r3, r2
 800d9f0:	005b      	lsls	r3, r3, #1
 800d9f2:	4413      	add	r3, r2
 800d9f4:	00db      	lsls	r3, r3, #3
 800d9f6:	3350      	adds	r3, #80	@ 0x50
 800d9f8:	443b      	add	r3, r7
 800d9fa:	3b34      	subs	r3, #52	@ 0x34
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	4299      	cmp	r1, r3
 800da00:	d02e      	beq.n	800da60 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da02:	68bb      	ldr	r3, [r7, #8]
 800da04:	6859      	ldr	r1, [r3, #4]
 800da06:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da0a:	4613      	mov	r3, r2
 800da0c:	005b      	lsls	r3, r3, #1
 800da0e:	4413      	add	r3, r2
 800da10:	00db      	lsls	r3, r3, #3
 800da12:	3350      	adds	r3, #80	@ 0x50
 800da14:	443b      	add	r3, r7
 800da16:	3b38      	subs	r3, #56	@ 0x38
 800da18:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800da1a:	4299      	cmp	r1, r3
 800da1c:	d103      	bne.n	800da26 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d11c      	bne.n	800da60 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	68d9      	ldr	r1, [r3, #12]
 800da2a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da2e:	4613      	mov	r3, r2
 800da30:	005b      	lsls	r3, r3, #1
 800da32:	4413      	add	r3, r2
 800da34:	00db      	lsls	r3, r3, #3
 800da36:	3350      	adds	r3, #80	@ 0x50
 800da38:	443b      	add	r3, r7
 800da3a:	3b30      	subs	r3, #48	@ 0x30
 800da3c:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da3e:	4299      	cmp	r1, r3
 800da40:	d00e      	beq.n	800da60 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800da42:	68bb      	ldr	r3, [r7, #8]
 800da44:	6919      	ldr	r1, [r3, #16]
 800da46:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da4a:	4613      	mov	r3, r2
 800da4c:	005b      	lsls	r3, r3, #1
 800da4e:	4413      	add	r3, r2
 800da50:	00db      	lsls	r3, r3, #3
 800da52:	3350      	adds	r3, #80	@ 0x50
 800da54:	443b      	add	r3, r7
 800da56:	3b2c      	subs	r3, #44	@ 0x2c
 800da58:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800da5a:	4299      	cmp	r1, r3
 800da5c:	f040 810e 	bne.w	800dc7c <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	6819      	ldr	r1, [r3, #0]
 800da64:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da68:	4613      	mov	r3, r2
 800da6a:	005b      	lsls	r3, r3, #1
 800da6c:	4413      	add	r3, r2
 800da6e:	00db      	lsls	r3, r3, #3
 800da70:	3350      	adds	r3, #80	@ 0x50
 800da72:	443b      	add	r3, r7
 800da74:	3b3c      	subs	r3, #60	@ 0x3c
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	4299      	cmp	r1, r3
 800da7a:	d133      	bne.n	800dae4 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	6859      	ldr	r1, [r3, #4]
 800da80:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da84:	4613      	mov	r3, r2
 800da86:	005b      	lsls	r3, r3, #1
 800da88:	4413      	add	r3, r2
 800da8a:	00db      	lsls	r3, r3, #3
 800da8c:	3350      	adds	r3, #80	@ 0x50
 800da8e:	443b      	add	r3, r7
 800da90:	3b38      	subs	r3, #56	@ 0x38
 800da92:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800da94:	4299      	cmp	r1, r3
 800da96:	d125      	bne.n	800dae4 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	68d9      	ldr	r1, [r3, #12]
 800da9c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800daa0:	4613      	mov	r3, r2
 800daa2:	005b      	lsls	r3, r3, #1
 800daa4:	4413      	add	r3, r2
 800daa6:	00db      	lsls	r3, r3, #3
 800daa8:	3350      	adds	r3, #80	@ 0x50
 800daaa:	443b      	add	r3, r7
 800daac:	3b30      	subs	r3, #48	@ 0x30
 800daae:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800dab0:	4299      	cmp	r1, r3
 800dab2:	d117      	bne.n	800dae4 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	6919      	ldr	r1, [r3, #16]
 800dab8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dabc:	4613      	mov	r3, r2
 800dabe:	005b      	lsls	r3, r3, #1
 800dac0:	4413      	add	r3, r2
 800dac2:	00db      	lsls	r3, r3, #3
 800dac4:	3350      	adds	r3, #80	@ 0x50
 800dac6:	443b      	add	r3, r7
 800dac8:	3b2c      	subs	r3, #44	@ 0x2c
 800daca:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800dacc:	4299      	cmp	r1, r3
 800dace:	d109      	bne.n	800dae4 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800dad0:	4b03      	ldr	r3, [pc, #12]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	4a02      	ldr	r2, [pc, #8]	@ (800dae0 <HAL_OSPIM_Config+0x510>)
 800dad6:	f043 0301 	orr.w	r3, r3, #1
 800dada:	6013      	str	r3, [r2, #0]
 800dadc:	e0ce      	b.n	800dc7c <HAL_OSPIM_Config+0x6ac>
 800dade:	bf00      	nop
 800dae0:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800dae4:	49bb      	ldr	r1, [pc, #748]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dae6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800daea:	4613      	mov	r3, r2
 800daec:	005b      	lsls	r3, r3, #1
 800daee:	4413      	add	r3, r2
 800daf0:	00db      	lsls	r3, r3, #3
 800daf2:	3350      	adds	r3, #80	@ 0x50
 800daf4:	443b      	add	r3, r7
 800daf6:	3b3c      	subs	r3, #60	@ 0x3c
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	3b01      	subs	r3, #1
 800dafc:	009b      	lsls	r3, r3, #2
 800dafe:	440b      	add	r3, r1
 800db00:	6859      	ldr	r1, [r3, #4]
 800db02:	48b4      	ldr	r0, [pc, #720]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800db04:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db08:	4613      	mov	r3, r2
 800db0a:	005b      	lsls	r3, r3, #1
 800db0c:	4413      	add	r3, r2
 800db0e:	00db      	lsls	r3, r3, #3
 800db10:	3350      	adds	r3, #80	@ 0x50
 800db12:	443b      	add	r3, r7
 800db14:	3b3c      	subs	r3, #60	@ 0x3c
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	3b01      	subs	r3, #1
 800db1a:	f021 0201 	bic.w	r2, r1, #1
 800db1e:	009b      	lsls	r3, r3, #2
 800db20:	4403      	add	r3, r0
 800db22:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800db24:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db28:	4613      	mov	r3, r2
 800db2a:	005b      	lsls	r3, r3, #1
 800db2c:	4413      	add	r3, r2
 800db2e:	00db      	lsls	r3, r3, #3
 800db30:	3350      	adds	r3, #80	@ 0x50
 800db32:	443b      	add	r3, r7
 800db34:	3b38      	subs	r3, #56	@ 0x38
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d01f      	beq.n	800db7c <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800db3c:	49a5      	ldr	r1, [pc, #660]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800db3e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db42:	4613      	mov	r3, r2
 800db44:	005b      	lsls	r3, r3, #1
 800db46:	4413      	add	r3, r2
 800db48:	00db      	lsls	r3, r3, #3
 800db4a:	3350      	adds	r3, #80	@ 0x50
 800db4c:	443b      	add	r3, r7
 800db4e:	3b38      	subs	r3, #56	@ 0x38
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	3b01      	subs	r3, #1
 800db54:	009b      	lsls	r3, r3, #2
 800db56:	440b      	add	r3, r1
 800db58:	6859      	ldr	r1, [r3, #4]
 800db5a:	489e      	ldr	r0, [pc, #632]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800db5c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db60:	4613      	mov	r3, r2
 800db62:	005b      	lsls	r3, r3, #1
 800db64:	4413      	add	r3, r2
 800db66:	00db      	lsls	r3, r3, #3
 800db68:	3350      	adds	r3, #80	@ 0x50
 800db6a:	443b      	add	r3, r7
 800db6c:	3b38      	subs	r3, #56	@ 0x38
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	3b01      	subs	r3, #1
 800db72:	f021 0210 	bic.w	r2, r1, #16
 800db76:	009b      	lsls	r3, r3, #2
 800db78:	4403      	add	r3, r0
 800db7a:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800db7c:	4995      	ldr	r1, [pc, #596]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800db7e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db82:	4613      	mov	r3, r2
 800db84:	005b      	lsls	r3, r3, #1
 800db86:	4413      	add	r3, r2
 800db88:	00db      	lsls	r3, r3, #3
 800db8a:	3350      	adds	r3, #80	@ 0x50
 800db8c:	443b      	add	r3, r7
 800db8e:	3b34      	subs	r3, #52	@ 0x34
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	3b01      	subs	r3, #1
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	440b      	add	r3, r1
 800db98:	6859      	ldr	r1, [r3, #4]
 800db9a:	488e      	ldr	r0, [pc, #568]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800db9c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dba0:	4613      	mov	r3, r2
 800dba2:	005b      	lsls	r3, r3, #1
 800dba4:	4413      	add	r3, r2
 800dba6:	00db      	lsls	r3, r3, #3
 800dba8:	3350      	adds	r3, #80	@ 0x50
 800dbaa:	443b      	add	r3, r7
 800dbac:	3b34      	subs	r3, #52	@ 0x34
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	3b01      	subs	r3, #1
 800dbb2:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	4403      	add	r3, r0
 800dbba:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dbbc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbc0:	4613      	mov	r3, r2
 800dbc2:	005b      	lsls	r3, r3, #1
 800dbc4:	4413      	add	r3, r2
 800dbc6:	00db      	lsls	r3, r3, #3
 800dbc8:	3350      	adds	r3, #80	@ 0x50
 800dbca:	443b      	add	r3, r7
 800dbcc:	3b30      	subs	r3, #48	@ 0x30
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d023      	beq.n	800dc1c <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dbd4:	497f      	ldr	r1, [pc, #508]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dbd6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbda:	4613      	mov	r3, r2
 800dbdc:	005b      	lsls	r3, r3, #1
 800dbde:	4413      	add	r3, r2
 800dbe0:	00db      	lsls	r3, r3, #3
 800dbe2:	3350      	adds	r3, #80	@ 0x50
 800dbe4:	443b      	add	r3, r7
 800dbe6:	3b30      	subs	r3, #48	@ 0x30
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	3b01      	subs	r3, #1
 800dbec:	f003 0301 	and.w	r3, r3, #1
 800dbf0:	009b      	lsls	r3, r3, #2
 800dbf2:	440b      	add	r3, r1
 800dbf4:	6859      	ldr	r1, [r3, #4]
 800dbf6:	4877      	ldr	r0, [pc, #476]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dbf8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbfc:	4613      	mov	r3, r2
 800dbfe:	005b      	lsls	r3, r3, #1
 800dc00:	4413      	add	r3, r2
 800dc02:	00db      	lsls	r3, r3, #3
 800dc04:	3350      	adds	r3, #80	@ 0x50
 800dc06:	443b      	add	r3, r7
 800dc08:	3b30      	subs	r3, #48	@ 0x30
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3b01      	subs	r3, #1
 800dc0e:	f003 0301 	and.w	r3, r3, #1
 800dc12:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800dc16:	009b      	lsls	r3, r3, #2
 800dc18:	4403      	add	r3, r0
 800dc1a:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dc1c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc20:	4613      	mov	r3, r2
 800dc22:	005b      	lsls	r3, r3, #1
 800dc24:	4413      	add	r3, r2
 800dc26:	00db      	lsls	r3, r3, #3
 800dc28:	3350      	adds	r3, #80	@ 0x50
 800dc2a:	443b      	add	r3, r7
 800dc2c:	3b2c      	subs	r3, #44	@ 0x2c
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d023      	beq.n	800dc7c <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dc34:	4967      	ldr	r1, [pc, #412]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dc36:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc3a:	4613      	mov	r3, r2
 800dc3c:	005b      	lsls	r3, r3, #1
 800dc3e:	4413      	add	r3, r2
 800dc40:	00db      	lsls	r3, r3, #3
 800dc42:	3350      	adds	r3, #80	@ 0x50
 800dc44:	443b      	add	r3, r7
 800dc46:	3b2c      	subs	r3, #44	@ 0x2c
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	3b01      	subs	r3, #1
 800dc4c:	f003 0301 	and.w	r3, r3, #1
 800dc50:	009b      	lsls	r3, r3, #2
 800dc52:	440b      	add	r3, r1
 800dc54:	6859      	ldr	r1, [r3, #4]
 800dc56:	485f      	ldr	r0, [pc, #380]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dc58:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc5c:	4613      	mov	r3, r2
 800dc5e:	005b      	lsls	r3, r3, #1
 800dc60:	4413      	add	r3, r2
 800dc62:	00db      	lsls	r3, r3, #3
 800dc64:	3350      	adds	r3, #80	@ 0x50
 800dc66:	443b      	add	r3, r7
 800dc68:	3b2c      	subs	r3, #44	@ 0x2c
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	3b01      	subs	r3, #1
 800dc6e:	f003 0301 	and.w	r3, r3, #1
 800dc72:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800dc76:	009b      	lsls	r3, r3, #2
 800dc78:	4403      	add	r3, r0
 800dc7a:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800dc7c:	4a55      	ldr	r2, [pc, #340]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	689b      	ldr	r3, [r3, #8]
 800dc82:	3b01      	subs	r3, #1
 800dc84:	009b      	lsls	r3, r3, #2
 800dc86:	4413      	add	r3, r2
 800dc88:	685b      	ldr	r3, [r3, #4]
 800dc8a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc90:	025b      	lsls	r3, r3, #9
 800dc92:	431a      	orrs	r2, r3
 800dc94:	494f      	ldr	r1, [pc, #316]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	3b01      	subs	r3, #1
 800dc9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dca0:	009b      	lsls	r3, r3, #2
 800dca2:	440b      	add	r3, r1
 800dca4:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	695b      	ldr	r3, [r3, #20]
 800dcaa:	1e5a      	subs	r2, r3, #1
 800dcac:	4b49      	ldr	r3, [pc, #292]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	0c1b      	lsrs	r3, r3, #16
 800dcb2:	b2db      	uxtb	r3, r3
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	d90a      	bls.n	800dcce <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800dcb8:	4b46      	ldr	r3, [pc, #280]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	695b      	ldr	r3, [r3, #20]
 800dcc4:	3b01      	subs	r3, #1
 800dcc6:	041b      	lsls	r3, r3, #16
 800dcc8:	4942      	ldr	r1, [pc, #264]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dcca:	4313      	orrs	r3, r2
 800dccc:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800dcce:	4b41      	ldr	r3, [pc, #260]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	f003 0301 	and.w	r3, r3, #1
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	f000 809a 	beq.w	800de10 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800dcdc:	4a3d      	ldr	r2, [pc, #244]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	3b01      	subs	r3, #1
 800dce4:	009b      	lsls	r3, r3, #2
 800dce6:	4413      	add	r3, r2
 800dce8:	685b      	ldr	r3, [r3, #4]
 800dcea:	f023 0203 	bic.w	r2, r3, #3
 800dcee:	4939      	ldr	r1, [pc, #228]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dcf0:	68bb      	ldr	r3, [r7, #8]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	3b01      	subs	r3, #1
 800dcf6:	f042 0201 	orr.w	r2, r2, #1
 800dcfa:	009b      	lsls	r3, r3, #2
 800dcfc:	440b      	add	r3, r1
 800dcfe:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	685b      	ldr	r3, [r3, #4]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d011      	beq.n	800dd2c <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800dd08:	4a32      	ldr	r2, [pc, #200]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	3b01      	subs	r3, #1
 800dd10:	009b      	lsls	r3, r3, #2
 800dd12:	4413      	add	r3, r2
 800dd14:	685b      	ldr	r3, [r3, #4]
 800dd16:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dd1a:	492e      	ldr	r1, [pc, #184]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dd1c:	68bb      	ldr	r3, [r7, #8]
 800dd1e:	685b      	ldr	r3, [r3, #4]
 800dd20:	3b01      	subs	r3, #1
 800dd22:	f042 0210 	orr.w	r2, r2, #16
 800dd26:	009b      	lsls	r3, r3, #2
 800dd28:	440b      	add	r3, r1
 800dd2a:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	68db      	ldr	r3, [r3, #12]
 800dd30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d016      	beq.n	800dd66 <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd38:	4a26      	ldr	r2, [pc, #152]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	3b01      	subs	r3, #1
 800dd40:	f003 0301 	and.w	r3, r3, #1
 800dd44:	009b      	lsls	r3, r3, #2
 800dd46:	4413      	add	r3, r2
 800dd48:	685b      	ldr	r3, [r3, #4]
 800dd4a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800dd4e:	4921      	ldr	r1, [pc, #132]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	68db      	ldr	r3, [r3, #12]
 800dd54:	3b01      	subs	r3, #1
 800dd56:	f003 0301 	and.w	r3, r3, #1
 800dd5a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dd5e:	009b      	lsls	r3, r3, #2
 800dd60:	440b      	add	r3, r1
 800dd62:	605a      	str	r2, [r3, #4]
 800dd64:	e019      	b.n	800dd9a <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	68db      	ldr	r3, [r3, #12]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d015      	beq.n	800dd9a <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd6e:	4a19      	ldr	r2, [pc, #100]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	68db      	ldr	r3, [r3, #12]
 800dd74:	3b01      	subs	r3, #1
 800dd76:	f003 0301 	and.w	r3, r3, #1
 800dd7a:	009b      	lsls	r3, r3, #2
 800dd7c:	4413      	add	r3, r2
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800dd84:	4913      	ldr	r1, [pc, #76]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	68db      	ldr	r3, [r3, #12]
 800dd8a:	3b01      	subs	r3, #1
 800dd8c:	f003 0301 	and.w	r3, r3, #1
 800dd90:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	440b      	add	r3, r1
 800dd98:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	691b      	ldr	r3, [r3, #16]
 800dd9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d018      	beq.n	800ddd8 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dda6:	4a0b      	ldr	r2, [pc, #44]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	691b      	ldr	r3, [r3, #16]
 800ddac:	3b01      	subs	r3, #1
 800ddae:	f003 0301 	and.w	r3, r3, #1
 800ddb2:	009b      	lsls	r3, r3, #2
 800ddb4:	4413      	add	r3, r2
 800ddb6:	685b      	ldr	r3, [r3, #4]
 800ddb8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800ddbc:	4905      	ldr	r1, [pc, #20]	@ (800ddd4 <HAL_OSPIM_Config+0x804>)
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	3b01      	subs	r3, #1
 800ddc4:	f003 0301 	and.w	r3, r3, #1
 800ddc8:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	440b      	add	r3, r1
 800ddd0:	605a      	str	r2, [r3, #4]
 800ddd2:	e0c5      	b.n	800df60 <HAL_OSPIM_Config+0x990>
 800ddd4:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	691b      	ldr	r3, [r3, #16]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	f000 80bf 	beq.w	800df60 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dde2:	4a6e      	ldr	r2, [pc, #440]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	691b      	ldr	r3, [r3, #16]
 800dde8:	3b01      	subs	r3, #1
 800ddea:	f003 0301 	and.w	r3, r3, #1
 800ddee:	009b      	lsls	r3, r3, #2
 800ddf0:	4413      	add	r3, r2
 800ddf2:	685b      	ldr	r3, [r3, #4]
 800ddf4:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800ddf8:	4968      	ldr	r1, [pc, #416]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800ddfa:	68bb      	ldr	r3, [r7, #8]
 800ddfc:	691b      	ldr	r3, [r3, #16]
 800ddfe:	3b01      	subs	r3, #1
 800de00:	f003 0301 	and.w	r3, r3, #1
 800de04:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800de08:	009b      	lsls	r3, r3, #2
 800de0a:	440b      	add	r3, r1
 800de0c:	605a      	str	r2, [r3, #4]
 800de0e:	e0a7      	b.n	800df60 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800de10:	4a62      	ldr	r2, [pc, #392]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800de12:	68bb      	ldr	r3, [r7, #8]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	3b01      	subs	r3, #1
 800de18:	009b      	lsls	r3, r3, #2
 800de1a:	4413      	add	r3, r2
 800de1c:	685b      	ldr	r3, [r3, #4]
 800de1e:	f023 0203 	bic.w	r2, r3, #3
 800de22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de24:	005b      	lsls	r3, r3, #1
 800de26:	431a      	orrs	r2, r3
 800de28:	495c      	ldr	r1, [pc, #368]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	3b01      	subs	r3, #1
 800de30:	f042 0201 	orr.w	r2, r2, #1
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	440b      	add	r3, r1
 800de38:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800de3a:	68bb      	ldr	r3, [r7, #8]
 800de3c:	685b      	ldr	r3, [r3, #4]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d014      	beq.n	800de6c <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800de42:	4a56      	ldr	r2, [pc, #344]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	3b01      	subs	r3, #1
 800de4a:	009b      	lsls	r3, r3, #2
 800de4c:	4413      	add	r3, r2
 800de4e:	685b      	ldr	r3, [r3, #4]
 800de50:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800de54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de56:	015b      	lsls	r3, r3, #5
 800de58:	431a      	orrs	r2, r3
 800de5a:	4950      	ldr	r1, [pc, #320]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	3b01      	subs	r3, #1
 800de62:	f042 0210 	orr.w	r2, r2, #16
 800de66:	009b      	lsls	r3, r3, #2
 800de68:	440b      	add	r3, r1
 800de6a:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	68db      	ldr	r3, [r3, #12]
 800de70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800de74:	2b00      	cmp	r3, #0
 800de76:	d019      	beq.n	800deac <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de78:	4a48      	ldr	r2, [pc, #288]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	68db      	ldr	r3, [r3, #12]
 800de7e:	3b01      	subs	r3, #1
 800de80:	f003 0301 	and.w	r3, r3, #1
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	4413      	add	r3, r2
 800de88:	685b      	ldr	r3, [r3, #4]
 800de8a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800de8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de90:	049b      	lsls	r3, r3, #18
 800de92:	431a      	orrs	r2, r3
 800de94:	4941      	ldr	r1, [pc, #260]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	68db      	ldr	r3, [r3, #12]
 800de9a:	3b01      	subs	r3, #1
 800de9c:	f003 0301 	and.w	r3, r3, #1
 800dea0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	440b      	add	r3, r1
 800dea8:	605a      	str	r2, [r3, #4]
 800deaa:	e01c      	b.n	800dee6 <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	68db      	ldr	r3, [r3, #12]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d018      	beq.n	800dee6 <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800deb4:	4a39      	ldr	r2, [pc, #228]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	68db      	ldr	r3, [r3, #12]
 800deba:	3b01      	subs	r3, #1
 800debc:	f003 0301 	and.w	r3, r3, #1
 800dec0:	009b      	lsls	r3, r3, #2
 800dec2:	4413      	add	r3, r2
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800deca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800decc:	069b      	lsls	r3, r3, #26
 800dece:	431a      	orrs	r2, r3
 800ded0:	4932      	ldr	r1, [pc, #200]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	68db      	ldr	r3, [r3, #12]
 800ded6:	3b01      	subs	r3, #1
 800ded8:	f003 0301 	and.w	r3, r3, #1
 800dedc:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	440b      	add	r3, r1
 800dee4:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	691b      	ldr	r3, [r3, #16]
 800deea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800deee:	2b00      	cmp	r3, #0
 800def0:	d019      	beq.n	800df26 <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800def2:	4a2a      	ldr	r2, [pc, #168]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	691b      	ldr	r3, [r3, #16]
 800def8:	3b01      	subs	r3, #1
 800defa:	f003 0301 	and.w	r3, r3, #1
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	4413      	add	r3, r2
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800df08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df0a:	049b      	lsls	r3, r3, #18
 800df0c:	431a      	orrs	r2, r3
 800df0e:	4923      	ldr	r1, [pc, #140]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	691b      	ldr	r3, [r3, #16]
 800df14:	3b01      	subs	r3, #1
 800df16:	f003 0301 	and.w	r3, r3, #1
 800df1a:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800df1e:	009b      	lsls	r3, r3, #2
 800df20:	440b      	add	r3, r1
 800df22:	605a      	str	r2, [r3, #4]
 800df24:	e01c      	b.n	800df60 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	691b      	ldr	r3, [r3, #16]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d018      	beq.n	800df60 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df2e:	4a1b      	ldr	r2, [pc, #108]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	691b      	ldr	r3, [r3, #16]
 800df34:	3b01      	subs	r3, #1
 800df36:	f003 0301 	and.w	r3, r3, #1
 800df3a:	009b      	lsls	r3, r3, #2
 800df3c:	4413      	add	r3, r2
 800df3e:	685b      	ldr	r3, [r3, #4]
 800df40:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800df44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df46:	069b      	lsls	r3, r3, #26
 800df48:	431a      	orrs	r2, r3
 800df4a:	4914      	ldr	r1, [pc, #80]	@ (800df9c <HAL_OSPIM_Config+0x9cc>)
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	691b      	ldr	r3, [r3, #16]
 800df50:	3b01      	subs	r3, #1
 800df52:	f003 0301 	and.w	r3, r3, #1
 800df56:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800df5a:	009b      	lsls	r3, r3, #2
 800df5c:	440b      	add	r3, r1
 800df5e:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800df60:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800df64:	f003 0301 	and.w	r3, r3, #1
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d005      	beq.n	800df78 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800df6c:	4b0c      	ldr	r3, [pc, #48]	@ (800dfa0 <HAL_OSPIM_Config+0x9d0>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4a0b      	ldr	r2, [pc, #44]	@ (800dfa0 <HAL_OSPIM_Config+0x9d0>)
 800df72:	f043 0301 	orr.w	r3, r3, #1
 800df76:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800df78:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800df7c:	f003 0302 	and.w	r3, r3, #2
 800df80:	2b00      	cmp	r3, #0
 800df82:	d005      	beq.n	800df90 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800df84:	4b07      	ldr	r3, [pc, #28]	@ (800dfa4 <HAL_OSPIM_Config+0x9d4>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	4a06      	ldr	r2, [pc, #24]	@ (800dfa4 <HAL_OSPIM_Config+0x9d4>)
 800df8a:	f043 0301 	orr.w	r3, r3, #1
 800df8e:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800df90:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800df94:	4618      	mov	r0, r3
 800df96:	3750      	adds	r7, #80	@ 0x50
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}
 800df9c:	5200b400 	.word	0x5200b400
 800dfa0:	52005000 	.word	0x52005000
 800dfa4:	5200a000 	.word	0x5200a000

0800dfa8 <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hmdma->Parent);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfb4:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	2200      	movs	r2, #0
 800dfba:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dfc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfc4:	d122      	bne.n	800e00c <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	6a1b      	ldr	r3, [r3, #32]
 800dfcc:	f003 0320 	and.w	r3, r3, #32
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d014      	beq.n	800dffe <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	2202      	movs	r2, #2
 800dfda:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800dfea:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	681a      	ldr	r2, [r3, #0]
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f042 0202 	orr.w	r2, r2, #2
 800dffa:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
 800dffc:	e00c      	b.n	800e018 <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	2202      	movs	r2, #2
 800e002:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
 800e004:	68f8      	ldr	r0, [r7, #12]
 800e006:	f7ff fa8e 	bl	800d526 <HAL_OSPI_AbortCpltCallback>
}
 800e00a:	e005      	b.n	800e018 <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	2202      	movs	r2, #2
 800e010:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
 800e012:	68f8      	ldr	r0, [r7, #12]
 800e014:	f7ff fa7d 	bl	800d512 <HAL_OSPI_ErrorCallback>
}
 800e018:	bf00      	nop
 800e01a:	3710      	adds	r7, #16
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	60f8      	str	r0, [r7, #12]
 800e028:	60b9      	str	r1, [r7, #8]
 800e02a:	603b      	str	r3, [r7, #0]
 800e02c:	4613      	mov	r3, r2
 800e02e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e030:	e01a      	b.n	800e068 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e032:	69bb      	ldr	r3, [r7, #24]
 800e034:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e038:	d016      	beq.n	800e068 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e03a:	f7f7 fd37 	bl	8005aac <HAL_GetTick>
 800e03e:	4602      	mov	r2, r0
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	1ad3      	subs	r3, r2, r3
 800e044:	69ba      	ldr	r2, [r7, #24]
 800e046:	429a      	cmp	r2, r3
 800e048:	d302      	bcc.n	800e050 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800e04a:	69bb      	ldr	r3, [r7, #24]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d10b      	bne.n	800e068 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e056:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e05c:	f043 0201 	orr.w	r2, r3, #1
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800e064:	2301      	movs	r3, #1
 800e066:	e00e      	b.n	800e086 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	6a1a      	ldr	r2, [r3, #32]
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	4013      	ands	r3, r2
 800e072:	2b00      	cmp	r3, #0
 800e074:	bf14      	ite	ne
 800e076:	2301      	movne	r3, #1
 800e078:	2300      	moveq	r3, #0
 800e07a:	b2db      	uxtb	r3, r3
 800e07c:	461a      	mov	r2, r3
 800e07e:	79fb      	ldrb	r3, [r7, #7]
 800e080:	429a      	cmp	r2, r3
 800e082:	d1d6      	bne.n	800e032 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e084:	2300      	movs	r3, #0
}
 800e086:	4618      	mov	r0, r3
 800e088:	3710      	adds	r7, #16
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
	...

0800e090 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800e090:	b480      	push	{r7}
 800e092:	b089      	sub	sp, #36	@ 0x24
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e09a:	2300      	movs	r3, #0
 800e09c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681a      	ldr	r2, [r3, #0]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800e0ac:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	689b      	ldr	r3, [r3, #8]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d10a      	bne.n	800e0cc <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	685a      	ldr	r2, [r3, #4]
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	430a      	orrs	r2, r1
 800e0ca:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	2b02      	cmp	r3, #2
 800e0d2:	d114      	bne.n	800e0fe <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800e0dc:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800e0e6:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800e0f0:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800e0fa:	60fb      	str	r3, [r7, #12]
 800e0fc:	e02c      	b.n	800e158 <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	2b03      	cmp	r3, #3
 800e104:	d114      	bne.n	800e130 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800e10e:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800e118:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e122:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800e12c:	60fb      	str	r3, [r7, #12]
 800e12e:	e013      	b.n	800e158 <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e138:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800e142:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e14c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800e156:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e160:	431a      	orrs	r2, r3
 800e162:	69bb      	ldr	r3, [r7, #24]
 800e164:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d012      	beq.n	800e194 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800e176:	69bb      	ldr	r3, [r7, #24]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e186:	4319      	orrs	r1, r3
 800e188:	683b      	ldr	r3, [r7, #0]
 800e18a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e18c:	430b      	orrs	r3, r1
 800e18e:	431a      	orrs	r2, r3
 800e190:	69bb      	ldr	r3, [r7, #24]
 800e192:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	f023 021f 	bic.w	r2, r3, #31
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1a0:	431a      	orrs	r2, r3
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d009      	beq.n	800e1c2 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d105      	bne.n	800e1c2 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	3a01      	subs	r2, #1
 800e1c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	68db      	ldr	r3, [r3, #12]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	f000 8095 	beq.w	800e2f6 <OSPI_ConfigCmd+0x266>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	69db      	ldr	r3, [r3, #28]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d053      	beq.n	800e27c <OSPI_ConfigCmd+0x1ec>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d01e      	beq.n	800e21a <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e1dc:	69bb      	ldr	r3, [r7, #24]
 800e1de:	681a      	ldr	r2, [r3, #0]
 800e1e0:	4b64      	ldr	r3, [pc, #400]	@ (800e374 <OSPI_ConfigCmd+0x2e4>)
 800e1e2:	4013      	ands	r3, r2
 800e1e4:	683a      	ldr	r2, [r7, #0]
 800e1e6:	68d1      	ldr	r1, [r2, #12]
 800e1e8:	683a      	ldr	r2, [r7, #0]
 800e1ea:	6952      	ldr	r2, [r2, #20]
 800e1ec:	4311      	orrs	r1, r2
 800e1ee:	683a      	ldr	r2, [r7, #0]
 800e1f0:	6912      	ldr	r2, [r2, #16]
 800e1f2:	4311      	orrs	r1, r2
 800e1f4:	683a      	ldr	r2, [r7, #0]
 800e1f6:	69d2      	ldr	r2, [r2, #28]
 800e1f8:	4311      	orrs	r1, r2
 800e1fa:	683a      	ldr	r2, [r7, #0]
 800e1fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e1fe:	4311      	orrs	r1, r2
 800e200:	683a      	ldr	r2, [r7, #0]
 800e202:	6a12      	ldr	r2, [r2, #32]
 800e204:	4311      	orrs	r1, r2
 800e206:	683a      	ldr	r2, [r7, #0]
 800e208:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e20a:	4311      	orrs	r1, r2
 800e20c:	683a      	ldr	r2, [r7, #0]
 800e20e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e210:	430a      	orrs	r2, r1
 800e212:	431a      	orrs	r2, r3
 800e214:	69bb      	ldr	r3, [r7, #24]
 800e216:	601a      	str	r2, [r3, #0]
 800e218:	e026      	b.n	800e268 <OSPI_ConfigCmd+0x1d8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e21a:	69bb      	ldr	r3, [r7, #24]
 800e21c:	681a      	ldr	r2, [r3, #0]
 800e21e:	4b56      	ldr	r3, [pc, #344]	@ (800e378 <OSPI_ConfigCmd+0x2e8>)
 800e220:	4013      	ands	r3, r2
 800e222:	683a      	ldr	r2, [r7, #0]
 800e224:	68d1      	ldr	r1, [r2, #12]
 800e226:	683a      	ldr	r2, [r7, #0]
 800e228:	6952      	ldr	r2, [r2, #20]
 800e22a:	4311      	orrs	r1, r2
 800e22c:	683a      	ldr	r2, [r7, #0]
 800e22e:	6912      	ldr	r2, [r2, #16]
 800e230:	4311      	orrs	r1, r2
 800e232:	683a      	ldr	r2, [r7, #0]
 800e234:	69d2      	ldr	r2, [r2, #28]
 800e236:	4311      	orrs	r1, r2
 800e238:	683a      	ldr	r2, [r7, #0]
 800e23a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e23c:	4311      	orrs	r1, r2
 800e23e:	683a      	ldr	r2, [r7, #0]
 800e240:	6a12      	ldr	r2, [r2, #32]
 800e242:	430a      	orrs	r2, r1
 800e244:	431a      	orrs	r2, r3
 800e246:	69bb      	ldr	r3, [r7, #24]
 800e248:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e24e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e252:	d109      	bne.n	800e268 <OSPI_ConfigCmd+0x1d8>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e258:	2b08      	cmp	r3, #8
 800e25a:	d105      	bne.n	800e268 <OSPI_ConfigCmd+0x1d8>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e25c:	69bb      	ldr	r3, [r7, #24]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e264:	69bb      	ldr	r3, [r7, #24]
 800e266:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	689a      	ldr	r2, [r3, #8]
 800e26c:	693b      	ldr	r3, [r7, #16]
 800e26e:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	683a      	ldr	r2, [r7, #0]
 800e276:	6992      	ldr	r2, [r2, #24]
 800e278:	649a      	str	r2, [r3, #72]	@ 0x48
 800e27a:	e074      	b.n	800e366 <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e280:	2b00      	cmp	r3, #0
 800e282:	d015      	beq.n	800e2b0 <OSPI_ConfigCmd+0x220>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800e284:	69bb      	ldr	r3, [r7, #24]
 800e286:	681a      	ldr	r2, [r3, #0]
 800e288:	4b3c      	ldr	r3, [pc, #240]	@ (800e37c <OSPI_ConfigCmd+0x2ec>)
 800e28a:	4013      	ands	r3, r2
 800e28c:	683a      	ldr	r2, [r7, #0]
 800e28e:	68d1      	ldr	r1, [r2, #12]
 800e290:	683a      	ldr	r2, [r7, #0]
 800e292:	6952      	ldr	r2, [r2, #20]
 800e294:	4311      	orrs	r1, r2
 800e296:	683a      	ldr	r2, [r7, #0]
 800e298:	6912      	ldr	r2, [r2, #16]
 800e29a:	4311      	orrs	r1, r2
 800e29c:	683a      	ldr	r2, [r7, #0]
 800e29e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e2a0:	4311      	orrs	r1, r2
 800e2a2:	683a      	ldr	r2, [r7, #0]
 800e2a4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e2a6:	430a      	orrs	r2, r1
 800e2a8:	431a      	orrs	r2, r3
 800e2aa:	69bb      	ldr	r3, [r7, #24]
 800e2ac:	601a      	str	r2, [r3, #0]
 800e2ae:	e01d      	b.n	800e2ec <OSPI_ConfigCmd+0x25c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	68d9      	ldr	r1, [r3, #12]
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	695b      	ldr	r3, [r3, #20]
 800e2c0:	4319      	orrs	r1, r3
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	691b      	ldr	r3, [r3, #16]
 800e2c6:	430b      	orrs	r3, r1
 800e2c8:	431a      	orrs	r2, r3
 800e2ca:	69bb      	ldr	r3, [r7, #24]
 800e2cc:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2d6:	d109      	bne.n	800e2ec <OSPI_ConfigCmd+0x25c>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e2dc:	2b08      	cmp	r3, #8
 800e2de:	d105      	bne.n	800e2ec <OSPI_ConfigCmd+0x25c>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e2e0:	69bb      	ldr	r3, [r7, #24]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e2e8:	69bb      	ldr	r3, [r7, #24]
 800e2ea:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	689a      	ldr	r2, [r3, #8]
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	601a      	str	r2, [r3, #0]
 800e2f4:	e037      	b.n	800e366 <OSPI_ConfigCmd+0x2d6>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	69db      	ldr	r3, [r3, #28]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d02e      	beq.n	800e35c <OSPI_ConfigCmd+0x2cc>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e302:	2b00      	cmp	r3, #0
 800e304:	d015      	beq.n	800e332 <OSPI_ConfigCmd+0x2a2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800e306:	69bb      	ldr	r3, [r7, #24]
 800e308:	681a      	ldr	r2, [r3, #0]
 800e30a:	4b1d      	ldr	r3, [pc, #116]	@ (800e380 <OSPI_ConfigCmd+0x2f0>)
 800e30c:	4013      	ands	r3, r2
 800e30e:	683a      	ldr	r2, [r7, #0]
 800e310:	69d1      	ldr	r1, [r2, #28]
 800e312:	683a      	ldr	r2, [r7, #0]
 800e314:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e316:	4311      	orrs	r1, r2
 800e318:	683a      	ldr	r2, [r7, #0]
 800e31a:	6a12      	ldr	r2, [r2, #32]
 800e31c:	4311      	orrs	r1, r2
 800e31e:	683a      	ldr	r2, [r7, #0]
 800e320:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e322:	4311      	orrs	r1, r2
 800e324:	683a      	ldr	r2, [r7, #0]
 800e326:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e328:	430a      	orrs	r2, r1
 800e32a:	431a      	orrs	r2, r3
 800e32c:	69bb      	ldr	r3, [r7, #24]
 800e32e:	601a      	str	r2, [r3, #0]
 800e330:	e00e      	b.n	800e350 <OSPI_ConfigCmd+0x2c0>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800e332:	69bb      	ldr	r3, [r7, #24]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800e33a:	683b      	ldr	r3, [r7, #0]
 800e33c:	69d9      	ldr	r1, [r3, #28]
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e342:	4319      	orrs	r1, r3
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	6a1b      	ldr	r3, [r3, #32]
 800e348:	430b      	orrs	r3, r1
 800e34a:	431a      	orrs	r2, r3
 800e34c:	69bb      	ldr	r3, [r7, #24]
 800e34e:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	683a      	ldr	r2, [r7, #0]
 800e356:	6992      	ldr	r2, [r2, #24]
 800e358:	649a      	str	r2, [r3, #72]	@ 0x48
 800e35a:	e004      	b.n	800e366 <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800e35c:	2301      	movs	r3, #1
 800e35e:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	2208      	movs	r2, #8
 800e364:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800e366:	7ffb      	ldrb	r3, [r7, #31]
}
 800e368:	4618      	mov	r0, r3
 800e36a:	3724      	adds	r7, #36	@ 0x24
 800e36c:	46bd      	mov	sp, r7
 800e36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e372:	4770      	bx	lr
 800e374:	f0ffc0c0 	.word	0xf0ffc0c0
 800e378:	ffffc0c0 	.word	0xffffc0c0
 800e37c:	f0ffffc0 	.word	0xf0ffffc0
 800e380:	f0ffc0ff 	.word	0xf0ffc0ff

0800e384 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800e384:	b480      	push	{r7}
 800e386:	b087      	sub	sp, #28
 800e388:	af00      	add	r7, sp, #0
 800e38a:	4603      	mov	r3, r0
 800e38c:	6039      	str	r1, [r7, #0]
 800e38e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800e390:	2300      	movs	r3, #0
 800e392:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800e394:	2300      	movs	r3, #0
 800e396:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800e398:	79fb      	ldrb	r3, [r7, #7]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d005      	beq.n	800e3aa <OSPIM_GetConfig+0x26>
 800e39e:	79fb      	ldrb	r3, [r7, #7]
 800e3a0:	2b02      	cmp	r3, #2
 800e3a2:	d802      	bhi.n	800e3aa <OSPIM_GetConfig+0x26>
 800e3a4:	683b      	ldr	r3, [r7, #0]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d102      	bne.n	800e3b0 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	75fb      	strb	r3, [r7, #23]
 800e3ae:	e098      	b.n	800e4e2 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	2200      	movs	r2, #0
 800e3ba:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	2200      	movs	r2, #0
 800e3c0:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800e3ce:	79fb      	ldrb	r3, [r7, #7]
 800e3d0:	2b02      	cmp	r3, #2
 800e3d2:	d10b      	bne.n	800e3ec <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800e3d4:	4b46      	ldr	r3, [pc, #280]	@ (800e4f0 <OSPIM_GetConfig+0x16c>)
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	f003 0301 	and.w	r3, r3, #1
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d102      	bne.n	800e3e6 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800e3e0:	4b44      	ldr	r3, [pc, #272]	@ (800e4f4 <OSPIM_GetConfig+0x170>)
 800e3e2:	613b      	str	r3, [r7, #16]
 800e3e4:	e002      	b.n	800e3ec <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800e3e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e3ea:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	60fb      	str	r3, [r7, #12]
 800e3f0:	e074      	b.n	800e4dc <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800e3f2:	4a3f      	ldr	r2, [pc, #252]	@ (800e4f0 <OSPIM_GetConfig+0x16c>)
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	4413      	add	r3, r2
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	f003 0301 	and.w	r3, r3, #1
 800e404:	2b00      	cmp	r3, #0
 800e406:	d00a      	beq.n	800e41e <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800e408:	68ba      	ldr	r2, [r7, #8]
 800e40a:	693b      	ldr	r3, [r7, #16]
 800e40c:	4053      	eors	r3, r2
 800e40e:	f003 0302 	and.w	r3, r3, #2
 800e412:	2b00      	cmp	r3, #0
 800e414:	d103      	bne.n	800e41e <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	1c5a      	adds	r2, r3, #1
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800e41e:	68bb      	ldr	r3, [r7, #8]
 800e420:	f003 0310 	and.w	r3, r3, #16
 800e424:	2b00      	cmp	r3, #0
 800e426:	d00a      	beq.n	800e43e <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800e428:	68ba      	ldr	r2, [r7, #8]
 800e42a:	693b      	ldr	r3, [r7, #16]
 800e42c:	4053      	eors	r3, r2
 800e42e:	f003 0320 	and.w	r3, r3, #32
 800e432:	2b00      	cmp	r3, #0
 800e434:	d103      	bne.n	800e43e <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	1c5a      	adds	r2, r3, #1
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e444:	2b00      	cmp	r3, #0
 800e446:	d00a      	beq.n	800e45e <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800e448:	68ba      	ldr	r2, [r7, #8]
 800e44a:	693b      	ldr	r3, [r7, #16]
 800e44c:	4053      	eors	r3, r2
 800e44e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e452:	2b00      	cmp	r3, #0
 800e454:	d103      	bne.n	800e45e <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	1c5a      	adds	r2, r3, #1
 800e45a:	683b      	ldr	r3, [r7, #0]
 800e45c:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e464:	2b00      	cmp	r3, #0
 800e466:	d018      	beq.n	800e49a <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800e468:	68ba      	ldr	r2, [r7, #8]
 800e46a:	693b      	ldr	r3, [r7, #16]
 800e46c:	4053      	eors	r3, r2
 800e46e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e472:	2b00      	cmp	r3, #0
 800e474:	d111      	bne.n	800e49a <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800e476:	68bb      	ldr	r3, [r7, #8]
 800e478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d106      	bne.n	800e48e <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	3301      	adds	r3, #1
 800e484:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	60da      	str	r2, [r3, #12]
 800e48c:	e005      	b.n	800e49a <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	3301      	adds	r3, #1
 800e492:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d018      	beq.n	800e4d6 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800e4a4:	68ba      	ldr	r2, [r7, #8]
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	4053      	eors	r3, r2
 800e4aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d111      	bne.n	800e4d6 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d106      	bne.n	800e4ca <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	3301      	adds	r3, #1
 800e4c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	611a      	str	r2, [r3, #16]
 800e4c8:	e005      	b.n	800e4d6 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	3301      	adds	r3, #1
 800e4ce:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	3301      	adds	r3, #1
 800e4da:	60fb      	str	r3, [r7, #12]
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	2b01      	cmp	r3, #1
 800e4e0:	d987      	bls.n	800e3f2 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800e4e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	371c      	adds	r7, #28
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ee:	4770      	bx	lr
 800e4f0:	5200b400 	.word	0x5200b400
 800e4f4:	04040222 	.word	0x04040222

0800e4f8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b084      	sub	sp, #16
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800e500:	4b29      	ldr	r3, [pc, #164]	@ (800e5a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800e502:	68db      	ldr	r3, [r3, #12]
 800e504:	f003 0307 	and.w	r3, r3, #7
 800e508:	2b06      	cmp	r3, #6
 800e50a:	d00a      	beq.n	800e522 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e50c:	4b26      	ldr	r3, [pc, #152]	@ (800e5a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e514:	687a      	ldr	r2, [r7, #4]
 800e516:	429a      	cmp	r2, r3
 800e518:	d001      	beq.n	800e51e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e51a:	2301      	movs	r3, #1
 800e51c:	e03f      	b.n	800e59e <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e51e:	2300      	movs	r3, #0
 800e520:	e03d      	b.n	800e59e <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e522:	4b21      	ldr	r3, [pc, #132]	@ (800e5a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800e524:	68db      	ldr	r3, [r3, #12]
 800e526:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e52a:	491f      	ldr	r1, [pc, #124]	@ (800e5a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	4313      	orrs	r3, r2
 800e530:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e532:	f7f7 fabb 	bl	8005aac <HAL_GetTick>
 800e536:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e538:	e009      	b.n	800e54e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e53a:	f7f7 fab7 	bl	8005aac <HAL_GetTick>
 800e53e:	4602      	mov	r2, r0
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	1ad3      	subs	r3, r2, r3
 800e544:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e548:	d901      	bls.n	800e54e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e54a:	2301      	movs	r3, #1
 800e54c:	e027      	b.n	800e59e <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e54e:	4b16      	ldr	r3, [pc, #88]	@ (800e5a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e556:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e55a:	d1ee      	bne.n	800e53a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2b1e      	cmp	r3, #30
 800e560:	d008      	beq.n	800e574 <HAL_PWREx_ConfigSupply+0x7c>
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2b2e      	cmp	r3, #46	@ 0x2e
 800e566:	d005      	beq.n	800e574 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2b1d      	cmp	r3, #29
 800e56c:	d002      	beq.n	800e574 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2b2d      	cmp	r3, #45	@ 0x2d
 800e572:	d113      	bne.n	800e59c <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800e574:	f7f7 fa9a 	bl	8005aac <HAL_GetTick>
 800e578:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e57a:	e009      	b.n	800e590 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e57c:	f7f7 fa96 	bl	8005aac <HAL_GetTick>
 800e580:	4602      	mov	r2, r0
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	1ad3      	subs	r3, r2, r3
 800e586:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e58a:	d901      	bls.n	800e590 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800e58c:	2301      	movs	r3, #1
 800e58e:	e006      	b.n	800e59e <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e590:	4b05      	ldr	r3, [pc, #20]	@ (800e5a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800e592:	68db      	ldr	r3, [r3, #12]
 800e594:	f003 0311 	and.w	r3, r3, #17
 800e598:	2b11      	cmp	r3, #17
 800e59a:	d1ef      	bne.n	800e57c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e59c:	2300      	movs	r3, #0
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3710      	adds	r7, #16
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}
 800e5a6:	bf00      	nop
 800e5a8:	58024800 	.word	0x58024800

0800e5ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b08c      	sub	sp, #48	@ 0x30
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d101      	bne.n	800e5be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	e3c8      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	f003 0301 	and.w	r3, r3, #1
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	f000 8087 	beq.w	800e6da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e5cc:	4b88      	ldr	r3, [pc, #544]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e5ce:	691b      	ldr	r3, [r3, #16]
 800e5d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e5d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e5d6:	4b86      	ldr	r3, [pc, #536]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e5d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5da:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5de:	2b10      	cmp	r3, #16
 800e5e0:	d007      	beq.n	800e5f2 <HAL_RCC_OscConfig+0x46>
 800e5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5e4:	2b18      	cmp	r3, #24
 800e5e6:	d110      	bne.n	800e60a <HAL_RCC_OscConfig+0x5e>
 800e5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5ea:	f003 0303 	and.w	r3, r3, #3
 800e5ee:	2b02      	cmp	r3, #2
 800e5f0:	d10b      	bne.n	800e60a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e5f2:	4b7f      	ldr	r3, [pc, #508]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d06c      	beq.n	800e6d8 <HAL_RCC_OscConfig+0x12c>
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	685b      	ldr	r3, [r3, #4]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d168      	bne.n	800e6d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800e606:	2301      	movs	r3, #1
 800e608:	e3a2      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	685b      	ldr	r3, [r3, #4]
 800e60e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e612:	d106      	bne.n	800e622 <HAL_RCC_OscConfig+0x76>
 800e614:	4b76      	ldr	r3, [pc, #472]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	4a75      	ldr	r2, [pc, #468]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e61a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e61e:	6013      	str	r3, [r2, #0]
 800e620:	e02e      	b.n	800e680 <HAL_RCC_OscConfig+0xd4>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	685b      	ldr	r3, [r3, #4]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d10c      	bne.n	800e644 <HAL_RCC_OscConfig+0x98>
 800e62a:	4b71      	ldr	r3, [pc, #452]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	4a70      	ldr	r2, [pc, #448]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e634:	6013      	str	r3, [r2, #0]
 800e636:	4b6e      	ldr	r3, [pc, #440]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	4a6d      	ldr	r2, [pc, #436]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e63c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e640:	6013      	str	r3, [r2, #0]
 800e642:	e01d      	b.n	800e680 <HAL_RCC_OscConfig+0xd4>
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	685b      	ldr	r3, [r3, #4]
 800e648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e64c:	d10c      	bne.n	800e668 <HAL_RCC_OscConfig+0xbc>
 800e64e:	4b68      	ldr	r3, [pc, #416]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	4a67      	ldr	r2, [pc, #412]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e658:	6013      	str	r3, [r2, #0]
 800e65a:	4b65      	ldr	r3, [pc, #404]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	4a64      	ldr	r2, [pc, #400]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e664:	6013      	str	r3, [r2, #0]
 800e666:	e00b      	b.n	800e680 <HAL_RCC_OscConfig+0xd4>
 800e668:	4b61      	ldr	r3, [pc, #388]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	4a60      	ldr	r2, [pc, #384]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e66e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e672:	6013      	str	r3, [r2, #0]
 800e674:	4b5e      	ldr	r3, [pc, #376]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4a5d      	ldr	r2, [pc, #372]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e67a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e67e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	685b      	ldr	r3, [r3, #4]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d013      	beq.n	800e6b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e688:	f7f7 fa10 	bl	8005aac <HAL_GetTick>
 800e68c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e68e:	e008      	b.n	800e6a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e690:	f7f7 fa0c 	bl	8005aac <HAL_GetTick>
 800e694:	4602      	mov	r2, r0
 800e696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e698:	1ad3      	subs	r3, r2, r3
 800e69a:	2b64      	cmp	r3, #100	@ 0x64
 800e69c:	d901      	bls.n	800e6a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800e69e:	2303      	movs	r3, #3
 800e6a0:	e356      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e6a2:	4b53      	ldr	r3, [pc, #332]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d0f0      	beq.n	800e690 <HAL_RCC_OscConfig+0xe4>
 800e6ae:	e014      	b.n	800e6da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6b0:	f7f7 f9fc 	bl	8005aac <HAL_GetTick>
 800e6b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e6b6:	e008      	b.n	800e6ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e6b8:	f7f7 f9f8 	bl	8005aac <HAL_GetTick>
 800e6bc:	4602      	mov	r2, r0
 800e6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c0:	1ad3      	subs	r3, r2, r3
 800e6c2:	2b64      	cmp	r3, #100	@ 0x64
 800e6c4:	d901      	bls.n	800e6ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800e6c6:	2303      	movs	r3, #3
 800e6c8:	e342      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e6ca:	4b49      	ldr	r3, [pc, #292]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d1f0      	bne.n	800e6b8 <HAL_RCC_OscConfig+0x10c>
 800e6d6:	e000      	b.n	800e6da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e6d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f003 0302 	and.w	r3, r3, #2
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	f000 808c 	beq.w	800e800 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e6e8:	4b41      	ldr	r3, [pc, #260]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e6ea:	691b      	ldr	r3, [r3, #16]
 800e6ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e6f0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e6f2:	4b3f      	ldr	r3, [pc, #252]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e6f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6f6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e6f8:	6a3b      	ldr	r3, [r7, #32]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d007      	beq.n	800e70e <HAL_RCC_OscConfig+0x162>
 800e6fe:	6a3b      	ldr	r3, [r7, #32]
 800e700:	2b18      	cmp	r3, #24
 800e702:	d137      	bne.n	800e774 <HAL_RCC_OscConfig+0x1c8>
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	f003 0303 	and.w	r3, r3, #3
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d132      	bne.n	800e774 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e70e:	4b38      	ldr	r3, [pc, #224]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	f003 0304 	and.w	r3, r3, #4
 800e716:	2b00      	cmp	r3, #0
 800e718:	d005      	beq.n	800e726 <HAL_RCC_OscConfig+0x17a>
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	68db      	ldr	r3, [r3, #12]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d101      	bne.n	800e726 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800e722:	2301      	movs	r3, #1
 800e724:	e314      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e726:	4b32      	ldr	r3, [pc, #200]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	f023 0219 	bic.w	r2, r3, #25
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	68db      	ldr	r3, [r3, #12]
 800e732:	492f      	ldr	r1, [pc, #188]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e734:	4313      	orrs	r3, r2
 800e736:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e738:	f7f7 f9b8 	bl	8005aac <HAL_GetTick>
 800e73c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e73e:	e008      	b.n	800e752 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e740:	f7f7 f9b4 	bl	8005aac <HAL_GetTick>
 800e744:	4602      	mov	r2, r0
 800e746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e748:	1ad3      	subs	r3, r2, r3
 800e74a:	2b02      	cmp	r3, #2
 800e74c:	d901      	bls.n	800e752 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800e74e:	2303      	movs	r3, #3
 800e750:	e2fe      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e752:	4b27      	ldr	r3, [pc, #156]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f003 0304 	and.w	r3, r3, #4
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d0f0      	beq.n	800e740 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e75e:	4b24      	ldr	r3, [pc, #144]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e760:	685b      	ldr	r3, [r3, #4]
 800e762:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	691b      	ldr	r3, [r3, #16]
 800e76a:	061b      	lsls	r3, r3, #24
 800e76c:	4920      	ldr	r1, [pc, #128]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e76e:	4313      	orrs	r3, r2
 800e770:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e772:	e045      	b.n	800e800 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	68db      	ldr	r3, [r3, #12]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d026      	beq.n	800e7ca <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e77c:	4b1c      	ldr	r3, [pc, #112]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f023 0219 	bic.w	r2, r3, #25
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	4919      	ldr	r1, [pc, #100]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e78a:	4313      	orrs	r3, r2
 800e78c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e78e:	f7f7 f98d 	bl	8005aac <HAL_GetTick>
 800e792:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e794:	e008      	b.n	800e7a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e796:	f7f7 f989 	bl	8005aac <HAL_GetTick>
 800e79a:	4602      	mov	r2, r0
 800e79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e79e:	1ad3      	subs	r3, r2, r3
 800e7a0:	2b02      	cmp	r3, #2
 800e7a2:	d901      	bls.n	800e7a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800e7a4:	2303      	movs	r3, #3
 800e7a6:	e2d3      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7a8:	4b11      	ldr	r3, [pc, #68]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	f003 0304 	and.w	r3, r3, #4
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d0f0      	beq.n	800e796 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e7b4:	4b0e      	ldr	r3, [pc, #56]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e7b6:	685b      	ldr	r3, [r3, #4]
 800e7b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	691b      	ldr	r3, [r3, #16]
 800e7c0:	061b      	lsls	r3, r3, #24
 800e7c2:	490b      	ldr	r1, [pc, #44]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e7c4:	4313      	orrs	r3, r2
 800e7c6:	604b      	str	r3, [r1, #4]
 800e7c8:	e01a      	b.n	800e800 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e7ca:	4b09      	ldr	r3, [pc, #36]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	4a08      	ldr	r2, [pc, #32]	@ (800e7f0 <HAL_RCC_OscConfig+0x244>)
 800e7d0:	f023 0301 	bic.w	r3, r3, #1
 800e7d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7d6:	f7f7 f969 	bl	8005aac <HAL_GetTick>
 800e7da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e7dc:	e00a      	b.n	800e7f4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e7de:	f7f7 f965 	bl	8005aac <HAL_GetTick>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7e6:	1ad3      	subs	r3, r2, r3
 800e7e8:	2b02      	cmp	r3, #2
 800e7ea:	d903      	bls.n	800e7f4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800e7ec:	2303      	movs	r3, #3
 800e7ee:	e2af      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
 800e7f0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e7f4:	4b96      	ldr	r3, [pc, #600]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f003 0304 	and.w	r3, r3, #4
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d1ee      	bne.n	800e7de <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	f003 0310 	and.w	r3, r3, #16
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d06a      	beq.n	800e8e2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e80c:	4b90      	ldr	r3, [pc, #576]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e80e:	691b      	ldr	r3, [r3, #16]
 800e810:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e814:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e816:	4b8e      	ldr	r3, [pc, #568]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e81a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e81c:	69bb      	ldr	r3, [r7, #24]
 800e81e:	2b08      	cmp	r3, #8
 800e820:	d007      	beq.n	800e832 <HAL_RCC_OscConfig+0x286>
 800e822:	69bb      	ldr	r3, [r7, #24]
 800e824:	2b18      	cmp	r3, #24
 800e826:	d11b      	bne.n	800e860 <HAL_RCC_OscConfig+0x2b4>
 800e828:	697b      	ldr	r3, [r7, #20]
 800e82a:	f003 0303 	and.w	r3, r3, #3
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d116      	bne.n	800e860 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e832:	4b87      	ldr	r3, [pc, #540]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d005      	beq.n	800e84a <HAL_RCC_OscConfig+0x29e>
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	69db      	ldr	r3, [r3, #28]
 800e842:	2b80      	cmp	r3, #128	@ 0x80
 800e844:	d001      	beq.n	800e84a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800e846:	2301      	movs	r3, #1
 800e848:	e282      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e84a:	4b81      	ldr	r3, [pc, #516]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e84c:	68db      	ldr	r3, [r3, #12]
 800e84e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6a1b      	ldr	r3, [r3, #32]
 800e856:	061b      	lsls	r3, r3, #24
 800e858:	497d      	ldr	r1, [pc, #500]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e85a:	4313      	orrs	r3, r2
 800e85c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e85e:	e040      	b.n	800e8e2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	69db      	ldr	r3, [r3, #28]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d023      	beq.n	800e8b0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e868:	4b79      	ldr	r3, [pc, #484]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4a78      	ldr	r2, [pc, #480]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e86e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e872:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e874:	f7f7 f91a 	bl	8005aac <HAL_GetTick>
 800e878:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e87a:	e008      	b.n	800e88e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e87c:	f7f7 f916 	bl	8005aac <HAL_GetTick>
 800e880:	4602      	mov	r2, r0
 800e882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e884:	1ad3      	subs	r3, r2, r3
 800e886:	2b02      	cmp	r3, #2
 800e888:	d901      	bls.n	800e88e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800e88a:	2303      	movs	r3, #3
 800e88c:	e260      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e88e:	4b70      	ldr	r3, [pc, #448]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e896:	2b00      	cmp	r3, #0
 800e898:	d0f0      	beq.n	800e87c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e89a:	4b6d      	ldr	r3, [pc, #436]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e89c:	68db      	ldr	r3, [r3, #12]
 800e89e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	6a1b      	ldr	r3, [r3, #32]
 800e8a6:	061b      	lsls	r3, r3, #24
 800e8a8:	4969      	ldr	r1, [pc, #420]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e8aa:	4313      	orrs	r3, r2
 800e8ac:	60cb      	str	r3, [r1, #12]
 800e8ae:	e018      	b.n	800e8e2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e8b0:	4b67      	ldr	r3, [pc, #412]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	4a66      	ldr	r2, [pc, #408]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e8b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e8ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8bc:	f7f7 f8f6 	bl	8005aac <HAL_GetTick>
 800e8c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e8c2:	e008      	b.n	800e8d6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e8c4:	f7f7 f8f2 	bl	8005aac <HAL_GetTick>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8cc:	1ad3      	subs	r3, r2, r3
 800e8ce:	2b02      	cmp	r3, #2
 800e8d0:	d901      	bls.n	800e8d6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800e8d2:	2303      	movs	r3, #3
 800e8d4:	e23c      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e8d6:	4b5e      	ldr	r3, [pc, #376]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d1f0      	bne.n	800e8c4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	f003 0308 	and.w	r3, r3, #8
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d036      	beq.n	800e95c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	695b      	ldr	r3, [r3, #20]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d019      	beq.n	800e92a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e8f6:	4b56      	ldr	r3, [pc, #344]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e8f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8fa:	4a55      	ldr	r2, [pc, #340]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e8fc:	f043 0301 	orr.w	r3, r3, #1
 800e900:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e902:	f7f7 f8d3 	bl	8005aac <HAL_GetTick>
 800e906:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e908:	e008      	b.n	800e91c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e90a:	f7f7 f8cf 	bl	8005aac <HAL_GetTick>
 800e90e:	4602      	mov	r2, r0
 800e910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e912:	1ad3      	subs	r3, r2, r3
 800e914:	2b02      	cmp	r3, #2
 800e916:	d901      	bls.n	800e91c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800e918:	2303      	movs	r3, #3
 800e91a:	e219      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e91c:	4b4c      	ldr	r3, [pc, #304]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e91e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e920:	f003 0302 	and.w	r3, r3, #2
 800e924:	2b00      	cmp	r3, #0
 800e926:	d0f0      	beq.n	800e90a <HAL_RCC_OscConfig+0x35e>
 800e928:	e018      	b.n	800e95c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e92a:	4b49      	ldr	r3, [pc, #292]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e92c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e92e:	4a48      	ldr	r2, [pc, #288]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e930:	f023 0301 	bic.w	r3, r3, #1
 800e934:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e936:	f7f7 f8b9 	bl	8005aac <HAL_GetTick>
 800e93a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e93c:	e008      	b.n	800e950 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e93e:	f7f7 f8b5 	bl	8005aac <HAL_GetTick>
 800e942:	4602      	mov	r2, r0
 800e944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e946:	1ad3      	subs	r3, r2, r3
 800e948:	2b02      	cmp	r3, #2
 800e94a:	d901      	bls.n	800e950 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800e94c:	2303      	movs	r3, #3
 800e94e:	e1ff      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e950:	4b3f      	ldr	r3, [pc, #252]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e952:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e954:	f003 0302 	and.w	r3, r3, #2
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d1f0      	bne.n	800e93e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	f003 0320 	and.w	r3, r3, #32
 800e964:	2b00      	cmp	r3, #0
 800e966:	d036      	beq.n	800e9d6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	699b      	ldr	r3, [r3, #24]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d019      	beq.n	800e9a4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e970:	4b37      	ldr	r3, [pc, #220]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	4a36      	ldr	r2, [pc, #216]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e976:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e97a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e97c:	f7f7 f896 	bl	8005aac <HAL_GetTick>
 800e980:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e982:	e008      	b.n	800e996 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e984:	f7f7 f892 	bl	8005aac <HAL_GetTick>
 800e988:	4602      	mov	r2, r0
 800e98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e98c:	1ad3      	subs	r3, r2, r3
 800e98e:	2b02      	cmp	r3, #2
 800e990:	d901      	bls.n	800e996 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800e992:	2303      	movs	r3, #3
 800e994:	e1dc      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e996:	4b2e      	ldr	r3, [pc, #184]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d0f0      	beq.n	800e984 <HAL_RCC_OscConfig+0x3d8>
 800e9a2:	e018      	b.n	800e9d6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e9a4:	4b2a      	ldr	r3, [pc, #168]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	4a29      	ldr	r2, [pc, #164]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e9aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e9ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e9b0:	f7f7 f87c 	bl	8005aac <HAL_GetTick>
 800e9b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e9b6:	e008      	b.n	800e9ca <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e9b8:	f7f7 f878 	bl	8005aac <HAL_GetTick>
 800e9bc:	4602      	mov	r2, r0
 800e9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c0:	1ad3      	subs	r3, r2, r3
 800e9c2:	2b02      	cmp	r3, #2
 800e9c4:	d901      	bls.n	800e9ca <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800e9c6:	2303      	movs	r3, #3
 800e9c8:	e1c2      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e9ca:	4b21      	ldr	r3, [pc, #132]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d1f0      	bne.n	800e9b8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	f003 0304 	and.w	r3, r3, #4
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	f000 8086 	beq.w	800eaf0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e9e4:	4b1b      	ldr	r3, [pc, #108]	@ (800ea54 <HAL_RCC_OscConfig+0x4a8>)
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	4a1a      	ldr	r2, [pc, #104]	@ (800ea54 <HAL_RCC_OscConfig+0x4a8>)
 800e9ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e9ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e9f0:	f7f7 f85c 	bl	8005aac <HAL_GetTick>
 800e9f4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e9f6:	e008      	b.n	800ea0a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e9f8:	f7f7 f858 	bl	8005aac <HAL_GetTick>
 800e9fc:	4602      	mov	r2, r0
 800e9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea00:	1ad3      	subs	r3, r2, r3
 800ea02:	2b64      	cmp	r3, #100	@ 0x64
 800ea04:	d901      	bls.n	800ea0a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800ea06:	2303      	movs	r3, #3
 800ea08:	e1a2      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ea0a:	4b12      	ldr	r3, [pc, #72]	@ (800ea54 <HAL_RCC_OscConfig+0x4a8>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d0f0      	beq.n	800e9f8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	689b      	ldr	r3, [r3, #8]
 800ea1a:	2b01      	cmp	r3, #1
 800ea1c:	d106      	bne.n	800ea2c <HAL_RCC_OscConfig+0x480>
 800ea1e:	4b0c      	ldr	r3, [pc, #48]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800ea20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea22:	4a0b      	ldr	r2, [pc, #44]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800ea24:	f043 0301 	orr.w	r3, r3, #1
 800ea28:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea2a:	e032      	b.n	800ea92 <HAL_RCC_OscConfig+0x4e6>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	689b      	ldr	r3, [r3, #8]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d111      	bne.n	800ea58 <HAL_RCC_OscConfig+0x4ac>
 800ea34:	4b06      	ldr	r3, [pc, #24]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800ea36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea38:	4a05      	ldr	r2, [pc, #20]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800ea3a:	f023 0301 	bic.w	r3, r3, #1
 800ea3e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea40:	4b03      	ldr	r3, [pc, #12]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800ea42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea44:	4a02      	ldr	r2, [pc, #8]	@ (800ea50 <HAL_RCC_OscConfig+0x4a4>)
 800ea46:	f023 0304 	bic.w	r3, r3, #4
 800ea4a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea4c:	e021      	b.n	800ea92 <HAL_RCC_OscConfig+0x4e6>
 800ea4e:	bf00      	nop
 800ea50:	58024400 	.word	0x58024400
 800ea54:	58024800 	.word	0x58024800
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	689b      	ldr	r3, [r3, #8]
 800ea5c:	2b05      	cmp	r3, #5
 800ea5e:	d10c      	bne.n	800ea7a <HAL_RCC_OscConfig+0x4ce>
 800ea60:	4b83      	ldr	r3, [pc, #524]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea64:	4a82      	ldr	r2, [pc, #520]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea66:	f043 0304 	orr.w	r3, r3, #4
 800ea6a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea6c:	4b80      	ldr	r3, [pc, #512]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea70:	4a7f      	ldr	r2, [pc, #508]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea72:	f043 0301 	orr.w	r3, r3, #1
 800ea76:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea78:	e00b      	b.n	800ea92 <HAL_RCC_OscConfig+0x4e6>
 800ea7a:	4b7d      	ldr	r3, [pc, #500]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea7e:	4a7c      	ldr	r2, [pc, #496]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea80:	f023 0301 	bic.w	r3, r3, #1
 800ea84:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea86:	4b7a      	ldr	r3, [pc, #488]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea8a:	4a79      	ldr	r2, [pc, #484]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ea8c:	f023 0304 	bic.w	r3, r3, #4
 800ea90:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	689b      	ldr	r3, [r3, #8]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d015      	beq.n	800eac6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea9a:	f7f7 f807 	bl	8005aac <HAL_GetTick>
 800ea9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eaa0:	e00a      	b.n	800eab8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eaa2:	f7f7 f803 	bl	8005aac <HAL_GetTick>
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaaa:	1ad3      	subs	r3, r2, r3
 800eaac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eab0:	4293      	cmp	r3, r2
 800eab2:	d901      	bls.n	800eab8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800eab4:	2303      	movs	r3, #3
 800eab6:	e14b      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eab8:	4b6d      	ldr	r3, [pc, #436]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eaba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eabc:	f003 0302 	and.w	r3, r3, #2
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d0ee      	beq.n	800eaa2 <HAL_RCC_OscConfig+0x4f6>
 800eac4:	e014      	b.n	800eaf0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eac6:	f7f6 fff1 	bl	8005aac <HAL_GetTick>
 800eaca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eacc:	e00a      	b.n	800eae4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eace:	f7f6 ffed 	bl	8005aac <HAL_GetTick>
 800ead2:	4602      	mov	r2, r0
 800ead4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ead6:	1ad3      	subs	r3, r2, r3
 800ead8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eadc:	4293      	cmp	r3, r2
 800eade:	d901      	bls.n	800eae4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800eae0:	2303      	movs	r3, #3
 800eae2:	e135      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eae4:	4b62      	ldr	r3, [pc, #392]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eae8:	f003 0302 	and.w	r3, r3, #2
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d1ee      	bne.n	800eace <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	f000 812a 	beq.w	800ed4e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800eafa:	4b5d      	ldr	r3, [pc, #372]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eafc:	691b      	ldr	r3, [r3, #16]
 800eafe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eb02:	2b18      	cmp	r3, #24
 800eb04:	f000 80ba 	beq.w	800ec7c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb0c:	2b02      	cmp	r3, #2
 800eb0e:	f040 8095 	bne.w	800ec3c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800eb12:	4b57      	ldr	r3, [pc, #348]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	4a56      	ldr	r2, [pc, #344]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800eb1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb1e:	f7f6 ffc5 	bl	8005aac <HAL_GetTick>
 800eb22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eb24:	e008      	b.n	800eb38 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eb26:	f7f6 ffc1 	bl	8005aac <HAL_GetTick>
 800eb2a:	4602      	mov	r2, r0
 800eb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb2e:	1ad3      	subs	r3, r2, r3
 800eb30:	2b02      	cmp	r3, #2
 800eb32:	d901      	bls.n	800eb38 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800eb34:	2303      	movs	r3, #3
 800eb36:	e10b      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eb38:	4b4d      	ldr	r3, [pc, #308]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d1f0      	bne.n	800eb26 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800eb44:	4b4a      	ldr	r3, [pc, #296]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eb48:	4b4a      	ldr	r3, [pc, #296]	@ (800ec74 <HAL_RCC_OscConfig+0x6c8>)
 800eb4a:	4013      	ands	r3, r2
 800eb4c:	687a      	ldr	r2, [r7, #4]
 800eb4e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800eb50:	687a      	ldr	r2, [r7, #4]
 800eb52:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800eb54:	0112      	lsls	r2, r2, #4
 800eb56:	430a      	orrs	r2, r1
 800eb58:	4945      	ldr	r1, [pc, #276]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb5a:	4313      	orrs	r3, r2
 800eb5c:	628b      	str	r3, [r1, #40]	@ 0x28
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb62:	3b01      	subs	r3, #1
 800eb64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb6c:	3b01      	subs	r3, #1
 800eb6e:	025b      	lsls	r3, r3, #9
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	431a      	orrs	r2, r3
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb78:	3b01      	subs	r3, #1
 800eb7a:	041b      	lsls	r3, r3, #16
 800eb7c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800eb80:	431a      	orrs	r2, r3
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb86:	3b01      	subs	r3, #1
 800eb88:	061b      	lsls	r3, r3, #24
 800eb8a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800eb8e:	4938      	ldr	r1, [pc, #224]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb90:	4313      	orrs	r3, r2
 800eb92:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800eb94:	4b36      	ldr	r3, [pc, #216]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb98:	4a35      	ldr	r2, [pc, #212]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eb9a:	f023 0301 	bic.w	r3, r3, #1
 800eb9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800eba0:	4b33      	ldr	r3, [pc, #204]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800eba2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800eba4:	4b34      	ldr	r3, [pc, #208]	@ (800ec78 <HAL_RCC_OscConfig+0x6cc>)
 800eba6:	4013      	ands	r3, r2
 800eba8:	687a      	ldr	r2, [r7, #4]
 800ebaa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ebac:	00d2      	lsls	r2, r2, #3
 800ebae:	4930      	ldr	r1, [pc, #192]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebb0:	4313      	orrs	r3, r2
 800ebb2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ebb4:	4b2e      	ldr	r3, [pc, #184]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebb8:	f023 020c 	bic.w	r2, r3, #12
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebc0:	492b      	ldr	r1, [pc, #172]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebc2:	4313      	orrs	r3, r2
 800ebc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ebc6:	4b2a      	ldr	r3, [pc, #168]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebca:	f023 0202 	bic.w	r2, r3, #2
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebd2:	4927      	ldr	r1, [pc, #156]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ebd8:	4b25      	ldr	r3, [pc, #148]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebdc:	4a24      	ldr	r2, [pc, #144]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ebe2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ebe4:	4b22      	ldr	r3, [pc, #136]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebe8:	4a21      	ldr	r2, [pc, #132]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ebee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ebf0:	4b1f      	ldr	r3, [pc, #124]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebf4:	4a1e      	ldr	r2, [pc, #120]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebf6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ebfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ebfc:	4b1c      	ldr	r3, [pc, #112]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ebfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec00:	4a1b      	ldr	r2, [pc, #108]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec02:	f043 0301 	orr.w	r3, r3, #1
 800ec06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ec08:	4b19      	ldr	r3, [pc, #100]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	4a18      	ldr	r2, [pc, #96]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ec12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec14:	f7f6 ff4a 	bl	8005aac <HAL_GetTick>
 800ec18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ec1a:	e008      	b.n	800ec2e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ec1c:	f7f6 ff46 	bl	8005aac <HAL_GetTick>
 800ec20:	4602      	mov	r2, r0
 800ec22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec24:	1ad3      	subs	r3, r2, r3
 800ec26:	2b02      	cmp	r3, #2
 800ec28:	d901      	bls.n	800ec2e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ec2a:	2303      	movs	r3, #3
 800ec2c:	e090      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ec2e:	4b10      	ldr	r3, [pc, #64]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d0f0      	beq.n	800ec1c <HAL_RCC_OscConfig+0x670>
 800ec3a:	e088      	b.n	800ed4e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ec3c:	4b0c      	ldr	r3, [pc, #48]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	4a0b      	ldr	r2, [pc, #44]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ec46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec48:	f7f6 ff30 	bl	8005aac <HAL_GetTick>
 800ec4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec4e:	e008      	b.n	800ec62 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ec50:	f7f6 ff2c 	bl	8005aac <HAL_GetTick>
 800ec54:	4602      	mov	r2, r0
 800ec56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec58:	1ad3      	subs	r3, r2, r3
 800ec5a:	2b02      	cmp	r3, #2
 800ec5c:	d901      	bls.n	800ec62 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800ec5e:	2303      	movs	r3, #3
 800ec60:	e076      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec62:	4b03      	ldr	r3, [pc, #12]	@ (800ec70 <HAL_RCC_OscConfig+0x6c4>)
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d1f0      	bne.n	800ec50 <HAL_RCC_OscConfig+0x6a4>
 800ec6e:	e06e      	b.n	800ed4e <HAL_RCC_OscConfig+0x7a2>
 800ec70:	58024400 	.word	0x58024400
 800ec74:	fffffc0c 	.word	0xfffffc0c
 800ec78:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ec7c:	4b36      	ldr	r3, [pc, #216]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ec7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ec82:	4b35      	ldr	r3, [pc, #212]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ec84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec86:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec8c:	2b01      	cmp	r3, #1
 800ec8e:	d031      	beq.n	800ecf4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	f003 0203 	and.w	r2, r3, #3
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ec9a:	429a      	cmp	r2, r3
 800ec9c:	d12a      	bne.n	800ecf4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	091b      	lsrs	r3, r3, #4
 800eca2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ecaa:	429a      	cmp	r2, r3
 800ecac:	d122      	bne.n	800ecf4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecb8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ecba:	429a      	cmp	r2, r3
 800ecbc:	d11a      	bne.n	800ecf4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	0a5b      	lsrs	r3, r3, #9
 800ecc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ecca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800eccc:	429a      	cmp	r2, r3
 800ecce:	d111      	bne.n	800ecf4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	0c1b      	lsrs	r3, r3, #16
 800ecd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecdc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d108      	bne.n	800ecf4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	0e1b      	lsrs	r3, r3, #24
 800ece6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ecee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d001      	beq.n	800ecf8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800ecf4:	2301      	movs	r3, #1
 800ecf6:	e02b      	b.n	800ed50 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ecf8:	4b17      	ldr	r3, [pc, #92]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ecfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ecfc:	08db      	lsrs	r3, r3, #3
 800ecfe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ed02:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed08:	693a      	ldr	r2, [r7, #16]
 800ed0a:	429a      	cmp	r2, r3
 800ed0c:	d01f      	beq.n	800ed4e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ed0e:	4b12      	ldr	r3, [pc, #72]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ed10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed12:	4a11      	ldr	r2, [pc, #68]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ed14:	f023 0301 	bic.w	r3, r3, #1
 800ed18:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ed1a:	f7f6 fec7 	bl	8005aac <HAL_GetTick>
 800ed1e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ed20:	bf00      	nop
 800ed22:	f7f6 fec3 	bl	8005aac <HAL_GetTick>
 800ed26:	4602      	mov	r2, r0
 800ed28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d0f9      	beq.n	800ed22 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ed2e:	4b0a      	ldr	r3, [pc, #40]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ed30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ed32:	4b0a      	ldr	r3, [pc, #40]	@ (800ed5c <HAL_RCC_OscConfig+0x7b0>)
 800ed34:	4013      	ands	r3, r2
 800ed36:	687a      	ldr	r2, [r7, #4]
 800ed38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ed3a:	00d2      	lsls	r2, r2, #3
 800ed3c:	4906      	ldr	r1, [pc, #24]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ed3e:	4313      	orrs	r3, r2
 800ed40:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ed42:	4b05      	ldr	r3, [pc, #20]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ed44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed46:	4a04      	ldr	r2, [pc, #16]	@ (800ed58 <HAL_RCC_OscConfig+0x7ac>)
 800ed48:	f043 0301 	orr.w	r3, r3, #1
 800ed4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ed4e:	2300      	movs	r3, #0
}
 800ed50:	4618      	mov	r0, r3
 800ed52:	3730      	adds	r7, #48	@ 0x30
 800ed54:	46bd      	mov	sp, r7
 800ed56:	bd80      	pop	{r7, pc}
 800ed58:	58024400 	.word	0x58024400
 800ed5c:	ffff0007 	.word	0xffff0007

0800ed60 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b086      	sub	sp, #24
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d101      	bne.n	800ed74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ed70:	2301      	movs	r3, #1
 800ed72:	e19c      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ed74:	4b8a      	ldr	r3, [pc, #552]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	f003 030f 	and.w	r3, r3, #15
 800ed7c:	683a      	ldr	r2, [r7, #0]
 800ed7e:	429a      	cmp	r2, r3
 800ed80:	d910      	bls.n	800eda4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ed82:	4b87      	ldr	r3, [pc, #540]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f023 020f 	bic.w	r2, r3, #15
 800ed8a:	4985      	ldr	r1, [pc, #532]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ed92:	4b83      	ldr	r3, [pc, #524]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	f003 030f 	and.w	r3, r3, #15
 800ed9a:	683a      	ldr	r2, [r7, #0]
 800ed9c:	429a      	cmp	r2, r3
 800ed9e:	d001      	beq.n	800eda4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800eda0:	2301      	movs	r3, #1
 800eda2:	e184      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	f003 0304 	and.w	r3, r3, #4
 800edac:	2b00      	cmp	r3, #0
 800edae:	d010      	beq.n	800edd2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	691a      	ldr	r2, [r3, #16]
 800edb4:	4b7b      	ldr	r3, [pc, #492]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800edb6:	699b      	ldr	r3, [r3, #24]
 800edb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d908      	bls.n	800edd2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800edc0:	4b78      	ldr	r3, [pc, #480]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800edc2:	699b      	ldr	r3, [r3, #24]
 800edc4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	691b      	ldr	r3, [r3, #16]
 800edcc:	4975      	ldr	r1, [pc, #468]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800edce:	4313      	orrs	r3, r2
 800edd0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f003 0308 	and.w	r3, r3, #8
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d010      	beq.n	800ee00 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	695a      	ldr	r2, [r3, #20]
 800ede2:	4b70      	ldr	r3, [pc, #448]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ede4:	69db      	ldr	r3, [r3, #28]
 800ede6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800edea:	429a      	cmp	r2, r3
 800edec:	d908      	bls.n	800ee00 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800edee:	4b6d      	ldr	r3, [pc, #436]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800edf0:	69db      	ldr	r3, [r3, #28]
 800edf2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	695b      	ldr	r3, [r3, #20]
 800edfa:	496a      	ldr	r1, [pc, #424]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800edfc:	4313      	orrs	r3, r2
 800edfe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	f003 0310 	and.w	r3, r3, #16
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d010      	beq.n	800ee2e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	699a      	ldr	r2, [r3, #24]
 800ee10:	4b64      	ldr	r3, [pc, #400]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee12:	69db      	ldr	r3, [r3, #28]
 800ee14:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ee18:	429a      	cmp	r2, r3
 800ee1a:	d908      	bls.n	800ee2e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ee1c:	4b61      	ldr	r3, [pc, #388]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee1e:	69db      	ldr	r3, [r3, #28]
 800ee20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	699b      	ldr	r3, [r3, #24]
 800ee28:	495e      	ldr	r1, [pc, #376]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee2a:	4313      	orrs	r3, r2
 800ee2c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f003 0320 	and.w	r3, r3, #32
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d010      	beq.n	800ee5c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	69da      	ldr	r2, [r3, #28]
 800ee3e:	4b59      	ldr	r3, [pc, #356]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee40:	6a1b      	ldr	r3, [r3, #32]
 800ee42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ee46:	429a      	cmp	r2, r3
 800ee48:	d908      	bls.n	800ee5c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ee4a:	4b56      	ldr	r3, [pc, #344]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee4c:	6a1b      	ldr	r3, [r3, #32]
 800ee4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	69db      	ldr	r3, [r3, #28]
 800ee56:	4953      	ldr	r1, [pc, #332]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee58:	4313      	orrs	r3, r2
 800ee5a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	f003 0302 	and.w	r3, r3, #2
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d010      	beq.n	800ee8a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	68da      	ldr	r2, [r3, #12]
 800ee6c:	4b4d      	ldr	r3, [pc, #308]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee6e:	699b      	ldr	r3, [r3, #24]
 800ee70:	f003 030f 	and.w	r3, r3, #15
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d908      	bls.n	800ee8a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ee78:	4b4a      	ldr	r3, [pc, #296]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee7a:	699b      	ldr	r3, [r3, #24]
 800ee7c:	f023 020f 	bic.w	r2, r3, #15
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	68db      	ldr	r3, [r3, #12]
 800ee84:	4947      	ldr	r1, [pc, #284]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee86:	4313      	orrs	r3, r2
 800ee88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	f003 0301 	and.w	r3, r3, #1
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d055      	beq.n	800ef42 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ee96:	4b43      	ldr	r3, [pc, #268]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ee98:	699b      	ldr	r3, [r3, #24]
 800ee9a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	689b      	ldr	r3, [r3, #8]
 800eea2:	4940      	ldr	r1, [pc, #256]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800eea4:	4313      	orrs	r3, r2
 800eea6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	685b      	ldr	r3, [r3, #4]
 800eeac:	2b02      	cmp	r3, #2
 800eeae:	d107      	bne.n	800eec0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800eeb0:	4b3c      	ldr	r3, [pc, #240]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d121      	bne.n	800ef00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eebc:	2301      	movs	r3, #1
 800eebe:	e0f6      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	685b      	ldr	r3, [r3, #4]
 800eec4:	2b03      	cmp	r3, #3
 800eec6:	d107      	bne.n	800eed8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800eec8:	4b36      	ldr	r3, [pc, #216]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d115      	bne.n	800ef00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eed4:	2301      	movs	r3, #1
 800eed6:	e0ea      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	685b      	ldr	r3, [r3, #4]
 800eedc:	2b01      	cmp	r3, #1
 800eede:	d107      	bne.n	800eef0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800eee0:	4b30      	ldr	r3, [pc, #192]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d109      	bne.n	800ef00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eeec:	2301      	movs	r3, #1
 800eeee:	e0de      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800eef0:	4b2c      	ldr	r3, [pc, #176]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	f003 0304 	and.w	r3, r3, #4
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d101      	bne.n	800ef00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eefc:	2301      	movs	r3, #1
 800eefe:	e0d6      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ef00:	4b28      	ldr	r3, [pc, #160]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ef02:	691b      	ldr	r3, [r3, #16]
 800ef04:	f023 0207 	bic.w	r2, r3, #7
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	685b      	ldr	r3, [r3, #4]
 800ef0c:	4925      	ldr	r1, [pc, #148]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ef0e:	4313      	orrs	r3, r2
 800ef10:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ef12:	f7f6 fdcb 	bl	8005aac <HAL_GetTick>
 800ef16:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef18:	e00a      	b.n	800ef30 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ef1a:	f7f6 fdc7 	bl	8005aac <HAL_GetTick>
 800ef1e:	4602      	mov	r2, r0
 800ef20:	697b      	ldr	r3, [r7, #20]
 800ef22:	1ad3      	subs	r3, r2, r3
 800ef24:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	d901      	bls.n	800ef30 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800ef2c:	2303      	movs	r3, #3
 800ef2e:	e0be      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef30:	4b1c      	ldr	r3, [pc, #112]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ef32:	691b      	ldr	r3, [r3, #16]
 800ef34:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	685b      	ldr	r3, [r3, #4]
 800ef3c:	00db      	lsls	r3, r3, #3
 800ef3e:	429a      	cmp	r2, r3
 800ef40:	d1eb      	bne.n	800ef1a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	f003 0302 	and.w	r3, r3, #2
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d010      	beq.n	800ef70 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	68da      	ldr	r2, [r3, #12]
 800ef52:	4b14      	ldr	r3, [pc, #80]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ef54:	699b      	ldr	r3, [r3, #24]
 800ef56:	f003 030f 	and.w	r3, r3, #15
 800ef5a:	429a      	cmp	r2, r3
 800ef5c:	d208      	bcs.n	800ef70 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ef5e:	4b11      	ldr	r3, [pc, #68]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ef60:	699b      	ldr	r3, [r3, #24]
 800ef62:	f023 020f 	bic.w	r2, r3, #15
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	68db      	ldr	r3, [r3, #12]
 800ef6a:	490e      	ldr	r1, [pc, #56]	@ (800efa4 <HAL_RCC_ClockConfig+0x244>)
 800ef6c:	4313      	orrs	r3, r2
 800ef6e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ef70:	4b0b      	ldr	r3, [pc, #44]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f003 030f 	and.w	r3, r3, #15
 800ef78:	683a      	ldr	r2, [r7, #0]
 800ef7a:	429a      	cmp	r2, r3
 800ef7c:	d214      	bcs.n	800efa8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ef7e:	4b08      	ldr	r3, [pc, #32]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	f023 020f 	bic.w	r2, r3, #15
 800ef86:	4906      	ldr	r1, [pc, #24]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	4313      	orrs	r3, r2
 800ef8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ef8e:	4b04      	ldr	r3, [pc, #16]	@ (800efa0 <HAL_RCC_ClockConfig+0x240>)
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	f003 030f 	and.w	r3, r3, #15
 800ef96:	683a      	ldr	r2, [r7, #0]
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d005      	beq.n	800efa8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	e086      	b.n	800f0ae <HAL_RCC_ClockConfig+0x34e>
 800efa0:	52002000 	.word	0x52002000
 800efa4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	f003 0304 	and.w	r3, r3, #4
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d010      	beq.n	800efd6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	691a      	ldr	r2, [r3, #16]
 800efb8:	4b3f      	ldr	r3, [pc, #252]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800efba:	699b      	ldr	r3, [r3, #24]
 800efbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efc0:	429a      	cmp	r2, r3
 800efc2:	d208      	bcs.n	800efd6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800efc4:	4b3c      	ldr	r3, [pc, #240]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800efc6:	699b      	ldr	r3, [r3, #24]
 800efc8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	691b      	ldr	r3, [r3, #16]
 800efd0:	4939      	ldr	r1, [pc, #228]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800efd2:	4313      	orrs	r3, r2
 800efd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	f003 0308 	and.w	r3, r3, #8
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d010      	beq.n	800f004 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	695a      	ldr	r2, [r3, #20]
 800efe6:	4b34      	ldr	r3, [pc, #208]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800efe8:	69db      	ldr	r3, [r3, #28]
 800efea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efee:	429a      	cmp	r2, r3
 800eff0:	d208      	bcs.n	800f004 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800eff2:	4b31      	ldr	r3, [pc, #196]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800eff4:	69db      	ldr	r3, [r3, #28]
 800eff6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	695b      	ldr	r3, [r3, #20]
 800effe:	492e      	ldr	r1, [pc, #184]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f000:	4313      	orrs	r3, r2
 800f002:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	f003 0310 	and.w	r3, r3, #16
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d010      	beq.n	800f032 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	699a      	ldr	r2, [r3, #24]
 800f014:	4b28      	ldr	r3, [pc, #160]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f016:	69db      	ldr	r3, [r3, #28]
 800f018:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f01c:	429a      	cmp	r2, r3
 800f01e:	d208      	bcs.n	800f032 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f020:	4b25      	ldr	r3, [pc, #148]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f022:	69db      	ldr	r3, [r3, #28]
 800f024:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	699b      	ldr	r3, [r3, #24]
 800f02c:	4922      	ldr	r1, [pc, #136]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f02e:	4313      	orrs	r3, r2
 800f030:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	f003 0320 	and.w	r3, r3, #32
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d010      	beq.n	800f060 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	69da      	ldr	r2, [r3, #28]
 800f042:	4b1d      	ldr	r3, [pc, #116]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f044:	6a1b      	ldr	r3, [r3, #32]
 800f046:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d208      	bcs.n	800f060 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f04e:	4b1a      	ldr	r3, [pc, #104]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f050:	6a1b      	ldr	r3, [r3, #32]
 800f052:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	69db      	ldr	r3, [r3, #28]
 800f05a:	4917      	ldr	r1, [pc, #92]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f05c:	4313      	orrs	r3, r2
 800f05e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f060:	f000 f834 	bl	800f0cc <HAL_RCC_GetSysClockFreq>
 800f064:	4602      	mov	r2, r0
 800f066:	4b14      	ldr	r3, [pc, #80]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f068:	699b      	ldr	r3, [r3, #24]
 800f06a:	0a1b      	lsrs	r3, r3, #8
 800f06c:	f003 030f 	and.w	r3, r3, #15
 800f070:	4912      	ldr	r1, [pc, #72]	@ (800f0bc <HAL_RCC_ClockConfig+0x35c>)
 800f072:	5ccb      	ldrb	r3, [r1, r3]
 800f074:	f003 031f 	and.w	r3, r3, #31
 800f078:	fa22 f303 	lsr.w	r3, r2, r3
 800f07c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f07e:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b8 <HAL_RCC_ClockConfig+0x358>)
 800f080:	699b      	ldr	r3, [r3, #24]
 800f082:	f003 030f 	and.w	r3, r3, #15
 800f086:	4a0d      	ldr	r2, [pc, #52]	@ (800f0bc <HAL_RCC_ClockConfig+0x35c>)
 800f088:	5cd3      	ldrb	r3, [r2, r3]
 800f08a:	f003 031f 	and.w	r3, r3, #31
 800f08e:	693a      	ldr	r2, [r7, #16]
 800f090:	fa22 f303 	lsr.w	r3, r2, r3
 800f094:	4a0a      	ldr	r2, [pc, #40]	@ (800f0c0 <HAL_RCC_ClockConfig+0x360>)
 800f096:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f098:	4a0a      	ldr	r2, [pc, #40]	@ (800f0c4 <HAL_RCC_ClockConfig+0x364>)
 800f09a:	693b      	ldr	r3, [r7, #16]
 800f09c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f09e:	4b0a      	ldr	r3, [pc, #40]	@ (800f0c8 <HAL_RCC_ClockConfig+0x368>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f7f5 fd58 	bl	8004b58 <HAL_InitTick>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f0ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3718      	adds	r7, #24
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
 800f0b6:	bf00      	nop
 800f0b8:	58024400 	.word	0x58024400
 800f0bc:	0801f3e0 	.word	0x0801f3e0
 800f0c0:	24000004 	.word	0x24000004
 800f0c4:	24000000 	.word	0x24000000
 800f0c8:	24000008 	.word	0x24000008

0800f0cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b089      	sub	sp, #36	@ 0x24
 800f0d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f0d2:	4bb3      	ldr	r3, [pc, #716]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f0d4:	691b      	ldr	r3, [r3, #16]
 800f0d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f0da:	2b18      	cmp	r3, #24
 800f0dc:	f200 8155 	bhi.w	800f38a <HAL_RCC_GetSysClockFreq+0x2be>
 800f0e0:	a201      	add	r2, pc, #4	@ (adr r2, 800f0e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 800f0e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e6:	bf00      	nop
 800f0e8:	0800f14d 	.word	0x0800f14d
 800f0ec:	0800f38b 	.word	0x0800f38b
 800f0f0:	0800f38b 	.word	0x0800f38b
 800f0f4:	0800f38b 	.word	0x0800f38b
 800f0f8:	0800f38b 	.word	0x0800f38b
 800f0fc:	0800f38b 	.word	0x0800f38b
 800f100:	0800f38b 	.word	0x0800f38b
 800f104:	0800f38b 	.word	0x0800f38b
 800f108:	0800f173 	.word	0x0800f173
 800f10c:	0800f38b 	.word	0x0800f38b
 800f110:	0800f38b 	.word	0x0800f38b
 800f114:	0800f38b 	.word	0x0800f38b
 800f118:	0800f38b 	.word	0x0800f38b
 800f11c:	0800f38b 	.word	0x0800f38b
 800f120:	0800f38b 	.word	0x0800f38b
 800f124:	0800f38b 	.word	0x0800f38b
 800f128:	0800f179 	.word	0x0800f179
 800f12c:	0800f38b 	.word	0x0800f38b
 800f130:	0800f38b 	.word	0x0800f38b
 800f134:	0800f38b 	.word	0x0800f38b
 800f138:	0800f38b 	.word	0x0800f38b
 800f13c:	0800f38b 	.word	0x0800f38b
 800f140:	0800f38b 	.word	0x0800f38b
 800f144:	0800f38b 	.word	0x0800f38b
 800f148:	0800f17f 	.word	0x0800f17f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f14c:	4b94      	ldr	r3, [pc, #592]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	f003 0320 	and.w	r3, r3, #32
 800f154:	2b00      	cmp	r3, #0
 800f156:	d009      	beq.n	800f16c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f158:	4b91      	ldr	r3, [pc, #580]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	08db      	lsrs	r3, r3, #3
 800f15e:	f003 0303 	and.w	r3, r3, #3
 800f162:	4a90      	ldr	r2, [pc, #576]	@ (800f3a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f164:	fa22 f303 	lsr.w	r3, r2, r3
 800f168:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f16a:	e111      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f16c:	4b8d      	ldr	r3, [pc, #564]	@ (800f3a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f16e:	61bb      	str	r3, [r7, #24]
      break;
 800f170:	e10e      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f172:	4b8d      	ldr	r3, [pc, #564]	@ (800f3a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f174:	61bb      	str	r3, [r7, #24]
      break;
 800f176:	e10b      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f178:	4b8c      	ldr	r3, [pc, #560]	@ (800f3ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f17a:	61bb      	str	r3, [r7, #24]
      break;
 800f17c:	e108      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f17e:	4b88      	ldr	r3, [pc, #544]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f182:	f003 0303 	and.w	r3, r3, #3
 800f186:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f188:	4b85      	ldr	r3, [pc, #532]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f18a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f18c:	091b      	lsrs	r3, r3, #4
 800f18e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f192:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f194:	4b82      	ldr	r3, [pc, #520]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f198:	f003 0301 	and.w	r3, r3, #1
 800f19c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f19e:	4b80      	ldr	r3, [pc, #512]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1a2:	08db      	lsrs	r3, r3, #3
 800f1a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f1a8:	68fa      	ldr	r2, [r7, #12]
 800f1aa:	fb02 f303 	mul.w	r3, r2, r3
 800f1ae:	ee07 3a90 	vmov	s15, r3
 800f1b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	f000 80e1 	beq.w	800f384 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f1c2:	697b      	ldr	r3, [r7, #20]
 800f1c4:	2b02      	cmp	r3, #2
 800f1c6:	f000 8083 	beq.w	800f2d0 <HAL_RCC_GetSysClockFreq+0x204>
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	2b02      	cmp	r3, #2
 800f1ce:	f200 80a1 	bhi.w	800f314 <HAL_RCC_GetSysClockFreq+0x248>
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d003      	beq.n	800f1e0 <HAL_RCC_GetSysClockFreq+0x114>
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	2b01      	cmp	r3, #1
 800f1dc:	d056      	beq.n	800f28c <HAL_RCC_GetSysClockFreq+0x1c0>
 800f1de:	e099      	b.n	800f314 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f1e0:	4b6f      	ldr	r3, [pc, #444]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	f003 0320 	and.w	r3, r3, #32
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d02d      	beq.n	800f248 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f1ec:	4b6c      	ldr	r3, [pc, #432]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	08db      	lsrs	r3, r3, #3
 800f1f2:	f003 0303 	and.w	r3, r3, #3
 800f1f6:	4a6b      	ldr	r2, [pc, #428]	@ (800f3a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f1f8:	fa22 f303 	lsr.w	r3, r2, r3
 800f1fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	ee07 3a90 	vmov	s15, r3
 800f204:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f208:	693b      	ldr	r3, [r7, #16]
 800f20a:	ee07 3a90 	vmov	s15, r3
 800f20e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f216:	4b62      	ldr	r3, [pc, #392]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f21a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f21e:	ee07 3a90 	vmov	s15, r3
 800f222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f226:	ed97 6a02 	vldr	s12, [r7, #8]
 800f22a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f3b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f22e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f232:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f236:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f23a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f23e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f242:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f246:	e087      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	ee07 3a90 	vmov	s15, r3
 800f24e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f252:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f3b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f25a:	4b51      	ldr	r3, [pc, #324]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f25c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f25e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f262:	ee07 3a90 	vmov	s15, r3
 800f266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f26a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f26e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f3b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f27a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f27e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f282:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f286:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f28a:	e065      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f28c:	693b      	ldr	r3, [r7, #16]
 800f28e:	ee07 3a90 	vmov	s15, r3
 800f292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f296:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f3b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f29a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f29e:	4b40      	ldr	r3, [pc, #256]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2a6:	ee07 3a90 	vmov	s15, r3
 800f2aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800f2b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f3b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f2b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f2ce:	e043      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f2d0:	693b      	ldr	r3, [r7, #16]
 800f2d2:	ee07 3a90 	vmov	s15, r3
 800f2d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f3bc <HAL_RCC_GetSysClockFreq+0x2f0>
 800f2de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2e2:	4b2f      	ldr	r3, [pc, #188]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2ea:	ee07 3a90 	vmov	s15, r3
 800f2ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f2f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f3b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f2fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f30a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f30e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f312:	e021      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f314:	693b      	ldr	r3, [r7, #16]
 800f316:	ee07 3a90 	vmov	s15, r3
 800f31a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f31e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f3b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f326:	4b1e      	ldr	r3, [pc, #120]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f32a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f32e:	ee07 3a90 	vmov	s15, r3
 800f332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f336:	ed97 6a02 	vldr	s12, [r7, #8]
 800f33a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f3b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f33e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f34a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f34e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f352:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f356:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f358:	4b11      	ldr	r3, [pc, #68]	@ (800f3a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f35a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f35c:	0a5b      	lsrs	r3, r3, #9
 800f35e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f362:	3301      	adds	r3, #1
 800f364:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	ee07 3a90 	vmov	s15, r3
 800f36c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f370:	edd7 6a07 	vldr	s13, [r7, #28]
 800f374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f378:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f37c:	ee17 3a90 	vmov	r3, s15
 800f380:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f382:	e005      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f384:	2300      	movs	r3, #0
 800f386:	61bb      	str	r3, [r7, #24]
      break;
 800f388:	e002      	b.n	800f390 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f38a:	4b07      	ldr	r3, [pc, #28]	@ (800f3a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f38c:	61bb      	str	r3, [r7, #24]
      break;
 800f38e:	bf00      	nop
  }

  return sysclockfreq;
 800f390:	69bb      	ldr	r3, [r7, #24]
}
 800f392:	4618      	mov	r0, r3
 800f394:	3724      	adds	r7, #36	@ 0x24
 800f396:	46bd      	mov	sp, r7
 800f398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39c:	4770      	bx	lr
 800f39e:	bf00      	nop
 800f3a0:	58024400 	.word	0x58024400
 800f3a4:	03d09000 	.word	0x03d09000
 800f3a8:	003d0900 	.word	0x003d0900
 800f3ac:	016e3600 	.word	0x016e3600
 800f3b0:	46000000 	.word	0x46000000
 800f3b4:	4c742400 	.word	0x4c742400
 800f3b8:	4a742400 	.word	0x4a742400
 800f3bc:	4bb71b00 	.word	0x4bb71b00

0800f3c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b082      	sub	sp, #8
 800f3c4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f3c6:	f7ff fe81 	bl	800f0cc <HAL_RCC_GetSysClockFreq>
 800f3ca:	4602      	mov	r2, r0
 800f3cc:	4b10      	ldr	r3, [pc, #64]	@ (800f410 <HAL_RCC_GetHCLKFreq+0x50>)
 800f3ce:	699b      	ldr	r3, [r3, #24]
 800f3d0:	0a1b      	lsrs	r3, r3, #8
 800f3d2:	f003 030f 	and.w	r3, r3, #15
 800f3d6:	490f      	ldr	r1, [pc, #60]	@ (800f414 <HAL_RCC_GetHCLKFreq+0x54>)
 800f3d8:	5ccb      	ldrb	r3, [r1, r3]
 800f3da:	f003 031f 	and.w	r3, r3, #31
 800f3de:	fa22 f303 	lsr.w	r3, r2, r3
 800f3e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f3e4:	4b0a      	ldr	r3, [pc, #40]	@ (800f410 <HAL_RCC_GetHCLKFreq+0x50>)
 800f3e6:	699b      	ldr	r3, [r3, #24]
 800f3e8:	f003 030f 	and.w	r3, r3, #15
 800f3ec:	4a09      	ldr	r2, [pc, #36]	@ (800f414 <HAL_RCC_GetHCLKFreq+0x54>)
 800f3ee:	5cd3      	ldrb	r3, [r2, r3]
 800f3f0:	f003 031f 	and.w	r3, r3, #31
 800f3f4:	687a      	ldr	r2, [r7, #4]
 800f3f6:	fa22 f303 	lsr.w	r3, r2, r3
 800f3fa:	4a07      	ldr	r2, [pc, #28]	@ (800f418 <HAL_RCC_GetHCLKFreq+0x58>)
 800f3fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f3fe:	4a07      	ldr	r2, [pc, #28]	@ (800f41c <HAL_RCC_GetHCLKFreq+0x5c>)
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f404:	4b04      	ldr	r3, [pc, #16]	@ (800f418 <HAL_RCC_GetHCLKFreq+0x58>)
 800f406:	681b      	ldr	r3, [r3, #0]
}
 800f408:	4618      	mov	r0, r3
 800f40a:	3708      	adds	r7, #8
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	58024400 	.word	0x58024400
 800f414:	0801f3e0 	.word	0x0801f3e0
 800f418:	24000004 	.word	0x24000004
 800f41c:	24000000 	.word	0x24000000

0800f420 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f424:	f7ff ffcc 	bl	800f3c0 <HAL_RCC_GetHCLKFreq>
 800f428:	4602      	mov	r2, r0
 800f42a:	4b06      	ldr	r3, [pc, #24]	@ (800f444 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f42c:	69db      	ldr	r3, [r3, #28]
 800f42e:	091b      	lsrs	r3, r3, #4
 800f430:	f003 0307 	and.w	r3, r3, #7
 800f434:	4904      	ldr	r1, [pc, #16]	@ (800f448 <HAL_RCC_GetPCLK1Freq+0x28>)
 800f436:	5ccb      	ldrb	r3, [r1, r3]
 800f438:	f003 031f 	and.w	r3, r3, #31
 800f43c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f440:	4618      	mov	r0, r3
 800f442:	bd80      	pop	{r7, pc}
 800f444:	58024400 	.word	0x58024400
 800f448:	0801f3e0 	.word	0x0801f3e0

0800f44c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f450:	f7ff ffb6 	bl	800f3c0 <HAL_RCC_GetHCLKFreq>
 800f454:	4602      	mov	r2, r0
 800f456:	4b06      	ldr	r3, [pc, #24]	@ (800f470 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f458:	69db      	ldr	r3, [r3, #28]
 800f45a:	0a1b      	lsrs	r3, r3, #8
 800f45c:	f003 0307 	and.w	r3, r3, #7
 800f460:	4904      	ldr	r1, [pc, #16]	@ (800f474 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f462:	5ccb      	ldrb	r3, [r1, r3]
 800f464:	f003 031f 	and.w	r3, r3, #31
 800f468:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f46c:	4618      	mov	r0, r3
 800f46e:	bd80      	pop	{r7, pc}
 800f470:	58024400 	.word	0x58024400
 800f474:	0801f3e0 	.word	0x0801f3e0

0800f478 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
 800f480:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	223f      	movs	r2, #63	@ 0x3f
 800f486:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f488:	4b1a      	ldr	r3, [pc, #104]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f48a:	691b      	ldr	r3, [r3, #16]
 800f48c:	f003 0207 	and.w	r2, r3, #7
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f494:	4b17      	ldr	r3, [pc, #92]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f496:	699b      	ldr	r3, [r3, #24]
 800f498:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f4a0:	4b14      	ldr	r3, [pc, #80]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f4a2:	699b      	ldr	r3, [r3, #24]
 800f4a4:	f003 020f 	and.w	r2, r3, #15
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f4ac:	4b11      	ldr	r3, [pc, #68]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f4ae:	699b      	ldr	r3, [r3, #24]
 800f4b0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f4b8:	4b0e      	ldr	r3, [pc, #56]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f4ba:	69db      	ldr	r3, [r3, #28]
 800f4bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f4c4:	4b0b      	ldr	r3, [pc, #44]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f4c6:	69db      	ldr	r3, [r3, #28]
 800f4c8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f4d0:	4b08      	ldr	r3, [pc, #32]	@ (800f4f4 <HAL_RCC_GetClockConfig+0x7c>)
 800f4d2:	6a1b      	ldr	r3, [r3, #32]
 800f4d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f4dc:	4b06      	ldr	r3, [pc, #24]	@ (800f4f8 <HAL_RCC_GetClockConfig+0x80>)
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	f003 020f 	and.w	r2, r3, #15
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	601a      	str	r2, [r3, #0]
}
 800f4e8:	bf00      	nop
 800f4ea:	370c      	adds	r7, #12
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f2:	4770      	bx	lr
 800f4f4:	58024400 	.word	0x58024400
 800f4f8:	52002000 	.word	0x52002000

0800f4fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f4fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f500:	b0c6      	sub	sp, #280	@ 0x118
 800f502:	af00      	add	r7, sp, #0
 800f504:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f508:	2300      	movs	r3, #0
 800f50a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f50e:	2300      	movs	r3, #0
 800f510:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f51c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f520:	2500      	movs	r5, #0
 800f522:	ea54 0305 	orrs.w	r3, r4, r5
 800f526:	d049      	beq.n	800f5bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f52c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f52e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f532:	d02f      	beq.n	800f594 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f534:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f538:	d828      	bhi.n	800f58c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f53a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f53e:	d01a      	beq.n	800f576 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f540:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f544:	d822      	bhi.n	800f58c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f546:	2b00      	cmp	r3, #0
 800f548:	d003      	beq.n	800f552 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f54a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f54e:	d007      	beq.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f550:	e01c      	b.n	800f58c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f552:	4bab      	ldr	r3, [pc, #684]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f556:	4aaa      	ldr	r2, [pc, #680]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f55c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f55e:	e01a      	b.n	800f596 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f564:	3308      	adds	r3, #8
 800f566:	2102      	movs	r1, #2
 800f568:	4618      	mov	r0, r3
 800f56a:	f002 fa49 	bl	8011a00 <RCCEx_PLL2_Config>
 800f56e:	4603      	mov	r3, r0
 800f570:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f574:	e00f      	b.n	800f596 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f57a:	3328      	adds	r3, #40	@ 0x28
 800f57c:	2102      	movs	r1, #2
 800f57e:	4618      	mov	r0, r3
 800f580:	f002 faf0 	bl	8011b64 <RCCEx_PLL3_Config>
 800f584:	4603      	mov	r3, r0
 800f586:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f58a:	e004      	b.n	800f596 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f58c:	2301      	movs	r3, #1
 800f58e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f592:	e000      	b.n	800f596 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f594:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f596:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d10a      	bne.n	800f5b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f59e:	4b98      	ldr	r3, [pc, #608]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f5a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f5ac:	4a94      	ldr	r2, [pc, #592]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5ae:	430b      	orrs	r3, r1
 800f5b0:	6513      	str	r3, [r2, #80]	@ 0x50
 800f5b2:	e003      	b.n	800f5bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f5b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f5b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f5bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5c4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f5c8:	f04f 0900 	mov.w	r9, #0
 800f5cc:	ea58 0309 	orrs.w	r3, r8, r9
 800f5d0:	d047      	beq.n	800f662 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f5d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f5d8:	2b04      	cmp	r3, #4
 800f5da:	d82a      	bhi.n	800f632 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f5dc:	a201      	add	r2, pc, #4	@ (adr r2, 800f5e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5e2:	bf00      	nop
 800f5e4:	0800f5f9 	.word	0x0800f5f9
 800f5e8:	0800f607 	.word	0x0800f607
 800f5ec:	0800f61d 	.word	0x0800f61d
 800f5f0:	0800f63b 	.word	0x0800f63b
 800f5f4:	0800f63b 	.word	0x0800f63b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f5f8:	4b81      	ldr	r3, [pc, #516]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5fc:	4a80      	ldr	r2, [pc, #512]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f602:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f604:	e01a      	b.n	800f63c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f60a:	3308      	adds	r3, #8
 800f60c:	2100      	movs	r1, #0
 800f60e:	4618      	mov	r0, r3
 800f610:	f002 f9f6 	bl	8011a00 <RCCEx_PLL2_Config>
 800f614:	4603      	mov	r3, r0
 800f616:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f61a:	e00f      	b.n	800f63c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f61c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f620:	3328      	adds	r3, #40	@ 0x28
 800f622:	2100      	movs	r1, #0
 800f624:	4618      	mov	r0, r3
 800f626:	f002 fa9d 	bl	8011b64 <RCCEx_PLL3_Config>
 800f62a:	4603      	mov	r3, r0
 800f62c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f630:	e004      	b.n	800f63c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f632:	2301      	movs	r3, #1
 800f634:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f638:	e000      	b.n	800f63c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f63a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f63c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f640:	2b00      	cmp	r3, #0
 800f642:	d10a      	bne.n	800f65a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f644:	4b6e      	ldr	r3, [pc, #440]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f648:	f023 0107 	bic.w	r1, r3, #7
 800f64c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f652:	4a6b      	ldr	r2, [pc, #428]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f654:	430b      	orrs	r3, r1
 800f656:	6513      	str	r3, [r2, #80]	@ 0x50
 800f658:	e003      	b.n	800f662 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f65a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f65e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f66a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800f66e:	f04f 0b00 	mov.w	fp, #0
 800f672:	ea5a 030b 	orrs.w	r3, sl, fp
 800f676:	d05b      	beq.n	800f730 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f67c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f680:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f684:	d03b      	beq.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x202>
 800f686:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f68a:	d834      	bhi.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f68c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f690:	d037      	beq.n	800f702 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800f692:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f696:	d82e      	bhi.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f698:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f69c:	d033      	beq.n	800f706 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800f69e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f6a2:	d828      	bhi.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f6a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f6a8:	d01a      	beq.n	800f6e0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800f6aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f6ae:	d822      	bhi.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d003      	beq.n	800f6bc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800f6b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f6b8:	d007      	beq.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800f6ba:	e01c      	b.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f6bc:	4b50      	ldr	r3, [pc, #320]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6c0:	4a4f      	ldr	r2, [pc, #316]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f6c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6c8:	e01e      	b.n	800f708 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f6ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6ce:	3308      	adds	r3, #8
 800f6d0:	2100      	movs	r1, #0
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f002 f994 	bl	8011a00 <RCCEx_PLL2_Config>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f6de:	e013      	b.n	800f708 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f6e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6e4:	3328      	adds	r3, #40	@ 0x28
 800f6e6:	2100      	movs	r1, #0
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f002 fa3b 	bl	8011b64 <RCCEx_PLL3_Config>
 800f6ee:	4603      	mov	r3, r0
 800f6f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6f4:	e008      	b.n	800f708 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f6f6:	2301      	movs	r3, #1
 800f6f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f6fc:	e004      	b.n	800f708 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f6fe:	bf00      	nop
 800f700:	e002      	b.n	800f708 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f702:	bf00      	nop
 800f704:	e000      	b.n	800f708 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f706:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f708:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d10b      	bne.n	800f728 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f710:	4b3b      	ldr	r3, [pc, #236]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f714:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f71c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f720:	4a37      	ldr	r2, [pc, #220]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f722:	430b      	orrs	r3, r1
 800f724:	6593      	str	r3, [r2, #88]	@ 0x58
 800f726:	e003      	b.n	800f730 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f728:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f72c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f738:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f73c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f740:	2300      	movs	r3, #0
 800f742:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f746:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f74a:	460b      	mov	r3, r1
 800f74c:	4313      	orrs	r3, r2
 800f74e:	d05d      	beq.n	800f80c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f754:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f758:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f75c:	d03b      	beq.n	800f7d6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800f75e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f762:	d834      	bhi.n	800f7ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f764:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f768:	d037      	beq.n	800f7da <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800f76a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f76e:	d82e      	bhi.n	800f7ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f770:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f774:	d033      	beq.n	800f7de <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800f776:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f77a:	d828      	bhi.n	800f7ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f77c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f780:	d01a      	beq.n	800f7b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800f782:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f786:	d822      	bhi.n	800f7ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d003      	beq.n	800f794 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800f78c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f790:	d007      	beq.n	800f7a2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800f792:	e01c      	b.n	800f7ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f794:	4b1a      	ldr	r3, [pc, #104]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f798:	4a19      	ldr	r2, [pc, #100]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f79a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f79e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f7a0:	e01e      	b.n	800f7e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f7a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7a6:	3308      	adds	r3, #8
 800f7a8:	2100      	movs	r1, #0
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f002 f928 	bl	8011a00 <RCCEx_PLL2_Config>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f7b6:	e013      	b.n	800f7e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f7b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7bc:	3328      	adds	r3, #40	@ 0x28
 800f7be:	2100      	movs	r1, #0
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f002 f9cf 	bl	8011b64 <RCCEx_PLL3_Config>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f7cc:	e008      	b.n	800f7e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f7ce:	2301      	movs	r3, #1
 800f7d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f7d4:	e004      	b.n	800f7e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7d6:	bf00      	nop
 800f7d8:	e002      	b.n	800f7e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7da:	bf00      	nop
 800f7dc:	e000      	b.n	800f7e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d10d      	bne.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f7e8:	4b05      	ldr	r3, [pc, #20]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7ec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f7f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f7f8:	4a01      	ldr	r2, [pc, #4]	@ (800f800 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7fa:	430b      	orrs	r3, r1
 800f7fc:	6593      	str	r3, [r2, #88]	@ 0x58
 800f7fe:	e005      	b.n	800f80c <HAL_RCCEx_PeriphCLKConfig+0x310>
 800f800:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f804:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f808:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800f80c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f814:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f818:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f81c:	2300      	movs	r3, #0
 800f81e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f822:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f826:	460b      	mov	r3, r1
 800f828:	4313      	orrs	r3, r2
 800f82a:	d03a      	beq.n	800f8a2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800f82c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f832:	2b30      	cmp	r3, #48	@ 0x30
 800f834:	d01f      	beq.n	800f876 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800f836:	2b30      	cmp	r3, #48	@ 0x30
 800f838:	d819      	bhi.n	800f86e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f83a:	2b20      	cmp	r3, #32
 800f83c:	d00c      	beq.n	800f858 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800f83e:	2b20      	cmp	r3, #32
 800f840:	d815      	bhi.n	800f86e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f842:	2b00      	cmp	r3, #0
 800f844:	d019      	beq.n	800f87a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f846:	2b10      	cmp	r3, #16
 800f848:	d111      	bne.n	800f86e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f84a:	4baa      	ldr	r3, [pc, #680]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f84e:	4aa9      	ldr	r2, [pc, #676]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f854:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f856:	e011      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f85c:	3308      	adds	r3, #8
 800f85e:	2102      	movs	r1, #2
 800f860:	4618      	mov	r0, r3
 800f862:	f002 f8cd 	bl	8011a00 <RCCEx_PLL2_Config>
 800f866:	4603      	mov	r3, r0
 800f868:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f86c:	e006      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f86e:	2301      	movs	r3, #1
 800f870:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f874:	e002      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f876:	bf00      	nop
 800f878:	e000      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f87a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f87c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f880:	2b00      	cmp	r3, #0
 800f882:	d10a      	bne.n	800f89a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800f884:	4b9b      	ldr	r3, [pc, #620]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f888:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f88c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f892:	4a98      	ldr	r2, [pc, #608]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f894:	430b      	orrs	r3, r1
 800f896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f898:	e003      	b.n	800f8a2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f89a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f89e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f8a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8aa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f8ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f8b2:	2300      	movs	r3, #0
 800f8b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f8b8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f8bc:	460b      	mov	r3, r1
 800f8be:	4313      	orrs	r3, r2
 800f8c0:	d051      	beq.n	800f966 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f8c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f8c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f8cc:	d035      	beq.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800f8ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f8d2:	d82e      	bhi.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f8d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f8d8:	d031      	beq.n	800f93e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800f8da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f8de:	d828      	bhi.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f8e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f8e4:	d01a      	beq.n	800f91c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800f8e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f8ea:	d822      	bhi.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d003      	beq.n	800f8f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800f8f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8f4:	d007      	beq.n	800f906 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800f8f6:	e01c      	b.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f8f8:	4b7e      	ldr	r3, [pc, #504]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8fc:	4a7d      	ldr	r2, [pc, #500]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f904:	e01c      	b.n	800f940 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f90a:	3308      	adds	r3, #8
 800f90c:	2100      	movs	r1, #0
 800f90e:	4618      	mov	r0, r3
 800f910:	f002 f876 	bl	8011a00 <RCCEx_PLL2_Config>
 800f914:	4603      	mov	r3, r0
 800f916:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f91a:	e011      	b.n	800f940 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f91c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f920:	3328      	adds	r3, #40	@ 0x28
 800f922:	2100      	movs	r1, #0
 800f924:	4618      	mov	r0, r3
 800f926:	f002 f91d 	bl	8011b64 <RCCEx_PLL3_Config>
 800f92a:	4603      	mov	r3, r0
 800f92c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f930:	e006      	b.n	800f940 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f932:	2301      	movs	r3, #1
 800f934:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f938:	e002      	b.n	800f940 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f93a:	bf00      	nop
 800f93c:	e000      	b.n	800f940 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f93e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f940:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f944:	2b00      	cmp	r3, #0
 800f946:	d10a      	bne.n	800f95e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f948:	4b6a      	ldr	r3, [pc, #424]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f94a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f94c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f950:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f956:	4a67      	ldr	r2, [pc, #412]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f958:	430b      	orrs	r3, r1
 800f95a:	6513      	str	r3, [r2, #80]	@ 0x50
 800f95c:	e003      	b.n	800f966 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f95e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f962:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f966:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f96e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800f972:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f976:	2300      	movs	r3, #0
 800f978:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f97c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800f980:	460b      	mov	r3, r1
 800f982:	4313      	orrs	r3, r2
 800f984:	d053      	beq.n	800fa2e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f98a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f98c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f990:	d033      	beq.n	800f9fa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800f992:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f996:	d82c      	bhi.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f998:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f99c:	d02f      	beq.n	800f9fe <HAL_RCCEx_PeriphCLKConfig+0x502>
 800f99e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f9a2:	d826      	bhi.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f9a8:	d02b      	beq.n	800fa02 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800f9aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f9ae:	d820      	bhi.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9b4:	d012      	beq.n	800f9dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800f9b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9ba:	d81a      	bhi.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d022      	beq.n	800fa06 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800f9c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f9c4:	d115      	bne.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f9c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9ca:	3308      	adds	r3, #8
 800f9cc:	2101      	movs	r1, #1
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f002 f816 	bl	8011a00 <RCCEx_PLL2_Config>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f9da:	e015      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f9dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9e0:	3328      	adds	r3, #40	@ 0x28
 800f9e2:	2101      	movs	r1, #1
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f002 f8bd 	bl	8011b64 <RCCEx_PLL3_Config>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f9f0:	e00a      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f9f8:	e006      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800f9fa:	bf00      	nop
 800f9fc:	e004      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800f9fe:	bf00      	nop
 800fa00:	e002      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa02:	bf00      	nop
 800fa04:	e000      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d10a      	bne.n	800fa26 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800fa10:	4b38      	ldr	r3, [pc, #224]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fa12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fa18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa1e:	4a35      	ldr	r2, [pc, #212]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fa20:	430b      	orrs	r3, r1
 800fa22:	6513      	str	r3, [r2, #80]	@ 0x50
 800fa24:	e003      	b.n	800fa2e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800fa2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa36:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fa3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fa3e:	2300      	movs	r3, #0
 800fa40:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fa44:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fa48:	460b      	mov	r3, r1
 800fa4a:	4313      	orrs	r3, r2
 800fa4c:	d058      	beq.n	800fb00 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fa4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fa56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa5a:	d033      	beq.n	800fac4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800fa5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa60:	d82c      	bhi.n	800fabc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa66:	d02f      	beq.n	800fac8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800fa68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa6c:	d826      	bhi.n	800fabc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa72:	d02b      	beq.n	800facc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800fa74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa78:	d820      	bhi.n	800fabc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa7e:	d012      	beq.n	800faa6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800fa80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa84:	d81a      	bhi.n	800fabc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d022      	beq.n	800fad0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800fa8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa8e:	d115      	bne.n	800fabc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa94:	3308      	adds	r3, #8
 800fa96:	2101      	movs	r1, #1
 800fa98:	4618      	mov	r0, r3
 800fa9a:	f001 ffb1 	bl	8011a00 <RCCEx_PLL2_Config>
 800fa9e:	4603      	mov	r3, r0
 800faa0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800faa4:	e015      	b.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800faa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faaa:	3328      	adds	r3, #40	@ 0x28
 800faac:	2101      	movs	r1, #1
 800faae:	4618      	mov	r0, r3
 800fab0:	f002 f858 	bl	8011b64 <RCCEx_PLL3_Config>
 800fab4:	4603      	mov	r3, r0
 800fab6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800faba:	e00a      	b.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fabc:	2301      	movs	r3, #1
 800fabe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fac2:	e006      	b.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fac4:	bf00      	nop
 800fac6:	e004      	b.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fac8:	bf00      	nop
 800faca:	e002      	b.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800facc:	bf00      	nop
 800face:	e000      	b.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fad2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d10e      	bne.n	800faf8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fada:	4b06      	ldr	r3, [pc, #24]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fadc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fade:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fae2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fae6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800faea:	4a02      	ldr	r2, [pc, #8]	@ (800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800faec:	430b      	orrs	r3, r1
 800faee:	6593      	str	r3, [r2, #88]	@ 0x58
 800faf0:	e006      	b.n	800fb00 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800faf2:	bf00      	nop
 800faf4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800faf8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fafc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fb00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fb0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fb10:	2300      	movs	r3, #0
 800fb12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fb16:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fb1a:	460b      	mov	r3, r1
 800fb1c:	4313      	orrs	r3, r2
 800fb1e:	d037      	beq.n	800fb90 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fb20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb2a:	d00e      	beq.n	800fb4a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800fb2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb30:	d816      	bhi.n	800fb60 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d018      	beq.n	800fb68 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800fb36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb3a:	d111      	bne.n	800fb60 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb3c:	4bc4      	ldr	r3, [pc, #784]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb40:	4ac3      	ldr	r2, [pc, #780]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb48:	e00f      	b.n	800fb6a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fb4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb4e:	3308      	adds	r3, #8
 800fb50:	2101      	movs	r1, #1
 800fb52:	4618      	mov	r0, r3
 800fb54:	f001 ff54 	bl	8011a00 <RCCEx_PLL2_Config>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb5e:	e004      	b.n	800fb6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb60:	2301      	movs	r3, #1
 800fb62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fb66:	e000      	b.n	800fb6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800fb68:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d10a      	bne.n	800fb88 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fb72:	4bb7      	ldr	r3, [pc, #732]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fb7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb80:	4ab3      	ldr	r2, [pc, #716]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb82:	430b      	orrs	r3, r1
 800fb84:	6513      	str	r3, [r2, #80]	@ 0x50
 800fb86:	e003      	b.n	800fb90 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb8c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fb90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fb9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fba0:	2300      	movs	r3, #0
 800fba2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fba6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fbaa:	460b      	mov	r3, r1
 800fbac:	4313      	orrs	r3, r2
 800fbae:	d039      	beq.n	800fc24 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fbb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbb6:	2b03      	cmp	r3, #3
 800fbb8:	d81c      	bhi.n	800fbf4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800fbba:	a201      	add	r2, pc, #4	@ (adr r2, 800fbc0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800fbbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbc0:	0800fbfd 	.word	0x0800fbfd
 800fbc4:	0800fbd1 	.word	0x0800fbd1
 800fbc8:	0800fbdf 	.word	0x0800fbdf
 800fbcc:	0800fbfd 	.word	0x0800fbfd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fbd0:	4b9f      	ldr	r3, [pc, #636]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbd4:	4a9e      	ldr	r2, [pc, #632]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fbda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fbdc:	e00f      	b.n	800fbfe <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fbde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbe2:	3308      	adds	r3, #8
 800fbe4:	2102      	movs	r1, #2
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f001 ff0a 	bl	8011a00 <RCCEx_PLL2_Config>
 800fbec:	4603      	mov	r3, r0
 800fbee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fbf2:	e004      	b.n	800fbfe <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fbfa:	e000      	b.n	800fbfe <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800fbfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fbfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d10a      	bne.n	800fc1c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fc06:	4b92      	ldr	r3, [pc, #584]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fc0a:	f023 0103 	bic.w	r1, r3, #3
 800fc0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc14:	4a8e      	ldr	r2, [pc, #568]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc16:	430b      	orrs	r3, r1
 800fc18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fc1a:	e003      	b.n	800fc24 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fc24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fc30:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fc34:	2300      	movs	r3, #0
 800fc36:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fc3a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fc3e:	460b      	mov	r3, r1
 800fc40:	4313      	orrs	r3, r2
 800fc42:	f000 8099 	beq.w	800fd78 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fc46:	4b83      	ldr	r3, [pc, #524]	@ (800fe54 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	4a82      	ldr	r2, [pc, #520]	@ (800fe54 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fc52:	f7f5 ff2b 	bl	8005aac <HAL_GetTick>
 800fc56:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc5a:	e00b      	b.n	800fc74 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fc5c:	f7f5 ff26 	bl	8005aac <HAL_GetTick>
 800fc60:	4602      	mov	r2, r0
 800fc62:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fc66:	1ad3      	subs	r3, r2, r3
 800fc68:	2b64      	cmp	r3, #100	@ 0x64
 800fc6a:	d903      	bls.n	800fc74 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800fc6c:	2303      	movs	r3, #3
 800fc6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc72:	e005      	b.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc74:	4b77      	ldr	r3, [pc, #476]	@ (800fe54 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d0ed      	beq.n	800fc5c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800fc80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d173      	bne.n	800fd70 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fc88:	4b71      	ldr	r3, [pc, #452]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fc8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fc94:	4053      	eors	r3, r2
 800fc96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d015      	beq.n	800fcca <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fc9e:	4b6c      	ldr	r3, [pc, #432]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fca6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fcaa:	4b69      	ldr	r3, [pc, #420]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcae:	4a68      	ldr	r2, [pc, #416]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fcb4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fcb6:	4b66      	ldr	r3, [pc, #408]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcba:	4a65      	ldr	r2, [pc, #404]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fcc0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800fcc2:	4a63      	ldr	r2, [pc, #396]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800fcc8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fcca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fcd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcd6:	d118      	bne.n	800fd0a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fcd8:	f7f5 fee8 	bl	8005aac <HAL_GetTick>
 800fcdc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fce0:	e00d      	b.n	800fcfe <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fce2:	f7f5 fee3 	bl	8005aac <HAL_GetTick>
 800fce6:	4602      	mov	r2, r0
 800fce8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fcec:	1ad2      	subs	r2, r2, r3
 800fcee:	f241 3388 	movw	r3, #5000	@ 0x1388
 800fcf2:	429a      	cmp	r2, r3
 800fcf4:	d903      	bls.n	800fcfe <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800fcf6:	2303      	movs	r3, #3
 800fcf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800fcfc:	e005      	b.n	800fd0a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fcfe:	4b54      	ldr	r3, [pc, #336]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd02:	f003 0302 	and.w	r3, r3, #2
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d0eb      	beq.n	800fce2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800fd0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d129      	bne.n	800fd66 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fd12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd16:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fd1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fd22:	d10e      	bne.n	800fd42 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800fd24:	4b4a      	ldr	r3, [pc, #296]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd26:	691b      	ldr	r3, [r3, #16]
 800fd28:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800fd2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd30:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd34:	091a      	lsrs	r2, r3, #4
 800fd36:	4b48      	ldr	r3, [pc, #288]	@ (800fe58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800fd38:	4013      	ands	r3, r2
 800fd3a:	4a45      	ldr	r2, [pc, #276]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd3c:	430b      	orrs	r3, r1
 800fd3e:	6113      	str	r3, [r2, #16]
 800fd40:	e005      	b.n	800fd4e <HAL_RCCEx_PeriphCLKConfig+0x852>
 800fd42:	4b43      	ldr	r3, [pc, #268]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd44:	691b      	ldr	r3, [r3, #16]
 800fd46:	4a42      	ldr	r2, [pc, #264]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fd4c:	6113      	str	r3, [r2, #16]
 800fd4e:	4b40      	ldr	r3, [pc, #256]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd50:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fd52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fd5e:	4a3c      	ldr	r2, [pc, #240]	@ (800fe50 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd60:	430b      	orrs	r3, r1
 800fd62:	6713      	str	r3, [r2, #112]	@ 0x70
 800fd64:	e008      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fd66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd6a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800fd6e:	e003      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800fd78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd80:	f002 0301 	and.w	r3, r2, #1
 800fd84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fd88:	2300      	movs	r3, #0
 800fd8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fd8e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fd92:	460b      	mov	r3, r1
 800fd94:	4313      	orrs	r3, r2
 800fd96:	f000 808f 	beq.w	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800fd9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fda0:	2b28      	cmp	r3, #40	@ 0x28
 800fda2:	d871      	bhi.n	800fe88 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800fda4:	a201      	add	r2, pc, #4	@ (adr r2, 800fdac <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800fda6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdaa:	bf00      	nop
 800fdac:	0800fe91 	.word	0x0800fe91
 800fdb0:	0800fe89 	.word	0x0800fe89
 800fdb4:	0800fe89 	.word	0x0800fe89
 800fdb8:	0800fe89 	.word	0x0800fe89
 800fdbc:	0800fe89 	.word	0x0800fe89
 800fdc0:	0800fe89 	.word	0x0800fe89
 800fdc4:	0800fe89 	.word	0x0800fe89
 800fdc8:	0800fe89 	.word	0x0800fe89
 800fdcc:	0800fe5d 	.word	0x0800fe5d
 800fdd0:	0800fe89 	.word	0x0800fe89
 800fdd4:	0800fe89 	.word	0x0800fe89
 800fdd8:	0800fe89 	.word	0x0800fe89
 800fddc:	0800fe89 	.word	0x0800fe89
 800fde0:	0800fe89 	.word	0x0800fe89
 800fde4:	0800fe89 	.word	0x0800fe89
 800fde8:	0800fe89 	.word	0x0800fe89
 800fdec:	0800fe73 	.word	0x0800fe73
 800fdf0:	0800fe89 	.word	0x0800fe89
 800fdf4:	0800fe89 	.word	0x0800fe89
 800fdf8:	0800fe89 	.word	0x0800fe89
 800fdfc:	0800fe89 	.word	0x0800fe89
 800fe00:	0800fe89 	.word	0x0800fe89
 800fe04:	0800fe89 	.word	0x0800fe89
 800fe08:	0800fe89 	.word	0x0800fe89
 800fe0c:	0800fe91 	.word	0x0800fe91
 800fe10:	0800fe89 	.word	0x0800fe89
 800fe14:	0800fe89 	.word	0x0800fe89
 800fe18:	0800fe89 	.word	0x0800fe89
 800fe1c:	0800fe89 	.word	0x0800fe89
 800fe20:	0800fe89 	.word	0x0800fe89
 800fe24:	0800fe89 	.word	0x0800fe89
 800fe28:	0800fe89 	.word	0x0800fe89
 800fe2c:	0800fe91 	.word	0x0800fe91
 800fe30:	0800fe89 	.word	0x0800fe89
 800fe34:	0800fe89 	.word	0x0800fe89
 800fe38:	0800fe89 	.word	0x0800fe89
 800fe3c:	0800fe89 	.word	0x0800fe89
 800fe40:	0800fe89 	.word	0x0800fe89
 800fe44:	0800fe89 	.word	0x0800fe89
 800fe48:	0800fe89 	.word	0x0800fe89
 800fe4c:	0800fe91 	.word	0x0800fe91
 800fe50:	58024400 	.word	0x58024400
 800fe54:	58024800 	.word	0x58024800
 800fe58:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fe5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe60:	3308      	adds	r3, #8
 800fe62:	2101      	movs	r1, #1
 800fe64:	4618      	mov	r0, r3
 800fe66:	f001 fdcb 	bl	8011a00 <RCCEx_PLL2_Config>
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe70:	e00f      	b.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fe72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe76:	3328      	adds	r3, #40	@ 0x28
 800fe78:	2101      	movs	r1, #1
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	f001 fe72 	bl	8011b64 <RCCEx_PLL3_Config>
 800fe80:	4603      	mov	r3, r0
 800fe82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe86:	e004      	b.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fe88:	2301      	movs	r3, #1
 800fe8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fe8e:	e000      	b.n	800fe92 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800fe90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d10a      	bne.n	800feb0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800fe9a:	4bbf      	ldr	r3, [pc, #764]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800fe9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe9e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800fea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fea6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fea8:	4abb      	ldr	r2, [pc, #748]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800feaa:	430b      	orrs	r3, r1
 800feac:	6553      	str	r3, [r2, #84]	@ 0x54
 800feae:	e003      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800feb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800feb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800feb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800febc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fec0:	f002 0302 	and.w	r3, r2, #2
 800fec4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fec8:	2300      	movs	r3, #0
 800feca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fece:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800fed2:	460b      	mov	r3, r1
 800fed4:	4313      	orrs	r3, r2
 800fed6:	d041      	beq.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fedc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fede:	2b05      	cmp	r3, #5
 800fee0:	d824      	bhi.n	800ff2c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800fee2:	a201      	add	r2, pc, #4	@ (adr r2, 800fee8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800fee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fee8:	0800ff35 	.word	0x0800ff35
 800feec:	0800ff01 	.word	0x0800ff01
 800fef0:	0800ff17 	.word	0x0800ff17
 800fef4:	0800ff35 	.word	0x0800ff35
 800fef8:	0800ff35 	.word	0x0800ff35
 800fefc:	0800ff35 	.word	0x0800ff35
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ff00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff04:	3308      	adds	r3, #8
 800ff06:	2101      	movs	r1, #1
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f001 fd79 	bl	8011a00 <RCCEx_PLL2_Config>
 800ff0e:	4603      	mov	r3, r0
 800ff10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ff14:	e00f      	b.n	800ff36 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff1a:	3328      	adds	r3, #40	@ 0x28
 800ff1c:	2101      	movs	r1, #1
 800ff1e:	4618      	mov	r0, r3
 800ff20:	f001 fe20 	bl	8011b64 <RCCEx_PLL3_Config>
 800ff24:	4603      	mov	r3, r0
 800ff26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ff2a:	e004      	b.n	800ff36 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff2c:	2301      	movs	r3, #1
 800ff2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ff32:	e000      	b.n	800ff36 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ff34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d10a      	bne.n	800ff54 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ff3e:	4b96      	ldr	r3, [pc, #600]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff42:	f023 0107 	bic.w	r1, r3, #7
 800ff46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff4c:	4a92      	ldr	r2, [pc, #584]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff4e:	430b      	orrs	r3, r1
 800ff50:	6553      	str	r3, [r2, #84]	@ 0x54
 800ff52:	e003      	b.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ff5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff64:	f002 0304 	and.w	r3, r2, #4
 800ff68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff72:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ff76:	460b      	mov	r3, r1
 800ff78:	4313      	orrs	r3, r2
 800ff7a:	d044      	beq.n	8010006 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ff7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff84:	2b05      	cmp	r3, #5
 800ff86:	d825      	bhi.n	800ffd4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ff88:	a201      	add	r2, pc, #4	@ (adr r2, 800ff90 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800ff8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff8e:	bf00      	nop
 800ff90:	0800ffdd 	.word	0x0800ffdd
 800ff94:	0800ffa9 	.word	0x0800ffa9
 800ff98:	0800ffbf 	.word	0x0800ffbf
 800ff9c:	0800ffdd 	.word	0x0800ffdd
 800ffa0:	0800ffdd 	.word	0x0800ffdd
 800ffa4:	0800ffdd 	.word	0x0800ffdd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ffa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffac:	3308      	adds	r3, #8
 800ffae:	2101      	movs	r1, #1
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f001 fd25 	bl	8011a00 <RCCEx_PLL2_Config>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ffbc:	e00f      	b.n	800ffde <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ffbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffc2:	3328      	adds	r3, #40	@ 0x28
 800ffc4:	2101      	movs	r1, #1
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	f001 fdcc 	bl	8011b64 <RCCEx_PLL3_Config>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ffd2:	e004      	b.n	800ffde <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ffd4:	2301      	movs	r3, #1
 800ffd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ffda:	e000      	b.n	800ffde <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800ffdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ffde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d10b      	bne.n	800fffe <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ffe6:	4b6c      	ldr	r3, [pc, #432]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ffe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ffea:	f023 0107 	bic.w	r1, r3, #7
 800ffee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fff6:	4a68      	ldr	r2, [pc, #416]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800fff8:	430b      	orrs	r3, r1
 800fffa:	6593      	str	r3, [r2, #88]	@ 0x58
 800fffc:	e003      	b.n	8010006 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fffe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010002:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8010006:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801000a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801000e:	f002 0320 	and.w	r3, r2, #32
 8010012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010016:	2300      	movs	r3, #0
 8010018:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801001c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8010020:	460b      	mov	r3, r1
 8010022:	4313      	orrs	r3, r2
 8010024:	d055      	beq.n	80100d2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8010026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801002a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801002e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010032:	d033      	beq.n	801009c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8010034:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010038:	d82c      	bhi.n	8010094 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801003a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801003e:	d02f      	beq.n	80100a0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8010040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010044:	d826      	bhi.n	8010094 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010046:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801004a:	d02b      	beq.n	80100a4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 801004c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010050:	d820      	bhi.n	8010094 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010052:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010056:	d012      	beq.n	801007e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8010058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801005c:	d81a      	bhi.n	8010094 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801005e:	2b00      	cmp	r3, #0
 8010060:	d022      	beq.n	80100a8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8010062:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010066:	d115      	bne.n	8010094 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801006c:	3308      	adds	r3, #8
 801006e:	2100      	movs	r1, #0
 8010070:	4618      	mov	r0, r3
 8010072:	f001 fcc5 	bl	8011a00 <RCCEx_PLL2_Config>
 8010076:	4603      	mov	r3, r0
 8010078:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801007c:	e015      	b.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801007e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010082:	3328      	adds	r3, #40	@ 0x28
 8010084:	2102      	movs	r1, #2
 8010086:	4618      	mov	r0, r3
 8010088:	f001 fd6c 	bl	8011b64 <RCCEx_PLL3_Config>
 801008c:	4603      	mov	r3, r0
 801008e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010092:	e00a      	b.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010094:	2301      	movs	r3, #1
 8010096:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801009a:	e006      	b.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 801009c:	bf00      	nop
 801009e:	e004      	b.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100a0:	bf00      	nop
 80100a2:	e002      	b.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100a4:	bf00      	nop
 80100a6:	e000      	b.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80100aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d10b      	bne.n	80100ca <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80100b2:	4b39      	ldr	r3, [pc, #228]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80100b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80100ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80100c2:	4a35      	ldr	r2, [pc, #212]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80100c4:	430b      	orrs	r3, r1
 80100c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80100c8:	e003      	b.n	80100d2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80100d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80100de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80100e2:	2300      	movs	r3, #0
 80100e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80100e8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80100ec:	460b      	mov	r3, r1
 80100ee:	4313      	orrs	r3, r2
 80100f0:	d058      	beq.n	80101a4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80100f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80100fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80100fe:	d033      	beq.n	8010168 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8010100:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010104:	d82c      	bhi.n	8010160 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8010106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801010a:	d02f      	beq.n	801016c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 801010c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010110:	d826      	bhi.n	8010160 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8010112:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010116:	d02b      	beq.n	8010170 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8010118:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801011c:	d820      	bhi.n	8010160 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 801011e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010122:	d012      	beq.n	801014a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8010124:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010128:	d81a      	bhi.n	8010160 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 801012a:	2b00      	cmp	r3, #0
 801012c:	d022      	beq.n	8010174 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 801012e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010132:	d115      	bne.n	8010160 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010138:	3308      	adds	r3, #8
 801013a:	2100      	movs	r1, #0
 801013c:	4618      	mov	r0, r3
 801013e:	f001 fc5f 	bl	8011a00 <RCCEx_PLL2_Config>
 8010142:	4603      	mov	r3, r0
 8010144:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010148:	e015      	b.n	8010176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801014a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801014e:	3328      	adds	r3, #40	@ 0x28
 8010150:	2102      	movs	r1, #2
 8010152:	4618      	mov	r0, r3
 8010154:	f001 fd06 	bl	8011b64 <RCCEx_PLL3_Config>
 8010158:	4603      	mov	r3, r0
 801015a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801015e:	e00a      	b.n	8010176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010160:	2301      	movs	r3, #1
 8010162:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010166:	e006      	b.n	8010176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010168:	bf00      	nop
 801016a:	e004      	b.n	8010176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 801016c:	bf00      	nop
 801016e:	e002      	b.n	8010176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010170:	bf00      	nop
 8010172:	e000      	b.n	8010176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010176:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801017a:	2b00      	cmp	r3, #0
 801017c:	d10e      	bne.n	801019c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801017e:	4b06      	ldr	r3, [pc, #24]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010182:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8010186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801018a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801018e:	4a02      	ldr	r2, [pc, #8]	@ (8010198 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010190:	430b      	orrs	r3, r1
 8010192:	6593      	str	r3, [r2, #88]	@ 0x58
 8010194:	e006      	b.n	80101a4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8010196:	bf00      	nop
 8010198:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801019c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80101a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80101a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80101b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80101b4:	2300      	movs	r3, #0
 80101b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80101ba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80101be:	460b      	mov	r3, r1
 80101c0:	4313      	orrs	r3, r2
 80101c2:	d055      	beq.n	8010270 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80101c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80101cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80101d0:	d033      	beq.n	801023a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80101d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80101d6:	d82c      	bhi.n	8010232 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101dc:	d02f      	beq.n	801023e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80101de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101e2:	d826      	bhi.n	8010232 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80101e8:	d02b      	beq.n	8010242 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80101ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80101ee:	d820      	bhi.n	8010232 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101f4:	d012      	beq.n	801021c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80101f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101fa:	d81a      	bhi.n	8010232 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d022      	beq.n	8010246 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8010200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010204:	d115      	bne.n	8010232 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010206:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801020a:	3308      	adds	r3, #8
 801020c:	2100      	movs	r1, #0
 801020e:	4618      	mov	r0, r3
 8010210:	f001 fbf6 	bl	8011a00 <RCCEx_PLL2_Config>
 8010214:	4603      	mov	r3, r0
 8010216:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801021a:	e015      	b.n	8010248 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801021c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010220:	3328      	adds	r3, #40	@ 0x28
 8010222:	2102      	movs	r1, #2
 8010224:	4618      	mov	r0, r3
 8010226:	f001 fc9d 	bl	8011b64 <RCCEx_PLL3_Config>
 801022a:	4603      	mov	r3, r0
 801022c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010230:	e00a      	b.n	8010248 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010232:	2301      	movs	r3, #1
 8010234:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010238:	e006      	b.n	8010248 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801023a:	bf00      	nop
 801023c:	e004      	b.n	8010248 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801023e:	bf00      	nop
 8010240:	e002      	b.n	8010248 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010242:	bf00      	nop
 8010244:	e000      	b.n	8010248 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010248:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801024c:	2b00      	cmp	r3, #0
 801024e:	d10b      	bne.n	8010268 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010250:	4ba0      	ldr	r3, [pc, #640]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010254:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8010258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801025c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010260:	4a9c      	ldr	r2, [pc, #624]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010262:	430b      	orrs	r3, r1
 8010264:	6593      	str	r3, [r2, #88]	@ 0x58
 8010266:	e003      	b.n	8010270 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010268:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801026c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8010270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010278:	f002 0308 	and.w	r3, r2, #8
 801027c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010280:	2300      	movs	r3, #0
 8010282:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010286:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801028a:	460b      	mov	r3, r1
 801028c:	4313      	orrs	r3, r2
 801028e:	d01e      	beq.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8010290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010294:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801029c:	d10c      	bne.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801029e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102a2:	3328      	adds	r3, #40	@ 0x28
 80102a4:	2102      	movs	r1, #2
 80102a6:	4618      	mov	r0, r3
 80102a8:	f001 fc5c 	bl	8011b64 <RCCEx_PLL3_Config>
 80102ac:	4603      	mov	r3, r0
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d002      	beq.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80102b2:	2301      	movs	r3, #1
 80102b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80102b8:	4b86      	ldr	r3, [pc, #536]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80102c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102c8:	4a82      	ldr	r2, [pc, #520]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102ca:	430b      	orrs	r3, r1
 80102cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80102ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d6:	f002 0310 	and.w	r3, r2, #16
 80102da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80102de:	2300      	movs	r3, #0
 80102e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80102e4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80102e8:	460b      	mov	r3, r1
 80102ea:	4313      	orrs	r3, r2
 80102ec:	d01e      	beq.n	801032c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80102ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80102f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80102fa:	d10c      	bne.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80102fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010300:	3328      	adds	r3, #40	@ 0x28
 8010302:	2102      	movs	r1, #2
 8010304:	4618      	mov	r0, r3
 8010306:	f001 fc2d 	bl	8011b64 <RCCEx_PLL3_Config>
 801030a:	4603      	mov	r3, r0
 801030c:	2b00      	cmp	r3, #0
 801030e:	d002      	beq.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8010310:	2301      	movs	r3, #1
 8010312:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8010316:	4b6f      	ldr	r3, [pc, #444]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801031a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801031e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010322:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010326:	4a6b      	ldr	r2, [pc, #428]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010328:	430b      	orrs	r3, r1
 801032a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801032c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010334:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8010338:	67bb      	str	r3, [r7, #120]	@ 0x78
 801033a:	2300      	movs	r3, #0
 801033c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801033e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8010342:	460b      	mov	r3, r1
 8010344:	4313      	orrs	r3, r2
 8010346:	d03e      	beq.n	80103c6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8010348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801034c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010350:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010354:	d022      	beq.n	801039c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8010356:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801035a:	d81b      	bhi.n	8010394 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 801035c:	2b00      	cmp	r3, #0
 801035e:	d003      	beq.n	8010368 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8010360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010364:	d00b      	beq.n	801037e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8010366:	e015      	b.n	8010394 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801036c:	3308      	adds	r3, #8
 801036e:	2100      	movs	r1, #0
 8010370:	4618      	mov	r0, r3
 8010372:	f001 fb45 	bl	8011a00 <RCCEx_PLL2_Config>
 8010376:	4603      	mov	r3, r0
 8010378:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 801037c:	e00f      	b.n	801039e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801037e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010382:	3328      	adds	r3, #40	@ 0x28
 8010384:	2102      	movs	r1, #2
 8010386:	4618      	mov	r0, r3
 8010388:	f001 fbec 	bl	8011b64 <RCCEx_PLL3_Config>
 801038c:	4603      	mov	r3, r0
 801038e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010392:	e004      	b.n	801039e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010394:	2301      	movs	r3, #1
 8010396:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801039a:	e000      	b.n	801039e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 801039c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801039e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d10b      	bne.n	80103be <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80103a6:	4b4b      	ldr	r3, [pc, #300]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80103ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80103b6:	4a47      	ldr	r2, [pc, #284]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103b8:	430b      	orrs	r3, r1
 80103ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80103bc:	e003      	b.n	80103c6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80103be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80103c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80103d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80103d4:	2300      	movs	r3, #0
 80103d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80103d8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80103dc:	460b      	mov	r3, r1
 80103de:	4313      	orrs	r3, r2
 80103e0:	d03b      	beq.n	801045a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80103e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80103ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80103ee:	d01f      	beq.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80103f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80103f4:	d818      	bhi.n	8010428 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80103f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80103fa:	d003      	beq.n	8010404 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80103fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010400:	d007      	beq.n	8010412 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8010402:	e011      	b.n	8010428 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010404:	4b33      	ldr	r3, [pc, #204]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010408:	4a32      	ldr	r2, [pc, #200]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801040a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801040e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8010410:	e00f      	b.n	8010432 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010416:	3328      	adds	r3, #40	@ 0x28
 8010418:	2101      	movs	r1, #1
 801041a:	4618      	mov	r0, r3
 801041c:	f001 fba2 	bl	8011b64 <RCCEx_PLL3_Config>
 8010420:	4603      	mov	r3, r0
 8010422:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8010426:	e004      	b.n	8010432 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010428:	2301      	movs	r3, #1
 801042a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801042e:	e000      	b.n	8010432 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8010430:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010432:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010436:	2b00      	cmp	r3, #0
 8010438:	d10b      	bne.n	8010452 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801043a:	4b26      	ldr	r3, [pc, #152]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801043c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801043e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8010442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010446:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801044a:	4a22      	ldr	r2, [pc, #136]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801044c:	430b      	orrs	r3, r1
 801044e:	6553      	str	r3, [r2, #84]	@ 0x54
 8010450:	e003      	b.n	801045a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010452:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010456:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801045a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801045e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010462:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8010466:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010468:	2300      	movs	r3, #0
 801046a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801046c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8010470:	460b      	mov	r3, r1
 8010472:	4313      	orrs	r3, r2
 8010474:	d034      	beq.n	80104e0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8010476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801047a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801047c:	2b00      	cmp	r3, #0
 801047e:	d003      	beq.n	8010488 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8010480:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010484:	d007      	beq.n	8010496 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8010486:	e011      	b.n	80104ac <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010488:	4b12      	ldr	r3, [pc, #72]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801048a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801048c:	4a11      	ldr	r2, [pc, #68]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801048e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010492:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010494:	e00e      	b.n	80104b4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801049a:	3308      	adds	r3, #8
 801049c:	2102      	movs	r1, #2
 801049e:	4618      	mov	r0, r3
 80104a0:	f001 faae 	bl	8011a00 <RCCEx_PLL2_Config>
 80104a4:	4603      	mov	r3, r0
 80104a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80104aa:	e003      	b.n	80104b4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80104ac:	2301      	movs	r3, #1
 80104ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80104b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80104b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d10d      	bne.n	80104d8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80104bc:	4b05      	ldr	r3, [pc, #20]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80104c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80104c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104ca:	4a02      	ldr	r2, [pc, #8]	@ (80104d4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104cc:	430b      	orrs	r3, r1
 80104ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80104d0:	e006      	b.n	80104e0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80104d2:	bf00      	nop
 80104d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80104d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80104e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80104ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80104ee:	2300      	movs	r3, #0
 80104f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80104f2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80104f6:	460b      	mov	r3, r1
 80104f8:	4313      	orrs	r3, r2
 80104fa:	d00c      	beq.n	8010516 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80104fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010500:	3328      	adds	r3, #40	@ 0x28
 8010502:	2102      	movs	r1, #2
 8010504:	4618      	mov	r0, r3
 8010506:	f001 fb2d 	bl	8011b64 <RCCEx_PLL3_Config>
 801050a:	4603      	mov	r3, r0
 801050c:	2b00      	cmp	r3, #0
 801050e:	d002      	beq.n	8010516 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8010510:	2301      	movs	r3, #1
 8010512:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8010516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801051a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801051e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8010522:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010524:	2300      	movs	r3, #0
 8010526:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010528:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 801052c:	460b      	mov	r3, r1
 801052e:	4313      	orrs	r3, r2
 8010530:	d036      	beq.n	80105a0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8010532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010536:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010538:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801053c:	d018      	beq.n	8010570 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 801053e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010542:	d811      	bhi.n	8010568 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010548:	d014      	beq.n	8010574 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 801054a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801054e:	d80b      	bhi.n	8010568 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010550:	2b00      	cmp	r3, #0
 8010552:	d011      	beq.n	8010578 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8010554:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010558:	d106      	bne.n	8010568 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801055a:	4bb7      	ldr	r3, [pc, #732]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801055c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801055e:	4ab6      	ldr	r2, [pc, #728]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010564:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8010566:	e008      	b.n	801057a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010568:	2301      	movs	r3, #1
 801056a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801056e:	e004      	b.n	801057a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010570:	bf00      	nop
 8010572:	e002      	b.n	801057a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010574:	bf00      	nop
 8010576:	e000      	b.n	801057a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010578:	bf00      	nop
    }

    if (ret == HAL_OK)
 801057a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801057e:	2b00      	cmp	r3, #0
 8010580:	d10a      	bne.n	8010598 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8010582:	4bad      	ldr	r3, [pc, #692]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010586:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801058a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801058e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010590:	4aa9      	ldr	r2, [pc, #676]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010592:	430b      	orrs	r3, r1
 8010594:	6553      	str	r3, [r2, #84]	@ 0x54
 8010596:	e003      	b.n	80105a0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010598:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801059c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80105a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105a8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80105ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80105ae:	2300      	movs	r3, #0
 80105b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80105b2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80105b6:	460b      	mov	r3, r1
 80105b8:	4313      	orrs	r3, r2
 80105ba:	d009      	beq.n	80105d0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80105bc:	4b9e      	ldr	r3, [pc, #632]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80105c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80105ca:	4a9b      	ldr	r2, [pc, #620]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105cc:	430b      	orrs	r3, r1
 80105ce:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80105d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80105dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105de:	2300      	movs	r3, #0
 80105e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105e2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80105e6:	460b      	mov	r3, r1
 80105e8:	4313      	orrs	r3, r2
 80105ea:	d009      	beq.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80105ec:	4b92      	ldr	r3, [pc, #584]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105f0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80105f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80105fa:	4a8f      	ldr	r2, [pc, #572]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105fc:	430b      	orrs	r3, r1
 80105fe:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010608:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 801060c:	643b      	str	r3, [r7, #64]	@ 0x40
 801060e:	2300      	movs	r3, #0
 8010610:	647b      	str	r3, [r7, #68]	@ 0x44
 8010612:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8010616:	460b      	mov	r3, r1
 8010618:	4313      	orrs	r3, r2
 801061a:	d00e      	beq.n	801063a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801061c:	4b86      	ldr	r3, [pc, #536]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801061e:	691b      	ldr	r3, [r3, #16]
 8010620:	4a85      	ldr	r2, [pc, #532]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010622:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010626:	6113      	str	r3, [r2, #16]
 8010628:	4b83      	ldr	r3, [pc, #524]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801062a:	6919      	ldr	r1, [r3, #16]
 801062c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010630:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010634:	4a80      	ldr	r2, [pc, #512]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010636:	430b      	orrs	r3, r1
 8010638:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 801063a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801063e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010642:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8010646:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010648:	2300      	movs	r3, #0
 801064a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801064c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8010650:	460b      	mov	r3, r1
 8010652:	4313      	orrs	r3, r2
 8010654:	d009      	beq.n	801066a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8010656:	4b78      	ldr	r3, [pc, #480]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801065a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801065e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010664:	4a74      	ldr	r2, [pc, #464]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010666:	430b      	orrs	r3, r1
 8010668:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 801066a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801066e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010672:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8010676:	633b      	str	r3, [r7, #48]	@ 0x30
 8010678:	2300      	movs	r3, #0
 801067a:	637b      	str	r3, [r7, #52]	@ 0x34
 801067c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8010680:	460b      	mov	r3, r1
 8010682:	4313      	orrs	r3, r2
 8010684:	d00a      	beq.n	801069c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8010686:	4b6c      	ldr	r3, [pc, #432]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801068a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 801068e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010696:	4a68      	ldr	r2, [pc, #416]	@ (8010838 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010698:	430b      	orrs	r3, r1
 801069a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 801069c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a4:	2100      	movs	r1, #0
 80106a6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80106a8:	f003 0301 	and.w	r3, r3, #1
 80106ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80106ae:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80106b2:	460b      	mov	r3, r1
 80106b4:	4313      	orrs	r3, r2
 80106b6:	d011      	beq.n	80106dc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80106b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106bc:	3308      	adds	r3, #8
 80106be:	2100      	movs	r1, #0
 80106c0:	4618      	mov	r0, r3
 80106c2:	f001 f99d 	bl	8011a00 <RCCEx_PLL2_Config>
 80106c6:	4603      	mov	r3, r0
 80106c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80106cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d003      	beq.n	80106dc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80106dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e4:	2100      	movs	r1, #0
 80106e6:	6239      	str	r1, [r7, #32]
 80106e8:	f003 0302 	and.w	r3, r3, #2
 80106ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80106ee:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80106f2:	460b      	mov	r3, r1
 80106f4:	4313      	orrs	r3, r2
 80106f6:	d011      	beq.n	801071c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80106f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106fc:	3308      	adds	r3, #8
 80106fe:	2101      	movs	r1, #1
 8010700:	4618      	mov	r0, r3
 8010702:	f001 f97d 	bl	8011a00 <RCCEx_PLL2_Config>
 8010706:	4603      	mov	r3, r0
 8010708:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 801070c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010710:	2b00      	cmp	r3, #0
 8010712:	d003      	beq.n	801071c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 801071c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010724:	2100      	movs	r1, #0
 8010726:	61b9      	str	r1, [r7, #24]
 8010728:	f003 0304 	and.w	r3, r3, #4
 801072c:	61fb      	str	r3, [r7, #28]
 801072e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010732:	460b      	mov	r3, r1
 8010734:	4313      	orrs	r3, r2
 8010736:	d011      	beq.n	801075c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801073c:	3308      	adds	r3, #8
 801073e:	2102      	movs	r1, #2
 8010740:	4618      	mov	r0, r3
 8010742:	f001 f95d 	bl	8011a00 <RCCEx_PLL2_Config>
 8010746:	4603      	mov	r3, r0
 8010748:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 801074c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010750:	2b00      	cmp	r3, #0
 8010752:	d003      	beq.n	801075c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010758:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 801075c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010764:	2100      	movs	r1, #0
 8010766:	6139      	str	r1, [r7, #16]
 8010768:	f003 0308 	and.w	r3, r3, #8
 801076c:	617b      	str	r3, [r7, #20]
 801076e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8010772:	460b      	mov	r3, r1
 8010774:	4313      	orrs	r3, r2
 8010776:	d011      	beq.n	801079c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8010778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801077c:	3328      	adds	r3, #40	@ 0x28
 801077e:	2100      	movs	r1, #0
 8010780:	4618      	mov	r0, r3
 8010782:	f001 f9ef 	bl	8011b64 <RCCEx_PLL3_Config>
 8010786:	4603      	mov	r3, r0
 8010788:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 801078c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010790:	2b00      	cmp	r3, #0
 8010792:	d003      	beq.n	801079c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010794:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010798:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 801079c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107a4:	2100      	movs	r1, #0
 80107a6:	60b9      	str	r1, [r7, #8]
 80107a8:	f003 0310 	and.w	r3, r3, #16
 80107ac:	60fb      	str	r3, [r7, #12]
 80107ae:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80107b2:	460b      	mov	r3, r1
 80107b4:	4313      	orrs	r3, r2
 80107b6:	d011      	beq.n	80107dc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80107b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107bc:	3328      	adds	r3, #40	@ 0x28
 80107be:	2101      	movs	r1, #1
 80107c0:	4618      	mov	r0, r3
 80107c2:	f001 f9cf 	bl	8011b64 <RCCEx_PLL3_Config>
 80107c6:	4603      	mov	r3, r0
 80107c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80107cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d003      	beq.n	80107dc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80107dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107e4:	2100      	movs	r1, #0
 80107e6:	6039      	str	r1, [r7, #0]
 80107e8:	f003 0320 	and.w	r3, r3, #32
 80107ec:	607b      	str	r3, [r7, #4]
 80107ee:	e9d7 1200 	ldrd	r1, r2, [r7]
 80107f2:	460b      	mov	r3, r1
 80107f4:	4313      	orrs	r3, r2
 80107f6:	d011      	beq.n	801081c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80107f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107fc:	3328      	adds	r3, #40	@ 0x28
 80107fe:	2102      	movs	r1, #2
 8010800:	4618      	mov	r0, r3
 8010802:	f001 f9af 	bl	8011b64 <RCCEx_PLL3_Config>
 8010806:	4603      	mov	r3, r0
 8010808:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 801080c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010810:	2b00      	cmp	r3, #0
 8010812:	d003      	beq.n	801081c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010818:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 801081c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8010820:	2b00      	cmp	r3, #0
 8010822:	d101      	bne.n	8010828 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8010824:	2300      	movs	r3, #0
 8010826:	e000      	b.n	801082a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8010828:	2301      	movs	r3, #1
}
 801082a:	4618      	mov	r0, r3
 801082c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8010830:	46bd      	mov	sp, r7
 8010832:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010836:	bf00      	nop
 8010838:	58024400 	.word	0x58024400

0801083c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b090      	sub	sp, #64	@ 0x40
 8010840:	af00      	add	r7, sp, #0
 8010842:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8010846:	e9d7 2300 	ldrd	r2, r3, [r7]
 801084a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 801084e:	430b      	orrs	r3, r1
 8010850:	f040 8094 	bne.w	801097c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010854:	4b9b      	ldr	r3, [pc, #620]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010858:	f003 0307 	and.w	r3, r3, #7
 801085c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801085e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010860:	2b04      	cmp	r3, #4
 8010862:	f200 8087 	bhi.w	8010974 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010866:	a201      	add	r2, pc, #4	@ (adr r2, 801086c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801086c:	08010881 	.word	0x08010881
 8010870:	080108a9 	.word	0x080108a9
 8010874:	080108d1 	.word	0x080108d1
 8010878:	0801096d 	.word	0x0801096d
 801087c:	080108f9 	.word	0x080108f9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010880:	4b90      	ldr	r3, [pc, #576]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010888:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801088c:	d108      	bne.n	80108a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801088e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010892:	4618      	mov	r0, r3
 8010894:	f000 ff62 	bl	801175c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801089a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801089c:	f000 bc93 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80108a0:	2300      	movs	r3, #0
 80108a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108a4:	f000 bc8f 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80108a8:	4b86      	ldr	r3, [pc, #536]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80108b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80108b4:	d108      	bne.n	80108c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80108b6:	f107 0318 	add.w	r3, r7, #24
 80108ba:	4618      	mov	r0, r3
 80108bc:	f000 fca6 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80108c0:	69bb      	ldr	r3, [r7, #24]
 80108c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108c4:	f000 bc7f 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80108c8:	2300      	movs	r3, #0
 80108ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108cc:	f000 bc7b 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80108d0:	4b7c      	ldr	r3, [pc, #496]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80108d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80108dc:	d108      	bne.n	80108f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80108de:	f107 030c 	add.w	r3, r7, #12
 80108e2:	4618      	mov	r0, r3
 80108e4:	f000 fde6 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108ec:	f000 bc6b 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80108f0:	2300      	movs	r3, #0
 80108f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108f4:	f000 bc67 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80108f8:	4b72      	ldr	r3, [pc, #456]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010900:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010902:	4b70      	ldr	r3, [pc, #448]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	f003 0304 	and.w	r3, r3, #4
 801090a:	2b04      	cmp	r3, #4
 801090c:	d10c      	bne.n	8010928 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 801090e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010910:	2b00      	cmp	r3, #0
 8010912:	d109      	bne.n	8010928 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010914:	4b6b      	ldr	r3, [pc, #428]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	08db      	lsrs	r3, r3, #3
 801091a:	f003 0303 	and.w	r3, r3, #3
 801091e:	4a6a      	ldr	r2, [pc, #424]	@ (8010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010920:	fa22 f303 	lsr.w	r3, r2, r3
 8010924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010926:	e01f      	b.n	8010968 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010928:	4b66      	ldr	r3, [pc, #408]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010930:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010934:	d106      	bne.n	8010944 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8010936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010938:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801093c:	d102      	bne.n	8010944 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801093e:	4b63      	ldr	r3, [pc, #396]	@ (8010acc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010940:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010942:	e011      	b.n	8010968 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010944:	4b5f      	ldr	r3, [pc, #380]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801094c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010950:	d106      	bne.n	8010960 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8010952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010958:	d102      	bne.n	8010960 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801095a:	4b5d      	ldr	r3, [pc, #372]	@ (8010ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801095c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801095e:	e003      	b.n	8010968 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010960:	2300      	movs	r3, #0
 8010962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010964:	f000 bc2f 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010968:	f000 bc2d 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801096c:	4b59      	ldr	r3, [pc, #356]	@ (8010ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 801096e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010970:	f000 bc29 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010974:	2300      	movs	r3, #0
 8010976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010978:	f000 bc25 	b.w	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 801097c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010980:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010984:	430b      	orrs	r3, r1
 8010986:	f040 80a7 	bne.w	8010ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 801098a:	4b4e      	ldr	r3, [pc, #312]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801098c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801098e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010992:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010996:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801099a:	d054      	beq.n	8010a46 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 801099c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801099e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80109a2:	f200 808b 	bhi.w	8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80109a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80109ac:	f000 8083 	beq.w	8010ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80109b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80109b6:	f200 8081 	bhi.w	8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80109ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80109c0:	d02f      	beq.n	8010a22 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80109c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80109c8:	d878      	bhi.n	8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80109ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d004      	beq.n	80109da <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80109d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80109d6:	d012      	beq.n	80109fe <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80109d8:	e070      	b.n	8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80109da:	4b3a      	ldr	r3, [pc, #232]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80109e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80109e6:	d107      	bne.n	80109f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80109e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109ec:	4618      	mov	r0, r3
 80109ee:	f000 feb5 	bl	801175c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80109f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109f6:	e3e6      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80109f8:	2300      	movs	r3, #0
 80109fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109fc:	e3e3      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80109fe:	4b31      	ldr	r3, [pc, #196]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010a06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010a0a:	d107      	bne.n	8010a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010a0c:	f107 0318 	add.w	r3, r7, #24
 8010a10:	4618      	mov	r0, r3
 8010a12:	f000 fbfb 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010a16:	69bb      	ldr	r3, [r7, #24]
 8010a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a1a:	e3d4      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a20:	e3d1      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010a22:	4b28      	ldr	r3, [pc, #160]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010a2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a2e:	d107      	bne.n	8010a40 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010a30:	f107 030c 	add.w	r3, r7, #12
 8010a34:	4618      	mov	r0, r3
 8010a36:	f000 fd3d 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a3e:	e3c2      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a40:	2300      	movs	r3, #0
 8010a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a44:	e3bf      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010a46:	4b1f      	ldr	r3, [pc, #124]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010a4e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010a50:	4b1c      	ldr	r3, [pc, #112]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	f003 0304 	and.w	r3, r3, #4
 8010a58:	2b04      	cmp	r3, #4
 8010a5a:	d10c      	bne.n	8010a76 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8010a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d109      	bne.n	8010a76 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a62:	4b18      	ldr	r3, [pc, #96]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	08db      	lsrs	r3, r3, #3
 8010a68:	f003 0303 	and.w	r3, r3, #3
 8010a6c:	4a16      	ldr	r2, [pc, #88]	@ (8010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8010a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a74:	e01e      	b.n	8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010a76:	4b13      	ldr	r3, [pc, #76]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010a82:	d106      	bne.n	8010a92 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8010a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010a8a:	d102      	bne.n	8010a92 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8010acc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a90:	e010      	b.n	8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010a92:	4b0c      	ldr	r3, [pc, #48]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010a9e:	d106      	bne.n	8010aae <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010aa6:	d102      	bne.n	8010aae <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010aa8:	4b09      	ldr	r3, [pc, #36]	@ (8010ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010aac:	e002      	b.n	8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010ab2:	e388      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010ab4:	e387      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010ab6:	4b07      	ldr	r3, [pc, #28]	@ (8010ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010aba:	e384      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010abc:	2300      	movs	r3, #0
 8010abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ac0:	e381      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010ac2:	bf00      	nop
 8010ac4:	58024400 	.word	0x58024400
 8010ac8:	03d09000 	.word	0x03d09000
 8010acc:	003d0900 	.word	0x003d0900
 8010ad0:	016e3600 	.word	0x016e3600
 8010ad4:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010adc:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010ae0:	430b      	orrs	r3, r1
 8010ae2:	f040 809c 	bne.w	8010c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010ae6:	4b9e      	ldr	r3, [pc, #632]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010aea:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010aee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010af6:	d054      	beq.n	8010ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8010af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010afa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010afe:	f200 808b 	bhi.w	8010c18 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010b08:	f000 8083 	beq.w	8010c12 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8010b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010b12:	f200 8081 	bhi.w	8010c18 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b1c:	d02f      	beq.n	8010b7e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8010b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b24:	d878      	bhi.n	8010c18 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d004      	beq.n	8010b36 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8010b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010b32:	d012      	beq.n	8010b5a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8010b34:	e070      	b.n	8010c18 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010b36:	4b8a      	ldr	r3, [pc, #552]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010b3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b42:	d107      	bne.n	8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b48:	4618      	mov	r0, r3
 8010b4a:	f000 fe07 	bl	801175c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b52:	e338      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b54:	2300      	movs	r3, #0
 8010b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b58:	e335      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b5a:	4b81      	ldr	r3, [pc, #516]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b66:	d107      	bne.n	8010b78 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b68:	f107 0318 	add.w	r3, r7, #24
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f000 fb4d 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b72:	69bb      	ldr	r3, [r7, #24]
 8010b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b76:	e326      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b78:	2300      	movs	r3, #0
 8010b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b7c:	e323      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010b7e:	4b78      	ldr	r3, [pc, #480]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b8a:	d107      	bne.n	8010b9c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b8c:	f107 030c 	add.w	r3, r7, #12
 8010b90:	4618      	mov	r0, r3
 8010b92:	f000 fc8f 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b9a:	e314      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ba0:	e311      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010ba6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010baa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010bac:	4b6c      	ldr	r3, [pc, #432]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	f003 0304 	and.w	r3, r3, #4
 8010bb4:	2b04      	cmp	r3, #4
 8010bb6:	d10c      	bne.n	8010bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8010bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d109      	bne.n	8010bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010bbe:	4b68      	ldr	r3, [pc, #416]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	08db      	lsrs	r3, r3, #3
 8010bc4:	f003 0303 	and.w	r3, r3, #3
 8010bc8:	4a66      	ldr	r2, [pc, #408]	@ (8010d64 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010bca:	fa22 f303 	lsr.w	r3, r2, r3
 8010bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bd0:	e01e      	b.n	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010bd2:	4b63      	ldr	r3, [pc, #396]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010bda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010bde:	d106      	bne.n	8010bee <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8010be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010be2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010be6:	d102      	bne.n	8010bee <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010be8:	4b5f      	ldr	r3, [pc, #380]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bec:	e010      	b.n	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010bee:	4b5c      	ldr	r3, [pc, #368]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010bf6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010bfa:	d106      	bne.n	8010c0a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8010bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c02:	d102      	bne.n	8010c0a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010c04:	4b59      	ldr	r3, [pc, #356]	@ (8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c08:	e002      	b.n	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010c0e:	e2da      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010c10:	e2d9      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010c12:	4b57      	ldr	r3, [pc, #348]	@ (8010d70 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c16:	e2d6      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010c18:	2300      	movs	r3, #0
 8010c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c1c:	e2d3      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c22:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010c26:	430b      	orrs	r3, r1
 8010c28:	f040 80a7 	bne.w	8010d7a <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c30:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010c34:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c3c:	d055      	beq.n	8010cea <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8010c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c44:	f200 8096 	bhi.w	8010d74 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010c4e:	f000 8084 	beq.w	8010d5a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8010c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c54:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010c58:	f200 808c 	bhi.w	8010d74 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010c62:	d030      	beq.n	8010cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8010c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010c6a:	f200 8083 	bhi.w	8010d74 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d004      	beq.n	8010c7e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8010c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010c7a:	d012      	beq.n	8010ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8010c7c:	e07a      	b.n	8010d74 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c7e:	4b38      	ldr	r3, [pc, #224]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010c86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c8a:	d107      	bne.n	8010c9c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c90:	4618      	mov	r0, r3
 8010c92:	f000 fd63 	bl	801175c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c9a:	e294      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ca0:	e291      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010caa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010cae:	d107      	bne.n	8010cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cb0:	f107 0318 	add.w	r3, r7, #24
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	f000 faa9 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010cba:	69bb      	ldr	r3, [r7, #24]
 8010cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cbe:	e282      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cc4:	e27f      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010cc6:	4b26      	ldr	r3, [pc, #152]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010cce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010cd2:	d107      	bne.n	8010ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010cd4:	f107 030c 	add.w	r3, r7, #12
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f000 fbeb 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ce2:	e270      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ce8:	e26d      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010cea:	4b1d      	ldr	r3, [pc, #116]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010cee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010cf2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	f003 0304 	and.w	r3, r3, #4
 8010cfc:	2b04      	cmp	r3, #4
 8010cfe:	d10c      	bne.n	8010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8010d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d109      	bne.n	8010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010d06:	4b16      	ldr	r3, [pc, #88]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	08db      	lsrs	r3, r3, #3
 8010d0c:	f003 0303 	and.w	r3, r3, #3
 8010d10:	4a14      	ldr	r2, [pc, #80]	@ (8010d64 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010d12:	fa22 f303 	lsr.w	r3, r2, r3
 8010d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d18:	e01e      	b.n	8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010d1a:	4b11      	ldr	r3, [pc, #68]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010d22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010d26:	d106      	bne.n	8010d36 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8010d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d2e:	d102      	bne.n	8010d36 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010d30:	4b0d      	ldr	r3, [pc, #52]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d34:	e010      	b.n	8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010d36:	4b0a      	ldr	r3, [pc, #40]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d42:	d106      	bne.n	8010d52 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8010d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d4a:	d102      	bne.n	8010d52 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010d4c:	4b07      	ldr	r3, [pc, #28]	@ (8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d50:	e002      	b.n	8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010d52:	2300      	movs	r3, #0
 8010d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010d56:	e236      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d58:	e235      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010d5a:	4b05      	ldr	r3, [pc, #20]	@ (8010d70 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d5e:	e232      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d60:	58024400 	.word	0x58024400
 8010d64:	03d09000 	.word	0x03d09000
 8010d68:	003d0900 	.word	0x003d0900
 8010d6c:	016e3600 	.word	0x016e3600
 8010d70:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8010d74:	2300      	movs	r3, #0
 8010d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d78:	e225      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010d7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d7e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010d82:	430b      	orrs	r3, r1
 8010d84:	f040 8085 	bne.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010d88:	4b9c      	ldr	r3, [pc, #624]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d8c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010d90:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010d98:	d06b      	beq.n	8010e72 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8010d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010da0:	d874      	bhi.n	8010e8c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010da4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010da8:	d056      	beq.n	8010e58 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8010daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010db0:	d86c      	bhi.n	8010e8c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010db8:	d03b      	beq.n	8010e32 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8010dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010dc0:	d864      	bhi.n	8010e8c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010dc8:	d021      	beq.n	8010e0e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8010dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010dd0:	d85c      	bhi.n	8010e8c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d004      	beq.n	8010de2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8010dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010dde:	d004      	beq.n	8010dea <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8010de0:	e054      	b.n	8010e8c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010de2:	f7fe fb1d 	bl	800f420 <HAL_RCC_GetPCLK1Freq>
 8010de6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010de8:	e1ed      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010dea:	4b84      	ldr	r3, [pc, #528]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010df6:	d107      	bne.n	8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010df8:	f107 0318 	add.w	r3, r7, #24
 8010dfc:	4618      	mov	r0, r3
 8010dfe:	f000 fa05 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010e02:	69fb      	ldr	r3, [r7, #28]
 8010e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e06:	e1de      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e0c:	e1db      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010e16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e1a:	d107      	bne.n	8010e2c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e1c:	f107 030c 	add.w	r3, r7, #12
 8010e20:	4618      	mov	r0, r3
 8010e22:	f000 fb47 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010e26:	693b      	ldr	r3, [r7, #16]
 8010e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e2a:	e1cc      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e30:	e1c9      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010e32:	4b72      	ldr	r3, [pc, #456]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	f003 0304 	and.w	r3, r3, #4
 8010e3a:	2b04      	cmp	r3, #4
 8010e3c:	d109      	bne.n	8010e52 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e3e:	4b6f      	ldr	r3, [pc, #444]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	08db      	lsrs	r3, r3, #3
 8010e44:	f003 0303 	and.w	r3, r3, #3
 8010e48:	4a6d      	ldr	r2, [pc, #436]	@ (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8010e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e50:	e1b9      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e52:	2300      	movs	r3, #0
 8010e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e56:	e1b6      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010e58:	4b68      	ldr	r3, [pc, #416]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e64:	d102      	bne.n	8010e6c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8010e66:	4b67      	ldr	r3, [pc, #412]	@ (8011004 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e6a:	e1ac      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e70:	e1a9      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010e72:	4b62      	ldr	r3, [pc, #392]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e7e:	d102      	bne.n	8010e86 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8010e80:	4b61      	ldr	r3, [pc, #388]	@ (8011008 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e84:	e19f      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e86:	2300      	movs	r3, #0
 8010e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e8a:	e19c      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e90:	e199      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e96:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8010e9a:	430b      	orrs	r3, r1
 8010e9c:	d173      	bne.n	8010f86 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010e9e:	4b57      	ldr	r3, [pc, #348]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ea2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010ea6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010eae:	d02f      	beq.n	8010f10 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8010eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010eb6:	d863      	bhi.n	8010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8010eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d004      	beq.n	8010ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8010ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010ec4:	d012      	beq.n	8010eec <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8010ec6:	e05b      	b.n	8010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010ec8:	4b4c      	ldr	r3, [pc, #304]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ed0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010ed4:	d107      	bne.n	8010ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ed6:	f107 0318 	add.w	r3, r7, #24
 8010eda:	4618      	mov	r0, r3
 8010edc:	f000 f996 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010ee0:	69bb      	ldr	r3, [r7, #24]
 8010ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ee4:	e16f      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eea:	e16c      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010eec:	4b43      	ldr	r3, [pc, #268]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010ef4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010ef8:	d107      	bne.n	8010f0a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010efa:	f107 030c 	add.w	r3, r7, #12
 8010efe:	4618      	mov	r0, r3
 8010f00:	f000 fad8 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f08:	e15d      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f0a:	2300      	movs	r3, #0
 8010f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f0e:	e15a      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010f10:	4b3a      	ldr	r3, [pc, #232]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010f18:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010f1a:	4b38      	ldr	r3, [pc, #224]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	f003 0304 	and.w	r3, r3, #4
 8010f22:	2b04      	cmp	r3, #4
 8010f24:	d10c      	bne.n	8010f40 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8010f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d109      	bne.n	8010f40 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f2c:	4b33      	ldr	r3, [pc, #204]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	08db      	lsrs	r3, r3, #3
 8010f32:	f003 0303 	and.w	r3, r3, #3
 8010f36:	4a32      	ldr	r2, [pc, #200]	@ (8011000 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010f38:	fa22 f303 	lsr.w	r3, r2, r3
 8010f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f3e:	e01e      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010f40:	4b2e      	ldr	r3, [pc, #184]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f4c:	d106      	bne.n	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8010f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f54:	d102      	bne.n	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010f56:	4b2b      	ldr	r3, [pc, #172]	@ (8011004 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f5a:	e010      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010f5c:	4b27      	ldr	r3, [pc, #156]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f68:	d106      	bne.n	8010f78 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8010f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f70:	d102      	bne.n	8010f78 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010f72:	4b25      	ldr	r3, [pc, #148]	@ (8011008 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f76:	e002      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010f78:	2300      	movs	r3, #0
 8010f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010f7c:	e123      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010f7e:	e122      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010f80:	2300      	movs	r3, #0
 8010f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f84:	e11f      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8010f86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f8a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8010f8e:	430b      	orrs	r3, r1
 8010f90:	d13c      	bne.n	801100c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8010f92:	4b1a      	ldr	r3, [pc, #104]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010f9a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d004      	beq.n	8010fac <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8010fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010fa8:	d012      	beq.n	8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8010faa:	e023      	b.n	8010ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010fac:	4b13      	ldr	r3, [pc, #76]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010fb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010fb8:	d107      	bne.n	8010fca <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	f000 fbcc 	bl	801175c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fc8:	e0fd      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fce:	e0fa      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010fd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010fdc:	d107      	bne.n	8010fee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010fde:	f107 0318 	add.w	r3, r7, #24
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f000 f912 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8010fe8:	6a3b      	ldr	r3, [r7, #32]
 8010fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fec:	e0eb      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ff2:	e0e8      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ff8:	e0e5      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010ffa:	bf00      	nop
 8010ffc:	58024400 	.word	0x58024400
 8011000:	03d09000 	.word	0x03d09000
 8011004:	003d0900 	.word	0x003d0900
 8011008:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 801100c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011010:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8011014:	430b      	orrs	r3, r1
 8011016:	f040 8085 	bne.w	8011124 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 801101a:	4b6d      	ldr	r3, [pc, #436]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801101c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801101e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8011022:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801102a:	d06b      	beq.n	8011104 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 801102c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801102e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011032:	d874      	bhi.n	801111e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801103a:	d056      	beq.n	80110ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 801103c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801103e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011042:	d86c      	bhi.n	801111e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011046:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801104a:	d03b      	beq.n	80110c4 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 801104c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801104e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011052:	d864      	bhi.n	801111e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011056:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801105a:	d021      	beq.n	80110a0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 801105c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801105e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011062:	d85c      	bhi.n	801111e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011066:	2b00      	cmp	r3, #0
 8011068:	d004      	beq.n	8011074 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 801106a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801106c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011070:	d004      	beq.n	801107c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8011072:	e054      	b.n	801111e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8011074:	f000 f8b4 	bl	80111e0 <HAL_RCCEx_GetD3PCLK1Freq>
 8011078:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801107a:	e0a4      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801107c:	4b54      	ldr	r3, [pc, #336]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011084:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011088:	d107      	bne.n	801109a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801108a:	f107 0318 	add.w	r3, r7, #24
 801108e:	4618      	mov	r0, r3
 8011090:	f000 f8bc 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011094:	69fb      	ldr	r3, [r7, #28]
 8011096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011098:	e095      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801109a:	2300      	movs	r3, #0
 801109c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801109e:	e092      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80110a0:	4b4b      	ldr	r3, [pc, #300]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80110a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110ac:	d107      	bne.n	80110be <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80110ae:	f107 030c 	add.w	r3, r7, #12
 80110b2:	4618      	mov	r0, r3
 80110b4:	f000 f9fe 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80110b8:	693b      	ldr	r3, [r7, #16]
 80110ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110bc:	e083      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110be:	2300      	movs	r3, #0
 80110c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110c2:	e080      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80110c4:	4b42      	ldr	r3, [pc, #264]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	f003 0304 	and.w	r3, r3, #4
 80110cc:	2b04      	cmp	r3, #4
 80110ce:	d109      	bne.n	80110e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80110d0:	4b3f      	ldr	r3, [pc, #252]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	08db      	lsrs	r3, r3, #3
 80110d6:	f003 0303 	and.w	r3, r3, #3
 80110da:	4a3e      	ldr	r2, [pc, #248]	@ (80111d4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80110dc:	fa22 f303 	lsr.w	r3, r2, r3
 80110e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110e2:	e070      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110e4:	2300      	movs	r3, #0
 80110e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110e8:	e06d      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80110ea:	4b39      	ldr	r3, [pc, #228]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80110f6:	d102      	bne.n	80110fe <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 80110f8:	4b37      	ldr	r3, [pc, #220]	@ (80111d8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80110fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110fc:	e063      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110fe:	2300      	movs	r3, #0
 8011100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011102:	e060      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011104:	4b32      	ldr	r3, [pc, #200]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801110c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011110:	d102      	bne.n	8011118 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8011112:	4b32      	ldr	r3, [pc, #200]	@ (80111dc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8011114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011116:	e056      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011118:	2300      	movs	r3, #0
 801111a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801111c:	e053      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 801111e:	2300      	movs	r3, #0
 8011120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011122:	e050      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8011124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011128:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 801112c:	430b      	orrs	r3, r1
 801112e:	d148      	bne.n	80111c2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8011130:	4b27      	ldr	r3, [pc, #156]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011134:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8011138:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801113a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801113c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011140:	d02a      	beq.n	8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8011142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011144:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011148:	d838      	bhi.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 801114a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801114c:	2b00      	cmp	r3, #0
 801114e:	d004      	beq.n	801115a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8011150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011152:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011156:	d00d      	beq.n	8011174 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8011158:	e030      	b.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801115a:	4b1d      	ldr	r3, [pc, #116]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011166:	d102      	bne.n	801116e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8011168:	4b1c      	ldr	r3, [pc, #112]	@ (80111dc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 801116a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801116c:	e02b      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801116e:	2300      	movs	r3, #0
 8011170:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011172:	e028      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011174:	4b16      	ldr	r3, [pc, #88]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801117c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011180:	d107      	bne.n	8011192 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8011182:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011186:	4618      	mov	r0, r3
 8011188:	f000 fae8 	bl	801175c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801118c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801118e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011190:	e019      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011192:	2300      	movs	r3, #0
 8011194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011196:	e016      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011198:	4b0d      	ldr	r3, [pc, #52]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80111a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80111a4:	d107      	bne.n	80111b6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80111a6:	f107 0318 	add.w	r3, r7, #24
 80111aa:	4618      	mov	r0, r3
 80111ac:	f000 f82e 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80111b0:	69fb      	ldr	r3, [r7, #28]
 80111b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111b4:	e007      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80111b6:	2300      	movs	r3, #0
 80111b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111ba:	e004      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80111bc:	2300      	movs	r3, #0
 80111be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111c0:	e001      	b.n	80111c6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80111c2:	2300      	movs	r3, #0
 80111c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80111c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80111c8:	4618      	mov	r0, r3
 80111ca:	3740      	adds	r7, #64	@ 0x40
 80111cc:	46bd      	mov	sp, r7
 80111ce:	bd80      	pop	{r7, pc}
 80111d0:	58024400 	.word	0x58024400
 80111d4:	03d09000 	.word	0x03d09000
 80111d8:	003d0900 	.word	0x003d0900
 80111dc:	016e3600 	.word	0x016e3600

080111e0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80111e4:	f7fe f8ec 	bl	800f3c0 <HAL_RCC_GetHCLKFreq>
 80111e8:	4602      	mov	r2, r0
 80111ea:	4b06      	ldr	r3, [pc, #24]	@ (8011204 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80111ec:	6a1b      	ldr	r3, [r3, #32]
 80111ee:	091b      	lsrs	r3, r3, #4
 80111f0:	f003 0307 	and.w	r3, r3, #7
 80111f4:	4904      	ldr	r1, [pc, #16]	@ (8011208 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80111f6:	5ccb      	ldrb	r3, [r1, r3]
 80111f8:	f003 031f 	and.w	r3, r3, #31
 80111fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8011200:	4618      	mov	r0, r3
 8011202:	bd80      	pop	{r7, pc}
 8011204:	58024400 	.word	0x58024400
 8011208:	0801f3e0 	.word	0x0801f3e0

0801120c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 801120c:	b480      	push	{r7}
 801120e:	b089      	sub	sp, #36	@ 0x24
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011214:	4ba1      	ldr	r3, [pc, #644]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011218:	f003 0303 	and.w	r3, r3, #3
 801121c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 801121e:	4b9f      	ldr	r3, [pc, #636]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011222:	0b1b      	lsrs	r3, r3, #12
 8011224:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011228:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 801122a:	4b9c      	ldr	r3, [pc, #624]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801122c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801122e:	091b      	lsrs	r3, r3, #4
 8011230:	f003 0301 	and.w	r3, r3, #1
 8011234:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8011236:	4b99      	ldr	r3, [pc, #612]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801123a:	08db      	lsrs	r3, r3, #3
 801123c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011240:	693a      	ldr	r2, [r7, #16]
 8011242:	fb02 f303 	mul.w	r3, r2, r3
 8011246:	ee07 3a90 	vmov	s15, r3
 801124a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801124e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8011252:	697b      	ldr	r3, [r7, #20]
 8011254:	2b00      	cmp	r3, #0
 8011256:	f000 8111 	beq.w	801147c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801125a:	69bb      	ldr	r3, [r7, #24]
 801125c:	2b02      	cmp	r3, #2
 801125e:	f000 8083 	beq.w	8011368 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8011262:	69bb      	ldr	r3, [r7, #24]
 8011264:	2b02      	cmp	r3, #2
 8011266:	f200 80a1 	bhi.w	80113ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801126a:	69bb      	ldr	r3, [r7, #24]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d003      	beq.n	8011278 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8011270:	69bb      	ldr	r3, [r7, #24]
 8011272:	2b01      	cmp	r3, #1
 8011274:	d056      	beq.n	8011324 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8011276:	e099      	b.n	80113ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011278:	4b88      	ldr	r3, [pc, #544]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	f003 0320 	and.w	r3, r3, #32
 8011280:	2b00      	cmp	r3, #0
 8011282:	d02d      	beq.n	80112e0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011284:	4b85      	ldr	r3, [pc, #532]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	08db      	lsrs	r3, r3, #3
 801128a:	f003 0303 	and.w	r3, r3, #3
 801128e:	4a84      	ldr	r2, [pc, #528]	@ (80114a0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8011290:	fa22 f303 	lsr.w	r3, r2, r3
 8011294:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011296:	68bb      	ldr	r3, [r7, #8]
 8011298:	ee07 3a90 	vmov	s15, r3
 801129c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112a0:	697b      	ldr	r3, [r7, #20]
 80112a2:	ee07 3a90 	vmov	s15, r3
 80112a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112ae:	4b7b      	ldr	r3, [pc, #492]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112b6:	ee07 3a90 	vmov	s15, r3
 80112ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112be:	ed97 6a03 	vldr	s12, [r7, #12]
 80112c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80114a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80112c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80112ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80112ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80112d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80112da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80112de:	e087      	b.n	80113f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80112e0:	697b      	ldr	r3, [r7, #20]
 80112e2:	ee07 3a90 	vmov	s15, r3
 80112e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80114a8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80112ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112f2:	4b6a      	ldr	r3, [pc, #424]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112fa:	ee07 3a90 	vmov	s15, r3
 80112fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011302:	ed97 6a03 	vldr	s12, [r7, #12]
 8011306:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80114a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801130a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801130e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801131a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801131e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011322:	e065      	b.n	80113f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	ee07 3a90 	vmov	s15, r3
 801132a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801132e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80114ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011336:	4b59      	ldr	r3, [pc, #356]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801133a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801133e:	ee07 3a90 	vmov	s15, r3
 8011342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011346:	ed97 6a03 	vldr	s12, [r7, #12]
 801134a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80114a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801134e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801135a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801135e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011362:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011366:	e043      	b.n	80113f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011368:	697b      	ldr	r3, [r7, #20]
 801136a:	ee07 3a90 	vmov	s15, r3
 801136e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011372:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80114b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8011376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801137a:	4b48      	ldr	r3, [pc, #288]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801137c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801137e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011382:	ee07 3a90 	vmov	s15, r3
 8011386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801138a:	ed97 6a03 	vldr	s12, [r7, #12]
 801138e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80114a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801139a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801139e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80113aa:	e021      	b.n	80113f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80113ac:	697b      	ldr	r3, [r7, #20]
 80113ae:	ee07 3a90 	vmov	s15, r3
 80113b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80114ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80113ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113be:	4b37      	ldr	r3, [pc, #220]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113c6:	ee07 3a90 	vmov	s15, r3
 80113ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80113d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80114a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80113d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80113de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80113e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80113ee:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80113f0:	4b2a      	ldr	r3, [pc, #168]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113f4:	0a5b      	lsrs	r3, r3, #9
 80113f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80113fa:	ee07 3a90 	vmov	s15, r3
 80113fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011402:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011406:	ee37 7a87 	vadd.f32	s14, s15, s14
 801140a:	edd7 6a07 	vldr	s13, [r7, #28]
 801140e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011416:	ee17 2a90 	vmov	r2, s15
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 801141e:	4b1f      	ldr	r3, [pc, #124]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011422:	0c1b      	lsrs	r3, r3, #16
 8011424:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011428:	ee07 3a90 	vmov	s15, r3
 801142c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011430:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011434:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011438:	edd7 6a07 	vldr	s13, [r7, #28]
 801143c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011444:	ee17 2a90 	vmov	r2, s15
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 801144c:	4b13      	ldr	r3, [pc, #76]	@ (801149c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801144e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011450:	0e1b      	lsrs	r3, r3, #24
 8011452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011456:	ee07 3a90 	vmov	s15, r3
 801145a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801145e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011462:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011466:	edd7 6a07 	vldr	s13, [r7, #28]
 801146a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801146e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011472:	ee17 2a90 	vmov	r2, s15
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801147a:	e008      	b.n	801148e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2200      	movs	r2, #0
 8011480:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	2200      	movs	r2, #0
 8011486:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	2200      	movs	r2, #0
 801148c:	609a      	str	r2, [r3, #8]
}
 801148e:	bf00      	nop
 8011490:	3724      	adds	r7, #36	@ 0x24
 8011492:	46bd      	mov	sp, r7
 8011494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011498:	4770      	bx	lr
 801149a:	bf00      	nop
 801149c:	58024400 	.word	0x58024400
 80114a0:	03d09000 	.word	0x03d09000
 80114a4:	46000000 	.word	0x46000000
 80114a8:	4c742400 	.word	0x4c742400
 80114ac:	4a742400 	.word	0x4a742400
 80114b0:	4bb71b00 	.word	0x4bb71b00

080114b4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80114b4:	b480      	push	{r7}
 80114b6:	b089      	sub	sp, #36	@ 0x24
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80114bc:	4ba1      	ldr	r3, [pc, #644]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114c0:	f003 0303 	and.w	r3, r3, #3
 80114c4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80114c6:	4b9f      	ldr	r3, [pc, #636]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114ca:	0d1b      	lsrs	r3, r3, #20
 80114cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80114d0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80114d2:	4b9c      	ldr	r3, [pc, #624]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114d6:	0a1b      	lsrs	r3, r3, #8
 80114d8:	f003 0301 	and.w	r3, r3, #1
 80114dc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80114de:	4b99      	ldr	r3, [pc, #612]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114e2:	08db      	lsrs	r3, r3, #3
 80114e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80114e8:	693a      	ldr	r2, [r7, #16]
 80114ea:	fb02 f303 	mul.w	r3, r2, r3
 80114ee:	ee07 3a90 	vmov	s15, r3
 80114f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80114fa:	697b      	ldr	r3, [r7, #20]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	f000 8111 	beq.w	8011724 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8011502:	69bb      	ldr	r3, [r7, #24]
 8011504:	2b02      	cmp	r3, #2
 8011506:	f000 8083 	beq.w	8011610 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 801150a:	69bb      	ldr	r3, [r7, #24]
 801150c:	2b02      	cmp	r3, #2
 801150e:	f200 80a1 	bhi.w	8011654 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8011512:	69bb      	ldr	r3, [r7, #24]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d003      	beq.n	8011520 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8011518:	69bb      	ldr	r3, [r7, #24]
 801151a:	2b01      	cmp	r3, #1
 801151c:	d056      	beq.n	80115cc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 801151e:	e099      	b.n	8011654 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011520:	4b88      	ldr	r3, [pc, #544]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	f003 0320 	and.w	r3, r3, #32
 8011528:	2b00      	cmp	r3, #0
 801152a:	d02d      	beq.n	8011588 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801152c:	4b85      	ldr	r3, [pc, #532]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	08db      	lsrs	r3, r3, #3
 8011532:	f003 0303 	and.w	r3, r3, #3
 8011536:	4a84      	ldr	r2, [pc, #528]	@ (8011748 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8011538:	fa22 f303 	lsr.w	r3, r2, r3
 801153c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	ee07 3a90 	vmov	s15, r3
 8011544:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011548:	697b      	ldr	r3, [r7, #20]
 801154a:	ee07 3a90 	vmov	s15, r3
 801154e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011556:	4b7b      	ldr	r3, [pc, #492]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801155a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801155e:	ee07 3a90 	vmov	s15, r3
 8011562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011566:	ed97 6a03 	vldr	s12, [r7, #12]
 801156a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801174c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801156e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011576:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801157a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801157e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011582:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011586:	e087      	b.n	8011698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011588:	697b      	ldr	r3, [r7, #20]
 801158a:	ee07 3a90 	vmov	s15, r3
 801158e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011592:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011750 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8011596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801159a:	4b6a      	ldr	r3, [pc, #424]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801159e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115a2:	ee07 3a90 	vmov	s15, r3
 80115a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80115ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801174c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80115b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80115be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80115ca:	e065      	b.n	8011698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80115cc:	697b      	ldr	r3, [r7, #20]
 80115ce:	ee07 3a90 	vmov	s15, r3
 80115d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011754 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80115da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115de:	4b59      	ldr	r3, [pc, #356]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115e6:	ee07 3a90 	vmov	s15, r3
 80115ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80115f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801174c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80115f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011606:	ee67 7a27 	vmul.f32	s15, s14, s15
 801160a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801160e:	e043      	b.n	8011698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	ee07 3a90 	vmov	s15, r3
 8011616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801161a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011758 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 801161e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011622:	4b48      	ldr	r3, [pc, #288]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801162a:	ee07 3a90 	vmov	s15, r3
 801162e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011632:	ed97 6a03 	vldr	s12, [r7, #12]
 8011636:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801174c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801163a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801163e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801164a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801164e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011652:	e021      	b.n	8011698 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	ee07 3a90 	vmov	s15, r3
 801165a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801165e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011754 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011666:	4b37      	ldr	r3, [pc, #220]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801166a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801166e:	ee07 3a90 	vmov	s15, r3
 8011672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011676:	ed97 6a03 	vldr	s12, [r7, #12]
 801167a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801174c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801167e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801168a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801168e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011692:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011696:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8011698:	4b2a      	ldr	r3, [pc, #168]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801169c:	0a5b      	lsrs	r3, r3, #9
 801169e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116a2:	ee07 3a90 	vmov	s15, r3
 80116a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80116b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80116b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80116be:	ee17 2a90 	vmov	r2, s15
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80116c6:	4b1f      	ldr	r3, [pc, #124]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116ca:	0c1b      	lsrs	r3, r3, #16
 80116cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116d0:	ee07 3a90 	vmov	s15, r3
 80116d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80116e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80116e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80116ec:	ee17 2a90 	vmov	r2, s15
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80116f4:	4b13      	ldr	r3, [pc, #76]	@ (8011744 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116f8:	0e1b      	lsrs	r3, r3, #24
 80116fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116fe:	ee07 3a90 	vmov	s15, r3
 8011702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011706:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801170a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801170e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801171a:	ee17 2a90 	vmov	r2, s15
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8011722:	e008      	b.n	8011736 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2200      	movs	r2, #0
 8011728:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	2200      	movs	r2, #0
 801172e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	2200      	movs	r2, #0
 8011734:	609a      	str	r2, [r3, #8]
}
 8011736:	bf00      	nop
 8011738:	3724      	adds	r7, #36	@ 0x24
 801173a:	46bd      	mov	sp, r7
 801173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011740:	4770      	bx	lr
 8011742:	bf00      	nop
 8011744:	58024400 	.word	0x58024400
 8011748:	03d09000 	.word	0x03d09000
 801174c:	46000000 	.word	0x46000000
 8011750:	4c742400 	.word	0x4c742400
 8011754:	4a742400 	.word	0x4a742400
 8011758:	4bb71b00 	.word	0x4bb71b00

0801175c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 801175c:	b480      	push	{r7}
 801175e:	b089      	sub	sp, #36	@ 0x24
 8011760:	af00      	add	r7, sp, #0
 8011762:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011764:	4ba0      	ldr	r3, [pc, #640]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011768:	f003 0303 	and.w	r3, r3, #3
 801176c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 801176e:	4b9e      	ldr	r3, [pc, #632]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011772:	091b      	lsrs	r3, r3, #4
 8011774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011778:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801177a:	4b9b      	ldr	r3, [pc, #620]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801177c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801177e:	f003 0301 	and.w	r3, r3, #1
 8011782:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8011784:	4b98      	ldr	r3, [pc, #608]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011788:	08db      	lsrs	r3, r3, #3
 801178a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801178e:	693a      	ldr	r2, [r7, #16]
 8011790:	fb02 f303 	mul.w	r3, r2, r3
 8011794:	ee07 3a90 	vmov	s15, r3
 8011798:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801179c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80117a0:	697b      	ldr	r3, [r7, #20]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	f000 8111 	beq.w	80119ca <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80117a8:	69bb      	ldr	r3, [r7, #24]
 80117aa:	2b02      	cmp	r3, #2
 80117ac:	f000 8083 	beq.w	80118b6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80117b0:	69bb      	ldr	r3, [r7, #24]
 80117b2:	2b02      	cmp	r3, #2
 80117b4:	f200 80a1 	bhi.w	80118fa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80117b8:	69bb      	ldr	r3, [r7, #24]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d003      	beq.n	80117c6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80117be:	69bb      	ldr	r3, [r7, #24]
 80117c0:	2b01      	cmp	r3, #1
 80117c2:	d056      	beq.n	8011872 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80117c4:	e099      	b.n	80118fa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80117c6:	4b88      	ldr	r3, [pc, #544]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	f003 0320 	and.w	r3, r3, #32
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d02d      	beq.n	801182e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80117d2:	4b85      	ldr	r3, [pc, #532]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	08db      	lsrs	r3, r3, #3
 80117d8:	f003 0303 	and.w	r3, r3, #3
 80117dc:	4a83      	ldr	r2, [pc, #524]	@ (80119ec <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80117de:	fa22 f303 	lsr.w	r3, r2, r3
 80117e2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80117e4:	68bb      	ldr	r3, [r7, #8]
 80117e6:	ee07 3a90 	vmov	s15, r3
 80117ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117ee:	697b      	ldr	r3, [r7, #20]
 80117f0:	ee07 3a90 	vmov	s15, r3
 80117f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80117fc:	4b7a      	ldr	r3, [pc, #488]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011804:	ee07 3a90 	vmov	s15, r3
 8011808:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801180c:	ed97 6a03 	vldr	s12, [r7, #12]
 8011810:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80119f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011814:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011818:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801181c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011820:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011828:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801182c:	e087      	b.n	801193e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801182e:	697b      	ldr	r3, [r7, #20]
 8011830:	ee07 3a90 	vmov	s15, r3
 8011834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011838:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80119f4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 801183c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011840:	4b69      	ldr	r3, [pc, #420]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011848:	ee07 3a90 	vmov	s15, r3
 801184c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011850:	ed97 6a03 	vldr	s12, [r7, #12]
 8011854:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80119f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011858:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801185c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011860:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011864:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011868:	ee67 7a27 	vmul.f32	s15, s14, s15
 801186c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011870:	e065      	b.n	801193e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011872:	697b      	ldr	r3, [r7, #20]
 8011874:	ee07 3a90 	vmov	s15, r3
 8011878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801187c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80119f8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8011880:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011884:	4b58      	ldr	r3, [pc, #352]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801188c:	ee07 3a90 	vmov	s15, r3
 8011890:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011894:	ed97 6a03 	vldr	s12, [r7, #12]
 8011898:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80119f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801189c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80118b4:	e043      	b.n	801193e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	ee07 3a90 	vmov	s15, r3
 80118bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118c0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80119fc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80118c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118c8:	4b47      	ldr	r3, [pc, #284]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118d0:	ee07 3a90 	vmov	s15, r3
 80118d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80118dc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80119f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80118e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80118f8:	e021      	b.n	801193e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80118fa:	697b      	ldr	r3, [r7, #20]
 80118fc:	ee07 3a90 	vmov	s15, r3
 8011900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011904:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80119f4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011908:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801190c:	4b36      	ldr	r3, [pc, #216]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801190e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011914:	ee07 3a90 	vmov	s15, r3
 8011918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801191c:	ed97 6a03 	vldr	s12, [r7, #12]
 8011920:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80119f0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011924:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011928:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801192c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011930:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011938:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801193c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 801193e:	4b2a      	ldr	r3, [pc, #168]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011942:	0a5b      	lsrs	r3, r3, #9
 8011944:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011948:	ee07 3a90 	vmov	s15, r3
 801194c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011950:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011954:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011958:	edd7 6a07 	vldr	s13, [r7, #28]
 801195c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011960:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011964:	ee17 2a90 	vmov	r2, s15
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 801196c:	4b1e      	ldr	r3, [pc, #120]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801196e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011970:	0c1b      	lsrs	r3, r3, #16
 8011972:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011976:	ee07 3a90 	vmov	s15, r3
 801197a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801197e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011982:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011986:	edd7 6a07 	vldr	s13, [r7, #28]
 801198a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801198e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011992:	ee17 2a90 	vmov	r2, s15
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 801199a:	4b13      	ldr	r3, [pc, #76]	@ (80119e8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801199e:	0e1b      	lsrs	r3, r3, #24
 80119a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80119a4:	ee07 3a90 	vmov	s15, r3
 80119a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80119b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80119b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80119b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80119bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80119c0:	ee17 2a90 	vmov	r2, s15
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80119c8:	e008      	b.n	80119dc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	2200      	movs	r2, #0
 80119ce:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	2200      	movs	r2, #0
 80119d4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	2200      	movs	r2, #0
 80119da:	609a      	str	r2, [r3, #8]
}
 80119dc:	bf00      	nop
 80119de:	3724      	adds	r7, #36	@ 0x24
 80119e0:	46bd      	mov	sp, r7
 80119e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e6:	4770      	bx	lr
 80119e8:	58024400 	.word	0x58024400
 80119ec:	03d09000 	.word	0x03d09000
 80119f0:	46000000 	.word	0x46000000
 80119f4:	4c742400 	.word	0x4c742400
 80119f8:	4a742400 	.word	0x4a742400
 80119fc:	4bb71b00 	.word	0x4bb71b00

08011a00 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b084      	sub	sp, #16
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
 8011a08:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011a0e:	4b53      	ldr	r3, [pc, #332]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a12:	f003 0303 	and.w	r3, r3, #3
 8011a16:	2b03      	cmp	r3, #3
 8011a18:	d101      	bne.n	8011a1e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011a1a:	2301      	movs	r3, #1
 8011a1c:	e099      	b.n	8011b52 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011a1e:	4b4f      	ldr	r3, [pc, #316]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	4a4e      	ldr	r2, [pc, #312]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011a28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011a2a:	f7f4 f83f 	bl	8005aac <HAL_GetTick>
 8011a2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011a30:	e008      	b.n	8011a44 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011a32:	f7f4 f83b 	bl	8005aac <HAL_GetTick>
 8011a36:	4602      	mov	r2, r0
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	1ad3      	subs	r3, r2, r3
 8011a3c:	2b02      	cmp	r3, #2
 8011a3e:	d901      	bls.n	8011a44 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011a40:	2303      	movs	r3, #3
 8011a42:	e086      	b.n	8011b52 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011a44:	4b45      	ldr	r3, [pc, #276]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d1f0      	bne.n	8011a32 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011a50:	4b42      	ldr	r3, [pc, #264]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a54:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	031b      	lsls	r3, r3, #12
 8011a5e:	493f      	ldr	r1, [pc, #252]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a60:	4313      	orrs	r3, r2
 8011a62:	628b      	str	r3, [r1, #40]	@ 0x28
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	685b      	ldr	r3, [r3, #4]
 8011a68:	3b01      	subs	r3, #1
 8011a6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	689b      	ldr	r3, [r3, #8]
 8011a72:	3b01      	subs	r3, #1
 8011a74:	025b      	lsls	r3, r3, #9
 8011a76:	b29b      	uxth	r3, r3
 8011a78:	431a      	orrs	r2, r3
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	68db      	ldr	r3, [r3, #12]
 8011a7e:	3b01      	subs	r3, #1
 8011a80:	041b      	lsls	r3, r3, #16
 8011a82:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011a86:	431a      	orrs	r2, r3
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	691b      	ldr	r3, [r3, #16]
 8011a8c:	3b01      	subs	r3, #1
 8011a8e:	061b      	lsls	r3, r3, #24
 8011a90:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011a94:	4931      	ldr	r1, [pc, #196]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a96:	4313      	orrs	r3, r2
 8011a98:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011a9a:	4b30      	ldr	r3, [pc, #192]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a9e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	695b      	ldr	r3, [r3, #20]
 8011aa6:	492d      	ldr	r1, [pc, #180]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011aa8:	4313      	orrs	r3, r2
 8011aaa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011aac:	4b2b      	ldr	r3, [pc, #172]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ab0:	f023 0220 	bic.w	r2, r3, #32
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	699b      	ldr	r3, [r3, #24]
 8011ab8:	4928      	ldr	r1, [pc, #160]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011aba:	4313      	orrs	r3, r2
 8011abc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011abe:	4b27      	ldr	r3, [pc, #156]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ac2:	4a26      	ldr	r2, [pc, #152]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011ac4:	f023 0310 	bic.w	r3, r3, #16
 8011ac8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011aca:	4b24      	ldr	r3, [pc, #144]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011acc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011ace:	4b24      	ldr	r3, [pc, #144]	@ (8011b60 <RCCEx_PLL2_Config+0x160>)
 8011ad0:	4013      	ands	r3, r2
 8011ad2:	687a      	ldr	r2, [r7, #4]
 8011ad4:	69d2      	ldr	r2, [r2, #28]
 8011ad6:	00d2      	lsls	r2, r2, #3
 8011ad8:	4920      	ldr	r1, [pc, #128]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011ada:	4313      	orrs	r3, r2
 8011adc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011ade:	4b1f      	ldr	r3, [pc, #124]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011ae4:	f043 0310 	orr.w	r3, r3, #16
 8011ae8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d106      	bne.n	8011afe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011af0:	4b1a      	ldr	r3, [pc, #104]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011af4:	4a19      	ldr	r2, [pc, #100]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011af6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011afa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011afc:	e00f      	b.n	8011b1e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011afe:	683b      	ldr	r3, [r7, #0]
 8011b00:	2b01      	cmp	r3, #1
 8011b02:	d106      	bne.n	8011b12 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011b04:	4b15      	ldr	r3, [pc, #84]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b08:	4a14      	ldr	r2, [pc, #80]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011b0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011b10:	e005      	b.n	8011b1e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011b12:	4b12      	ldr	r3, [pc, #72]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b16:	4a11      	ldr	r2, [pc, #68]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	4a0e      	ldr	r2, [pc, #56]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011b28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011b2a:	f7f3 ffbf 	bl	8005aac <HAL_GetTick>
 8011b2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011b30:	e008      	b.n	8011b44 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011b32:	f7f3 ffbb 	bl	8005aac <HAL_GetTick>
 8011b36:	4602      	mov	r2, r0
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	1ad3      	subs	r3, r2, r3
 8011b3c:	2b02      	cmp	r3, #2
 8011b3e:	d901      	bls.n	8011b44 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011b40:	2303      	movs	r3, #3
 8011b42:	e006      	b.n	8011b52 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011b44:	4b05      	ldr	r3, [pc, #20]	@ (8011b5c <RCCEx_PLL2_Config+0x15c>)
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d0f0      	beq.n	8011b32 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b52:	4618      	mov	r0, r3
 8011b54:	3710      	adds	r7, #16
 8011b56:	46bd      	mov	sp, r7
 8011b58:	bd80      	pop	{r7, pc}
 8011b5a:	bf00      	nop
 8011b5c:	58024400 	.word	0x58024400
 8011b60:	ffff0007 	.word	0xffff0007

08011b64 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011b64:	b580      	push	{r7, lr}
 8011b66:	b084      	sub	sp, #16
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
 8011b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011b6e:	2300      	movs	r3, #0
 8011b70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011b72:	4b53      	ldr	r3, [pc, #332]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b76:	f003 0303 	and.w	r3, r3, #3
 8011b7a:	2b03      	cmp	r3, #3
 8011b7c:	d101      	bne.n	8011b82 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011b7e:	2301      	movs	r3, #1
 8011b80:	e099      	b.n	8011cb6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011b82:	4b4f      	ldr	r3, [pc, #316]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	4a4e      	ldr	r2, [pc, #312]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011b88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011b8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011b8e:	f7f3 ff8d 	bl	8005aac <HAL_GetTick>
 8011b92:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011b94:	e008      	b.n	8011ba8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011b96:	f7f3 ff89 	bl	8005aac <HAL_GetTick>
 8011b9a:	4602      	mov	r2, r0
 8011b9c:	68bb      	ldr	r3, [r7, #8]
 8011b9e:	1ad3      	subs	r3, r2, r3
 8011ba0:	2b02      	cmp	r3, #2
 8011ba2:	d901      	bls.n	8011ba8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011ba4:	2303      	movs	r3, #3
 8011ba6:	e086      	b.n	8011cb6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011ba8:	4b45      	ldr	r3, [pc, #276]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d1f0      	bne.n	8011b96 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011bb4:	4b42      	ldr	r3, [pc, #264]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011bb8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	051b      	lsls	r3, r3, #20
 8011bc2:	493f      	ldr	r1, [pc, #252]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011bc4:	4313      	orrs	r3, r2
 8011bc6:	628b      	str	r3, [r1, #40]	@ 0x28
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	685b      	ldr	r3, [r3, #4]
 8011bcc:	3b01      	subs	r3, #1
 8011bce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	689b      	ldr	r3, [r3, #8]
 8011bd6:	3b01      	subs	r3, #1
 8011bd8:	025b      	lsls	r3, r3, #9
 8011bda:	b29b      	uxth	r3, r3
 8011bdc:	431a      	orrs	r2, r3
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	68db      	ldr	r3, [r3, #12]
 8011be2:	3b01      	subs	r3, #1
 8011be4:	041b      	lsls	r3, r3, #16
 8011be6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011bea:	431a      	orrs	r2, r3
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	691b      	ldr	r3, [r3, #16]
 8011bf0:	3b01      	subs	r3, #1
 8011bf2:	061b      	lsls	r3, r3, #24
 8011bf4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011bf8:	4931      	ldr	r1, [pc, #196]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011bfa:	4313      	orrs	r3, r2
 8011bfc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011bfe:	4b30      	ldr	r3, [pc, #192]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c02:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	695b      	ldr	r3, [r3, #20]
 8011c0a:	492d      	ldr	r1, [pc, #180]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c0c:	4313      	orrs	r3, r2
 8011c0e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011c10:	4b2b      	ldr	r3, [pc, #172]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c14:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	699b      	ldr	r3, [r3, #24]
 8011c1c:	4928      	ldr	r1, [pc, #160]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011c22:	4b27      	ldr	r3, [pc, #156]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c26:	4a26      	ldr	r2, [pc, #152]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011c2e:	4b24      	ldr	r3, [pc, #144]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011c32:	4b24      	ldr	r3, [pc, #144]	@ (8011cc4 <RCCEx_PLL3_Config+0x160>)
 8011c34:	4013      	ands	r3, r2
 8011c36:	687a      	ldr	r2, [r7, #4]
 8011c38:	69d2      	ldr	r2, [r2, #28]
 8011c3a:	00d2      	lsls	r2, r2, #3
 8011c3c:	4920      	ldr	r1, [pc, #128]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c3e:	4313      	orrs	r3, r2
 8011c40:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011c42:	4b1f      	ldr	r3, [pc, #124]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c46:	4a1e      	ldr	r2, [pc, #120]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011c4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011c4e:	683b      	ldr	r3, [r7, #0]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d106      	bne.n	8011c62 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011c54:	4b1a      	ldr	r3, [pc, #104]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c58:	4a19      	ldr	r2, [pc, #100]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011c5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c60:	e00f      	b.n	8011c82 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011c62:	683b      	ldr	r3, [r7, #0]
 8011c64:	2b01      	cmp	r3, #1
 8011c66:	d106      	bne.n	8011c76 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011c68:	4b15      	ldr	r3, [pc, #84]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c6c:	4a14      	ldr	r2, [pc, #80]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c6e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011c72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c74:	e005      	b.n	8011c82 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011c76:	4b12      	ldr	r3, [pc, #72]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c7a:	4a11      	ldr	r2, [pc, #68]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011c80:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011c82:	4b0f      	ldr	r3, [pc, #60]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	4a0e      	ldr	r2, [pc, #56]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011c8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011c8e:	f7f3 ff0d 	bl	8005aac <HAL_GetTick>
 8011c92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011c94:	e008      	b.n	8011ca8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011c96:	f7f3 ff09 	bl	8005aac <HAL_GetTick>
 8011c9a:	4602      	mov	r2, r0
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	1ad3      	subs	r3, r2, r3
 8011ca0:	2b02      	cmp	r3, #2
 8011ca2:	d901      	bls.n	8011ca8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011ca4:	2303      	movs	r3, #3
 8011ca6:	e006      	b.n	8011cb6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011ca8:	4b05      	ldr	r3, [pc, #20]	@ (8011cc0 <RCCEx_PLL3_Config+0x15c>)
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d0f0      	beq.n	8011c96 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	3710      	adds	r7, #16
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	bd80      	pop	{r7, pc}
 8011cbe:	bf00      	nop
 8011cc0:	58024400 	.word	0x58024400
 8011cc4:	ffff0007 	.word	0xffff0007

08011cc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b082      	sub	sp, #8
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d101      	bne.n	8011cda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011cd6:	2301      	movs	r3, #1
 8011cd8:	e049      	b.n	8011d6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011ce0:	b2db      	uxtb	r3, r3
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d106      	bne.n	8011cf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011cee:	6878      	ldr	r0, [r7, #4]
 8011cf0:	f7f3 fc36 	bl	8005560 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2202      	movs	r2, #2
 8011cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	681a      	ldr	r2, [r3, #0]
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	3304      	adds	r3, #4
 8011d04:	4619      	mov	r1, r3
 8011d06:	4610      	mov	r0, r2
 8011d08:	f000 fd76 	bl	80127f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2201      	movs	r2, #1
 8011d10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2201      	movs	r2, #1
 8011d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	2201      	movs	r2, #1
 8011d20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2201      	movs	r2, #1
 8011d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	2201      	movs	r2, #1
 8011d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	2201      	movs	r2, #1
 8011d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	2201      	movs	r2, #1
 8011d40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	2201      	movs	r2, #1
 8011d48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	2201      	movs	r2, #1
 8011d50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	2201      	movs	r2, #1
 8011d58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	2201      	movs	r2, #1
 8011d60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	2201      	movs	r2, #1
 8011d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011d6c:	2300      	movs	r3, #0
}
 8011d6e:	4618      	mov	r0, r3
 8011d70:	3708      	adds	r7, #8
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}
	...

08011d78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011d78:	b480      	push	{r7}
 8011d7a:	b085      	sub	sp, #20
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011d86:	b2db      	uxtb	r3, r3
 8011d88:	2b01      	cmp	r3, #1
 8011d8a:	d001      	beq.n	8011d90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011d8c:	2301      	movs	r3, #1
 8011d8e:	e05e      	b.n	8011e4e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	2202      	movs	r2, #2
 8011d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	68da      	ldr	r2, [r3, #12]
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	f042 0201 	orr.w	r2, r2, #1
 8011da6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	4a2b      	ldr	r2, [pc, #172]	@ (8011e5c <HAL_TIM_Base_Start_IT+0xe4>)
 8011dae:	4293      	cmp	r3, r2
 8011db0:	d02c      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011dba:	d027      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	4a27      	ldr	r2, [pc, #156]	@ (8011e60 <HAL_TIM_Base_Start_IT+0xe8>)
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	d022      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	4a26      	ldr	r2, [pc, #152]	@ (8011e64 <HAL_TIM_Base_Start_IT+0xec>)
 8011dcc:	4293      	cmp	r3, r2
 8011dce:	d01d      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	4a24      	ldr	r2, [pc, #144]	@ (8011e68 <HAL_TIM_Base_Start_IT+0xf0>)
 8011dd6:	4293      	cmp	r3, r2
 8011dd8:	d018      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	4a23      	ldr	r2, [pc, #140]	@ (8011e6c <HAL_TIM_Base_Start_IT+0xf4>)
 8011de0:	4293      	cmp	r3, r2
 8011de2:	d013      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	4a21      	ldr	r2, [pc, #132]	@ (8011e70 <HAL_TIM_Base_Start_IT+0xf8>)
 8011dea:	4293      	cmp	r3, r2
 8011dec:	d00e      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	4a20      	ldr	r2, [pc, #128]	@ (8011e74 <HAL_TIM_Base_Start_IT+0xfc>)
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d009      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	4a1e      	ldr	r2, [pc, #120]	@ (8011e78 <HAL_TIM_Base_Start_IT+0x100>)
 8011dfe:	4293      	cmp	r3, r2
 8011e00:	d004      	beq.n	8011e0c <HAL_TIM_Base_Start_IT+0x94>
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	4a1d      	ldr	r2, [pc, #116]	@ (8011e7c <HAL_TIM_Base_Start_IT+0x104>)
 8011e08:	4293      	cmp	r3, r2
 8011e0a:	d115      	bne.n	8011e38 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	689a      	ldr	r2, [r3, #8]
 8011e12:	4b1b      	ldr	r3, [pc, #108]	@ (8011e80 <HAL_TIM_Base_Start_IT+0x108>)
 8011e14:	4013      	ands	r3, r2
 8011e16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	2b06      	cmp	r3, #6
 8011e1c:	d015      	beq.n	8011e4a <HAL_TIM_Base_Start_IT+0xd2>
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011e24:	d011      	beq.n	8011e4a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	681a      	ldr	r2, [r3, #0]
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	f042 0201 	orr.w	r2, r2, #1
 8011e34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e36:	e008      	b.n	8011e4a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	681a      	ldr	r2, [r3, #0]
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	f042 0201 	orr.w	r2, r2, #1
 8011e46:	601a      	str	r2, [r3, #0]
 8011e48:	e000      	b.n	8011e4c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011e4c:	2300      	movs	r3, #0
}
 8011e4e:	4618      	mov	r0, r3
 8011e50:	3714      	adds	r7, #20
 8011e52:	46bd      	mov	sp, r7
 8011e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e58:	4770      	bx	lr
 8011e5a:	bf00      	nop
 8011e5c:	40010000 	.word	0x40010000
 8011e60:	40000400 	.word	0x40000400
 8011e64:	40000800 	.word	0x40000800
 8011e68:	40000c00 	.word	0x40000c00
 8011e6c:	40010400 	.word	0x40010400
 8011e70:	40001800 	.word	0x40001800
 8011e74:	40014000 	.word	0x40014000
 8011e78:	4000e000 	.word	0x4000e000
 8011e7c:	4000e400 	.word	0x4000e400
 8011e80:	00010007 	.word	0x00010007

08011e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011e84:	b580      	push	{r7, lr}
 8011e86:	b082      	sub	sp, #8
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d101      	bne.n	8011e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011e92:	2301      	movs	r3, #1
 8011e94:	e049      	b.n	8011f2a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011e9c:	b2db      	uxtb	r3, r3
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d106      	bne.n	8011eb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	2200      	movs	r2, #0
 8011ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011eaa:	6878      	ldr	r0, [r7, #4]
 8011eac:	f000 f841 	bl	8011f32 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	2202      	movs	r2, #2
 8011eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	681a      	ldr	r2, [r3, #0]
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	3304      	adds	r3, #4
 8011ec0:	4619      	mov	r1, r3
 8011ec2:	4610      	mov	r0, r2
 8011ec4:	f000 fc98 	bl	80127f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	2201      	movs	r2, #1
 8011ecc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2201      	movs	r2, #1
 8011ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2201      	movs	r2, #1
 8011edc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2201      	movs	r2, #1
 8011ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	2201      	movs	r2, #1
 8011eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2201      	movs	r2, #1
 8011efc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	2201      	movs	r2, #1
 8011f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	2201      	movs	r2, #1
 8011f0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2201      	movs	r2, #1
 8011f14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	2201      	movs	r2, #1
 8011f1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	2201      	movs	r2, #1
 8011f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011f28:	2300      	movs	r3, #0
}
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	3708      	adds	r7, #8
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}

08011f32 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011f32:	b480      	push	{r7}
 8011f34:	b083      	sub	sp, #12
 8011f36:	af00      	add	r7, sp, #0
 8011f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011f3a:	bf00      	nop
 8011f3c:	370c      	adds	r7, #12
 8011f3e:	46bd      	mov	sp, r7
 8011f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f44:	4770      	bx	lr
	...

08011f48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b084      	sub	sp, #16
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]
 8011f50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011f52:	683b      	ldr	r3, [r7, #0]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d109      	bne.n	8011f6c <HAL_TIM_PWM_Start+0x24>
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011f5e:	b2db      	uxtb	r3, r3
 8011f60:	2b01      	cmp	r3, #1
 8011f62:	bf14      	ite	ne
 8011f64:	2301      	movne	r3, #1
 8011f66:	2300      	moveq	r3, #0
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	e03c      	b.n	8011fe6 <HAL_TIM_PWM_Start+0x9e>
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	2b04      	cmp	r3, #4
 8011f70:	d109      	bne.n	8011f86 <HAL_TIM_PWM_Start+0x3e>
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011f78:	b2db      	uxtb	r3, r3
 8011f7a:	2b01      	cmp	r3, #1
 8011f7c:	bf14      	ite	ne
 8011f7e:	2301      	movne	r3, #1
 8011f80:	2300      	moveq	r3, #0
 8011f82:	b2db      	uxtb	r3, r3
 8011f84:	e02f      	b.n	8011fe6 <HAL_TIM_PWM_Start+0x9e>
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	2b08      	cmp	r3, #8
 8011f8a:	d109      	bne.n	8011fa0 <HAL_TIM_PWM_Start+0x58>
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011f92:	b2db      	uxtb	r3, r3
 8011f94:	2b01      	cmp	r3, #1
 8011f96:	bf14      	ite	ne
 8011f98:	2301      	movne	r3, #1
 8011f9a:	2300      	moveq	r3, #0
 8011f9c:	b2db      	uxtb	r3, r3
 8011f9e:	e022      	b.n	8011fe6 <HAL_TIM_PWM_Start+0x9e>
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	2b0c      	cmp	r3, #12
 8011fa4:	d109      	bne.n	8011fba <HAL_TIM_PWM_Start+0x72>
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011fac:	b2db      	uxtb	r3, r3
 8011fae:	2b01      	cmp	r3, #1
 8011fb0:	bf14      	ite	ne
 8011fb2:	2301      	movne	r3, #1
 8011fb4:	2300      	moveq	r3, #0
 8011fb6:	b2db      	uxtb	r3, r3
 8011fb8:	e015      	b.n	8011fe6 <HAL_TIM_PWM_Start+0x9e>
 8011fba:	683b      	ldr	r3, [r7, #0]
 8011fbc:	2b10      	cmp	r3, #16
 8011fbe:	d109      	bne.n	8011fd4 <HAL_TIM_PWM_Start+0x8c>
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011fc6:	b2db      	uxtb	r3, r3
 8011fc8:	2b01      	cmp	r3, #1
 8011fca:	bf14      	ite	ne
 8011fcc:	2301      	movne	r3, #1
 8011fce:	2300      	moveq	r3, #0
 8011fd0:	b2db      	uxtb	r3, r3
 8011fd2:	e008      	b.n	8011fe6 <HAL_TIM_PWM_Start+0x9e>
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011fda:	b2db      	uxtb	r3, r3
 8011fdc:	2b01      	cmp	r3, #1
 8011fde:	bf14      	ite	ne
 8011fe0:	2301      	movne	r3, #1
 8011fe2:	2300      	moveq	r3, #0
 8011fe4:	b2db      	uxtb	r3, r3
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d001      	beq.n	8011fee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8011fea:	2301      	movs	r3, #1
 8011fec:	e0ab      	b.n	8012146 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d104      	bne.n	8011ffe <HAL_TIM_PWM_Start+0xb6>
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	2202      	movs	r2, #2
 8011ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ffc:	e023      	b.n	8012046 <HAL_TIM_PWM_Start+0xfe>
 8011ffe:	683b      	ldr	r3, [r7, #0]
 8012000:	2b04      	cmp	r3, #4
 8012002:	d104      	bne.n	801200e <HAL_TIM_PWM_Start+0xc6>
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	2202      	movs	r2, #2
 8012008:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801200c:	e01b      	b.n	8012046 <HAL_TIM_PWM_Start+0xfe>
 801200e:	683b      	ldr	r3, [r7, #0]
 8012010:	2b08      	cmp	r3, #8
 8012012:	d104      	bne.n	801201e <HAL_TIM_PWM_Start+0xd6>
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	2202      	movs	r2, #2
 8012018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801201c:	e013      	b.n	8012046 <HAL_TIM_PWM_Start+0xfe>
 801201e:	683b      	ldr	r3, [r7, #0]
 8012020:	2b0c      	cmp	r3, #12
 8012022:	d104      	bne.n	801202e <HAL_TIM_PWM_Start+0xe6>
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2202      	movs	r2, #2
 8012028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801202c:	e00b      	b.n	8012046 <HAL_TIM_PWM_Start+0xfe>
 801202e:	683b      	ldr	r3, [r7, #0]
 8012030:	2b10      	cmp	r3, #16
 8012032:	d104      	bne.n	801203e <HAL_TIM_PWM_Start+0xf6>
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	2202      	movs	r2, #2
 8012038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801203c:	e003      	b.n	8012046 <HAL_TIM_PWM_Start+0xfe>
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	2202      	movs	r2, #2
 8012042:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	2201      	movs	r2, #1
 801204c:	6839      	ldr	r1, [r7, #0]
 801204e:	4618      	mov	r0, r3
 8012050:	f000 fff2 	bl	8013038 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	4a3d      	ldr	r2, [pc, #244]	@ (8012150 <HAL_TIM_PWM_Start+0x208>)
 801205a:	4293      	cmp	r3, r2
 801205c:	d013      	beq.n	8012086 <HAL_TIM_PWM_Start+0x13e>
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	4a3c      	ldr	r2, [pc, #240]	@ (8012154 <HAL_TIM_PWM_Start+0x20c>)
 8012064:	4293      	cmp	r3, r2
 8012066:	d00e      	beq.n	8012086 <HAL_TIM_PWM_Start+0x13e>
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	4a3a      	ldr	r2, [pc, #232]	@ (8012158 <HAL_TIM_PWM_Start+0x210>)
 801206e:	4293      	cmp	r3, r2
 8012070:	d009      	beq.n	8012086 <HAL_TIM_PWM_Start+0x13e>
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	4a39      	ldr	r2, [pc, #228]	@ (801215c <HAL_TIM_PWM_Start+0x214>)
 8012078:	4293      	cmp	r3, r2
 801207a:	d004      	beq.n	8012086 <HAL_TIM_PWM_Start+0x13e>
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	4a37      	ldr	r2, [pc, #220]	@ (8012160 <HAL_TIM_PWM_Start+0x218>)
 8012082:	4293      	cmp	r3, r2
 8012084:	d101      	bne.n	801208a <HAL_TIM_PWM_Start+0x142>
 8012086:	2301      	movs	r3, #1
 8012088:	e000      	b.n	801208c <HAL_TIM_PWM_Start+0x144>
 801208a:	2300      	movs	r3, #0
 801208c:	2b00      	cmp	r3, #0
 801208e:	d007      	beq.n	80120a0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801209e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	4a2a      	ldr	r2, [pc, #168]	@ (8012150 <HAL_TIM_PWM_Start+0x208>)
 80120a6:	4293      	cmp	r3, r2
 80120a8:	d02c      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80120b2:	d027      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	4a2a      	ldr	r2, [pc, #168]	@ (8012164 <HAL_TIM_PWM_Start+0x21c>)
 80120ba:	4293      	cmp	r3, r2
 80120bc:	d022      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	4a29      	ldr	r2, [pc, #164]	@ (8012168 <HAL_TIM_PWM_Start+0x220>)
 80120c4:	4293      	cmp	r3, r2
 80120c6:	d01d      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	4a27      	ldr	r2, [pc, #156]	@ (801216c <HAL_TIM_PWM_Start+0x224>)
 80120ce:	4293      	cmp	r3, r2
 80120d0:	d018      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	4a1f      	ldr	r2, [pc, #124]	@ (8012154 <HAL_TIM_PWM_Start+0x20c>)
 80120d8:	4293      	cmp	r3, r2
 80120da:	d013      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	4a23      	ldr	r2, [pc, #140]	@ (8012170 <HAL_TIM_PWM_Start+0x228>)
 80120e2:	4293      	cmp	r3, r2
 80120e4:	d00e      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	4a1b      	ldr	r2, [pc, #108]	@ (8012158 <HAL_TIM_PWM_Start+0x210>)
 80120ec:	4293      	cmp	r3, r2
 80120ee:	d009      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	4a1f      	ldr	r2, [pc, #124]	@ (8012174 <HAL_TIM_PWM_Start+0x22c>)
 80120f6:	4293      	cmp	r3, r2
 80120f8:	d004      	beq.n	8012104 <HAL_TIM_PWM_Start+0x1bc>
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	4a1e      	ldr	r2, [pc, #120]	@ (8012178 <HAL_TIM_PWM_Start+0x230>)
 8012100:	4293      	cmp	r3, r2
 8012102:	d115      	bne.n	8012130 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	689a      	ldr	r2, [r3, #8]
 801210a:	4b1c      	ldr	r3, [pc, #112]	@ (801217c <HAL_TIM_PWM_Start+0x234>)
 801210c:	4013      	ands	r3, r2
 801210e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	2b06      	cmp	r3, #6
 8012114:	d015      	beq.n	8012142 <HAL_TIM_PWM_Start+0x1fa>
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801211c:	d011      	beq.n	8012142 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	681a      	ldr	r2, [r3, #0]
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	f042 0201 	orr.w	r2, r2, #1
 801212c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801212e:	e008      	b.n	8012142 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	681a      	ldr	r2, [r3, #0]
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	f042 0201 	orr.w	r2, r2, #1
 801213e:	601a      	str	r2, [r3, #0]
 8012140:	e000      	b.n	8012144 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012142:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012144:	2300      	movs	r3, #0
}
 8012146:	4618      	mov	r0, r3
 8012148:	3710      	adds	r7, #16
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}
 801214e:	bf00      	nop
 8012150:	40010000 	.word	0x40010000
 8012154:	40010400 	.word	0x40010400
 8012158:	40014000 	.word	0x40014000
 801215c:	40014400 	.word	0x40014400
 8012160:	40014800 	.word	0x40014800
 8012164:	40000400 	.word	0x40000400
 8012168:	40000800 	.word	0x40000800
 801216c:	40000c00 	.word	0x40000c00
 8012170:	40001800 	.word	0x40001800
 8012174:	4000e000 	.word	0x4000e000
 8012178:	4000e400 	.word	0x4000e400
 801217c:	00010007 	.word	0x00010007

08012180 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b084      	sub	sp, #16
 8012184:	af00      	add	r7, sp, #0
 8012186:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	68db      	ldr	r3, [r3, #12]
 801218e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	691b      	ldr	r3, [r3, #16]
 8012196:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012198:	68bb      	ldr	r3, [r7, #8]
 801219a:	f003 0302 	and.w	r3, r3, #2
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d020      	beq.n	80121e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	f003 0302 	and.w	r3, r3, #2
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d01b      	beq.n	80121e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	f06f 0202 	mvn.w	r2, #2
 80121b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	2201      	movs	r2, #1
 80121ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	699b      	ldr	r3, [r3, #24]
 80121c2:	f003 0303 	and.w	r3, r3, #3
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d003      	beq.n	80121d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80121ca:	6878      	ldr	r0, [r7, #4]
 80121cc:	f000 faf6 	bl	80127bc <HAL_TIM_IC_CaptureCallback>
 80121d0:	e005      	b.n	80121de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80121d2:	6878      	ldr	r0, [r7, #4]
 80121d4:	f000 fae8 	bl	80127a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121d8:	6878      	ldr	r0, [r7, #4]
 80121da:	f000 faf9 	bl	80127d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	2200      	movs	r2, #0
 80121e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80121e4:	68bb      	ldr	r3, [r7, #8]
 80121e6:	f003 0304 	and.w	r3, r3, #4
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d020      	beq.n	8012230 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	f003 0304 	and.w	r3, r3, #4
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d01b      	beq.n	8012230 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	f06f 0204 	mvn.w	r2, #4
 8012200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2202      	movs	r2, #2
 8012206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	699b      	ldr	r3, [r3, #24]
 801220e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012212:	2b00      	cmp	r3, #0
 8012214:	d003      	beq.n	801221e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	f000 fad0 	bl	80127bc <HAL_TIM_IC_CaptureCallback>
 801221c:	e005      	b.n	801222a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f000 fac2 	bl	80127a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012224:	6878      	ldr	r0, [r7, #4]
 8012226:	f000 fad3 	bl	80127d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	2200      	movs	r2, #0
 801222e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012230:	68bb      	ldr	r3, [r7, #8]
 8012232:	f003 0308 	and.w	r3, r3, #8
 8012236:	2b00      	cmp	r3, #0
 8012238:	d020      	beq.n	801227c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801223a:	68fb      	ldr	r3, [r7, #12]
 801223c:	f003 0308 	and.w	r3, r3, #8
 8012240:	2b00      	cmp	r3, #0
 8012242:	d01b      	beq.n	801227c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	f06f 0208 	mvn.w	r2, #8
 801224c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	2204      	movs	r2, #4
 8012252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	69db      	ldr	r3, [r3, #28]
 801225a:	f003 0303 	and.w	r3, r3, #3
 801225e:	2b00      	cmp	r3, #0
 8012260:	d003      	beq.n	801226a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012262:	6878      	ldr	r0, [r7, #4]
 8012264:	f000 faaa 	bl	80127bc <HAL_TIM_IC_CaptureCallback>
 8012268:	e005      	b.n	8012276 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801226a:	6878      	ldr	r0, [r7, #4]
 801226c:	f000 fa9c 	bl	80127a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012270:	6878      	ldr	r0, [r7, #4]
 8012272:	f000 faad 	bl	80127d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	2200      	movs	r2, #0
 801227a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801227c:	68bb      	ldr	r3, [r7, #8]
 801227e:	f003 0310 	and.w	r3, r3, #16
 8012282:	2b00      	cmp	r3, #0
 8012284:	d020      	beq.n	80122c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	f003 0310 	and.w	r3, r3, #16
 801228c:	2b00      	cmp	r3, #0
 801228e:	d01b      	beq.n	80122c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	f06f 0210 	mvn.w	r2, #16
 8012298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2208      	movs	r2, #8
 801229e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	69db      	ldr	r3, [r3, #28]
 80122a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d003      	beq.n	80122b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122ae:	6878      	ldr	r0, [r7, #4]
 80122b0:	f000 fa84 	bl	80127bc <HAL_TIM_IC_CaptureCallback>
 80122b4:	e005      	b.n	80122c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122b6:	6878      	ldr	r0, [r7, #4]
 80122b8:	f000 fa76 	bl	80127a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122bc:	6878      	ldr	r0, [r7, #4]
 80122be:	f000 fa87 	bl	80127d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	2200      	movs	r2, #0
 80122c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80122c8:	68bb      	ldr	r3, [r7, #8]
 80122ca:	f003 0301 	and.w	r3, r3, #1
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d00c      	beq.n	80122ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	f003 0301 	and.w	r3, r3, #1
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d007      	beq.n	80122ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	f06f 0201 	mvn.w	r2, #1
 80122e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f7f0 fe4e 	bl	8002f88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d104      	bne.n	8012300 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d00c      	beq.n	801231a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012306:	2b00      	cmp	r3, #0
 8012308:	d007      	beq.n	801231a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8012312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f000 ffe7 	bl	80132e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801231a:	68bb      	ldr	r3, [r7, #8]
 801231c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012320:	2b00      	cmp	r3, #0
 8012322:	d00c      	beq.n	801233e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801232a:	2b00      	cmp	r3, #0
 801232c:	d007      	beq.n	801233e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8012336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012338:	6878      	ldr	r0, [r7, #4]
 801233a:	f000 ffdf 	bl	80132fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801233e:	68bb      	ldr	r3, [r7, #8]
 8012340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012344:	2b00      	cmp	r3, #0
 8012346:	d00c      	beq.n	8012362 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801234e:	2b00      	cmp	r3, #0
 8012350:	d007      	beq.n	8012362 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801235a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801235c:	6878      	ldr	r0, [r7, #4]
 801235e:	f000 fa41 	bl	80127e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	f003 0320 	and.w	r3, r3, #32
 8012368:	2b00      	cmp	r3, #0
 801236a:	d00c      	beq.n	8012386 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	f003 0320 	and.w	r3, r3, #32
 8012372:	2b00      	cmp	r3, #0
 8012374:	d007      	beq.n	8012386 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	f06f 0220 	mvn.w	r2, #32
 801237e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012380:	6878      	ldr	r0, [r7, #4]
 8012382:	f000 ffa7 	bl	80132d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012386:	bf00      	nop
 8012388:	3710      	adds	r7, #16
 801238a:	46bd      	mov	sp, r7
 801238c:	bd80      	pop	{r7, pc}
	...

08012390 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012390:	b580      	push	{r7, lr}
 8012392:	b086      	sub	sp, #24
 8012394:	af00      	add	r7, sp, #0
 8012396:	60f8      	str	r0, [r7, #12]
 8012398:	60b9      	str	r1, [r7, #8]
 801239a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801239c:	2300      	movs	r3, #0
 801239e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80123a6:	2b01      	cmp	r3, #1
 80123a8:	d101      	bne.n	80123ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80123aa:	2302      	movs	r3, #2
 80123ac:	e0ff      	b.n	80125ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	2201      	movs	r2, #1
 80123b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	2b14      	cmp	r3, #20
 80123ba:	f200 80f0 	bhi.w	801259e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80123be:	a201      	add	r2, pc, #4	@ (adr r2, 80123c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80123c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123c4:	08012419 	.word	0x08012419
 80123c8:	0801259f 	.word	0x0801259f
 80123cc:	0801259f 	.word	0x0801259f
 80123d0:	0801259f 	.word	0x0801259f
 80123d4:	08012459 	.word	0x08012459
 80123d8:	0801259f 	.word	0x0801259f
 80123dc:	0801259f 	.word	0x0801259f
 80123e0:	0801259f 	.word	0x0801259f
 80123e4:	0801249b 	.word	0x0801249b
 80123e8:	0801259f 	.word	0x0801259f
 80123ec:	0801259f 	.word	0x0801259f
 80123f0:	0801259f 	.word	0x0801259f
 80123f4:	080124db 	.word	0x080124db
 80123f8:	0801259f 	.word	0x0801259f
 80123fc:	0801259f 	.word	0x0801259f
 8012400:	0801259f 	.word	0x0801259f
 8012404:	0801251d 	.word	0x0801251d
 8012408:	0801259f 	.word	0x0801259f
 801240c:	0801259f 	.word	0x0801259f
 8012410:	0801259f 	.word	0x0801259f
 8012414:	0801255d 	.word	0x0801255d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	68b9      	ldr	r1, [r7, #8]
 801241e:	4618      	mov	r0, r3
 8012420:	f000 fa96 	bl	8012950 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	699a      	ldr	r2, [r3, #24]
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	f042 0208 	orr.w	r2, r2, #8
 8012432:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	699a      	ldr	r2, [r3, #24]
 801243a:	68fb      	ldr	r3, [r7, #12]
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	f022 0204 	bic.w	r2, r2, #4
 8012442:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	6999      	ldr	r1, [r3, #24]
 801244a:	68bb      	ldr	r3, [r7, #8]
 801244c:	691a      	ldr	r2, [r3, #16]
 801244e:	68fb      	ldr	r3, [r7, #12]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	430a      	orrs	r2, r1
 8012454:	619a      	str	r2, [r3, #24]
      break;
 8012456:	e0a5      	b.n	80125a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	68b9      	ldr	r1, [r7, #8]
 801245e:	4618      	mov	r0, r3
 8012460:	f000 fb06 	bl	8012a70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	699a      	ldr	r2, [r3, #24]
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	699a      	ldr	r2, [r3, #24]
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	6999      	ldr	r1, [r3, #24]
 801248a:	68bb      	ldr	r3, [r7, #8]
 801248c:	691b      	ldr	r3, [r3, #16]
 801248e:	021a      	lsls	r2, r3, #8
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	430a      	orrs	r2, r1
 8012496:	619a      	str	r2, [r3, #24]
      break;
 8012498:	e084      	b.n	80125a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	68b9      	ldr	r1, [r7, #8]
 80124a0:	4618      	mov	r0, r3
 80124a2:	f000 fb6f 	bl	8012b84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	69da      	ldr	r2, [r3, #28]
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	f042 0208 	orr.w	r2, r2, #8
 80124b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	69da      	ldr	r2, [r3, #28]
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	f022 0204 	bic.w	r2, r2, #4
 80124c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	69d9      	ldr	r1, [r3, #28]
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	691a      	ldr	r2, [r3, #16]
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	430a      	orrs	r2, r1
 80124d6:	61da      	str	r2, [r3, #28]
      break;
 80124d8:	e064      	b.n	80125a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	68b9      	ldr	r1, [r7, #8]
 80124e0:	4618      	mov	r0, r3
 80124e2:	f000 fbd7 	bl	8012c94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	69da      	ldr	r2, [r3, #28]
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80124f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	69da      	ldr	r2, [r3, #28]
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	69d9      	ldr	r1, [r3, #28]
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	691b      	ldr	r3, [r3, #16]
 8012510:	021a      	lsls	r2, r3, #8
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	430a      	orrs	r2, r1
 8012518:	61da      	str	r2, [r3, #28]
      break;
 801251a:	e043      	b.n	80125a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	68b9      	ldr	r1, [r7, #8]
 8012522:	4618      	mov	r0, r3
 8012524:	f000 fc20 	bl	8012d68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8012528:	68fb      	ldr	r3, [r7, #12]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	f042 0208 	orr.w	r2, r2, #8
 8012536:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	f022 0204 	bic.w	r2, r2, #4
 8012546:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801254e:	68bb      	ldr	r3, [r7, #8]
 8012550:	691a      	ldr	r2, [r3, #16]
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	430a      	orrs	r2, r1
 8012558:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801255a:	e023      	b.n	80125a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	68b9      	ldr	r1, [r7, #8]
 8012562:	4618      	mov	r0, r3
 8012564:	f000 fc64 	bl	8012e30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012576:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012586:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801258e:	68bb      	ldr	r3, [r7, #8]
 8012590:	691b      	ldr	r3, [r3, #16]
 8012592:	021a      	lsls	r2, r3, #8
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	430a      	orrs	r2, r1
 801259a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801259c:	e002      	b.n	80125a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801259e:	2301      	movs	r3, #1
 80125a0:	75fb      	strb	r3, [r7, #23]
      break;
 80125a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	2200      	movs	r2, #0
 80125a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80125ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80125ae:	4618      	mov	r0, r3
 80125b0:	3718      	adds	r7, #24
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}
 80125b6:	bf00      	nop

080125b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80125b8:	b580      	push	{r7, lr}
 80125ba:	b084      	sub	sp, #16
 80125bc:	af00      	add	r7, sp, #0
 80125be:	6078      	str	r0, [r7, #4]
 80125c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80125c2:	2300      	movs	r3, #0
 80125c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80125cc:	2b01      	cmp	r3, #1
 80125ce:	d101      	bne.n	80125d4 <HAL_TIM_ConfigClockSource+0x1c>
 80125d0:	2302      	movs	r3, #2
 80125d2:	e0dc      	b.n	801278e <HAL_TIM_ConfigClockSource+0x1d6>
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	2201      	movs	r2, #1
 80125d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	2202      	movs	r2, #2
 80125e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	689b      	ldr	r3, [r3, #8]
 80125ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80125ec:	68ba      	ldr	r2, [r7, #8]
 80125ee:	4b6a      	ldr	r3, [pc, #424]	@ (8012798 <HAL_TIM_ConfigClockSource+0x1e0>)
 80125f0:	4013      	ands	r3, r2
 80125f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80125f4:	68bb      	ldr	r3, [r7, #8]
 80125f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80125fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	68ba      	ldr	r2, [r7, #8]
 8012602:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012604:	683b      	ldr	r3, [r7, #0]
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	4a64      	ldr	r2, [pc, #400]	@ (801279c <HAL_TIM_ConfigClockSource+0x1e4>)
 801260a:	4293      	cmp	r3, r2
 801260c:	f000 80a9 	beq.w	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 8012610:	4a62      	ldr	r2, [pc, #392]	@ (801279c <HAL_TIM_ConfigClockSource+0x1e4>)
 8012612:	4293      	cmp	r3, r2
 8012614:	f200 80ae 	bhi.w	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012618:	4a61      	ldr	r2, [pc, #388]	@ (80127a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 801261a:	4293      	cmp	r3, r2
 801261c:	f000 80a1 	beq.w	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 8012620:	4a5f      	ldr	r2, [pc, #380]	@ (80127a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012622:	4293      	cmp	r3, r2
 8012624:	f200 80a6 	bhi.w	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012628:	4a5e      	ldr	r2, [pc, #376]	@ (80127a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 801262a:	4293      	cmp	r3, r2
 801262c:	f000 8099 	beq.w	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 8012630:	4a5c      	ldr	r2, [pc, #368]	@ (80127a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012632:	4293      	cmp	r3, r2
 8012634:	f200 809e 	bhi.w	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012638:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801263c:	f000 8091 	beq.w	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 8012640:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012644:	f200 8096 	bhi.w	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012648:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801264c:	f000 8089 	beq.w	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 8012650:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012654:	f200 808e 	bhi.w	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801265c:	d03e      	beq.n	80126dc <HAL_TIM_ConfigClockSource+0x124>
 801265e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012662:	f200 8087 	bhi.w	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801266a:	f000 8086 	beq.w	801277a <HAL_TIM_ConfigClockSource+0x1c2>
 801266e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012672:	d87f      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012674:	2b70      	cmp	r3, #112	@ 0x70
 8012676:	d01a      	beq.n	80126ae <HAL_TIM_ConfigClockSource+0xf6>
 8012678:	2b70      	cmp	r3, #112	@ 0x70
 801267a:	d87b      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 801267c:	2b60      	cmp	r3, #96	@ 0x60
 801267e:	d050      	beq.n	8012722 <HAL_TIM_ConfigClockSource+0x16a>
 8012680:	2b60      	cmp	r3, #96	@ 0x60
 8012682:	d877      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012684:	2b50      	cmp	r3, #80	@ 0x50
 8012686:	d03c      	beq.n	8012702 <HAL_TIM_ConfigClockSource+0x14a>
 8012688:	2b50      	cmp	r3, #80	@ 0x50
 801268a:	d873      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 801268c:	2b40      	cmp	r3, #64	@ 0x40
 801268e:	d058      	beq.n	8012742 <HAL_TIM_ConfigClockSource+0x18a>
 8012690:	2b40      	cmp	r3, #64	@ 0x40
 8012692:	d86f      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 8012694:	2b30      	cmp	r3, #48	@ 0x30
 8012696:	d064      	beq.n	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 8012698:	2b30      	cmp	r3, #48	@ 0x30
 801269a:	d86b      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 801269c:	2b20      	cmp	r3, #32
 801269e:	d060      	beq.n	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 80126a0:	2b20      	cmp	r3, #32
 80126a2:	d867      	bhi.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d05c      	beq.n	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 80126a8:	2b10      	cmp	r3, #16
 80126aa:	d05a      	beq.n	8012762 <HAL_TIM_ConfigClockSource+0x1aa>
 80126ac:	e062      	b.n	8012774 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126b6:	683b      	ldr	r3, [r7, #0]
 80126b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126ba:	683b      	ldr	r3, [r7, #0]
 80126bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126be:	f000 fc9b 	bl	8012ff8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	689b      	ldr	r3, [r3, #8]
 80126c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80126ca:	68bb      	ldr	r3, [r7, #8]
 80126cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80126d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	68ba      	ldr	r2, [r7, #8]
 80126d8:	609a      	str	r2, [r3, #8]
      break;
 80126da:	e04f      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126e0:	683b      	ldr	r3, [r7, #0]
 80126e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126e4:	683b      	ldr	r3, [r7, #0]
 80126e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126ec:	f000 fc84 	bl	8012ff8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	689a      	ldr	r2, [r3, #8]
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80126fe:	609a      	str	r2, [r3, #8]
      break;
 8012700:	e03c      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012706:	683b      	ldr	r3, [r7, #0]
 8012708:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801270a:	683b      	ldr	r3, [r7, #0]
 801270c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801270e:	461a      	mov	r2, r3
 8012710:	f000 fbf4 	bl	8012efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	2150      	movs	r1, #80	@ 0x50
 801271a:	4618      	mov	r0, r3
 801271c:	f000 fc4e 	bl	8012fbc <TIM_ITRx_SetConfig>
      break;
 8012720:	e02c      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012726:	683b      	ldr	r3, [r7, #0]
 8012728:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801272a:	683b      	ldr	r3, [r7, #0]
 801272c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801272e:	461a      	mov	r2, r3
 8012730:	f000 fc13 	bl	8012f5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	2160      	movs	r1, #96	@ 0x60
 801273a:	4618      	mov	r0, r3
 801273c:	f000 fc3e 	bl	8012fbc <TIM_ITRx_SetConfig>
      break;
 8012740:	e01c      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012746:	683b      	ldr	r3, [r7, #0]
 8012748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801274e:	461a      	mov	r2, r3
 8012750:	f000 fbd4 	bl	8012efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	2140      	movs	r1, #64	@ 0x40
 801275a:	4618      	mov	r0, r3
 801275c:	f000 fc2e 	bl	8012fbc <TIM_ITRx_SetConfig>
      break;
 8012760:	e00c      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681a      	ldr	r2, [r3, #0]
 8012766:	683b      	ldr	r3, [r7, #0]
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	4619      	mov	r1, r3
 801276c:	4610      	mov	r0, r2
 801276e:	f000 fc25 	bl	8012fbc <TIM_ITRx_SetConfig>
      break;
 8012772:	e003      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012774:	2301      	movs	r3, #1
 8012776:	73fb      	strb	r3, [r7, #15]
      break;
 8012778:	e000      	b.n	801277c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801277a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	2201      	movs	r2, #1
 8012780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2200      	movs	r2, #0
 8012788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801278c:	7bfb      	ldrb	r3, [r7, #15]
}
 801278e:	4618      	mov	r0, r3
 8012790:	3710      	adds	r7, #16
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}
 8012796:	bf00      	nop
 8012798:	ffceff88 	.word	0xffceff88
 801279c:	00100040 	.word	0x00100040
 80127a0:	00100030 	.word	0x00100030
 80127a4:	00100020 	.word	0x00100020

080127a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80127a8:	b480      	push	{r7}
 80127aa:	b083      	sub	sp, #12
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80127b0:	bf00      	nop
 80127b2:	370c      	adds	r7, #12
 80127b4:	46bd      	mov	sp, r7
 80127b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ba:	4770      	bx	lr

080127bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80127bc:	b480      	push	{r7}
 80127be:	b083      	sub	sp, #12
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80127c4:	bf00      	nop
 80127c6:	370c      	adds	r7, #12
 80127c8:	46bd      	mov	sp, r7
 80127ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ce:	4770      	bx	lr

080127d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80127d0:	b480      	push	{r7}
 80127d2:	b083      	sub	sp, #12
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80127d8:	bf00      	nop
 80127da:	370c      	adds	r7, #12
 80127dc:	46bd      	mov	sp, r7
 80127de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127e2:	4770      	bx	lr

080127e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80127e4:	b480      	push	{r7}
 80127e6:	b083      	sub	sp, #12
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80127ec:	bf00      	nop
 80127ee:	370c      	adds	r7, #12
 80127f0:	46bd      	mov	sp, r7
 80127f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f6:	4770      	bx	lr

080127f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80127f8:	b480      	push	{r7}
 80127fa:	b085      	sub	sp, #20
 80127fc:	af00      	add	r7, sp, #0
 80127fe:	6078      	str	r0, [r7, #4]
 8012800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	4a47      	ldr	r2, [pc, #284]	@ (8012928 <TIM_Base_SetConfig+0x130>)
 801280c:	4293      	cmp	r3, r2
 801280e:	d013      	beq.n	8012838 <TIM_Base_SetConfig+0x40>
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012816:	d00f      	beq.n	8012838 <TIM_Base_SetConfig+0x40>
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	4a44      	ldr	r2, [pc, #272]	@ (801292c <TIM_Base_SetConfig+0x134>)
 801281c:	4293      	cmp	r3, r2
 801281e:	d00b      	beq.n	8012838 <TIM_Base_SetConfig+0x40>
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	4a43      	ldr	r2, [pc, #268]	@ (8012930 <TIM_Base_SetConfig+0x138>)
 8012824:	4293      	cmp	r3, r2
 8012826:	d007      	beq.n	8012838 <TIM_Base_SetConfig+0x40>
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	4a42      	ldr	r2, [pc, #264]	@ (8012934 <TIM_Base_SetConfig+0x13c>)
 801282c:	4293      	cmp	r3, r2
 801282e:	d003      	beq.n	8012838 <TIM_Base_SetConfig+0x40>
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	4a41      	ldr	r2, [pc, #260]	@ (8012938 <TIM_Base_SetConfig+0x140>)
 8012834:	4293      	cmp	r3, r2
 8012836:	d108      	bne.n	801284a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801283e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012840:	683b      	ldr	r3, [r7, #0]
 8012842:	685b      	ldr	r3, [r3, #4]
 8012844:	68fa      	ldr	r2, [r7, #12]
 8012846:	4313      	orrs	r3, r2
 8012848:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	4a36      	ldr	r2, [pc, #216]	@ (8012928 <TIM_Base_SetConfig+0x130>)
 801284e:	4293      	cmp	r3, r2
 8012850:	d027      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012858:	d023      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	4a33      	ldr	r2, [pc, #204]	@ (801292c <TIM_Base_SetConfig+0x134>)
 801285e:	4293      	cmp	r3, r2
 8012860:	d01f      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	4a32      	ldr	r2, [pc, #200]	@ (8012930 <TIM_Base_SetConfig+0x138>)
 8012866:	4293      	cmp	r3, r2
 8012868:	d01b      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	4a31      	ldr	r2, [pc, #196]	@ (8012934 <TIM_Base_SetConfig+0x13c>)
 801286e:	4293      	cmp	r3, r2
 8012870:	d017      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	4a30      	ldr	r2, [pc, #192]	@ (8012938 <TIM_Base_SetConfig+0x140>)
 8012876:	4293      	cmp	r3, r2
 8012878:	d013      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	4a2f      	ldr	r2, [pc, #188]	@ (801293c <TIM_Base_SetConfig+0x144>)
 801287e:	4293      	cmp	r3, r2
 8012880:	d00f      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	4a2e      	ldr	r2, [pc, #184]	@ (8012940 <TIM_Base_SetConfig+0x148>)
 8012886:	4293      	cmp	r3, r2
 8012888:	d00b      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	4a2d      	ldr	r2, [pc, #180]	@ (8012944 <TIM_Base_SetConfig+0x14c>)
 801288e:	4293      	cmp	r3, r2
 8012890:	d007      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	4a2c      	ldr	r2, [pc, #176]	@ (8012948 <TIM_Base_SetConfig+0x150>)
 8012896:	4293      	cmp	r3, r2
 8012898:	d003      	beq.n	80128a2 <TIM_Base_SetConfig+0xaa>
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	4a2b      	ldr	r2, [pc, #172]	@ (801294c <TIM_Base_SetConfig+0x154>)
 801289e:	4293      	cmp	r3, r2
 80128a0:	d108      	bne.n	80128b4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80128a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80128aa:	683b      	ldr	r3, [r7, #0]
 80128ac:	68db      	ldr	r3, [r3, #12]
 80128ae:	68fa      	ldr	r2, [r7, #12]
 80128b0:	4313      	orrs	r3, r2
 80128b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	695b      	ldr	r3, [r3, #20]
 80128be:	4313      	orrs	r3, r2
 80128c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	689a      	ldr	r2, [r3, #8]
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80128ca:	683b      	ldr	r3, [r7, #0]
 80128cc:	681a      	ldr	r2, [r3, #0]
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	4a14      	ldr	r2, [pc, #80]	@ (8012928 <TIM_Base_SetConfig+0x130>)
 80128d6:	4293      	cmp	r3, r2
 80128d8:	d00f      	beq.n	80128fa <TIM_Base_SetConfig+0x102>
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	4a16      	ldr	r2, [pc, #88]	@ (8012938 <TIM_Base_SetConfig+0x140>)
 80128de:	4293      	cmp	r3, r2
 80128e0:	d00b      	beq.n	80128fa <TIM_Base_SetConfig+0x102>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	4a15      	ldr	r2, [pc, #84]	@ (801293c <TIM_Base_SetConfig+0x144>)
 80128e6:	4293      	cmp	r3, r2
 80128e8:	d007      	beq.n	80128fa <TIM_Base_SetConfig+0x102>
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	4a14      	ldr	r2, [pc, #80]	@ (8012940 <TIM_Base_SetConfig+0x148>)
 80128ee:	4293      	cmp	r3, r2
 80128f0:	d003      	beq.n	80128fa <TIM_Base_SetConfig+0x102>
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	4a13      	ldr	r2, [pc, #76]	@ (8012944 <TIM_Base_SetConfig+0x14c>)
 80128f6:	4293      	cmp	r3, r2
 80128f8:	d103      	bne.n	8012902 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80128fa:	683b      	ldr	r3, [r7, #0]
 80128fc:	691a      	ldr	r2, [r3, #16]
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	f043 0204 	orr.w	r2, r3, #4
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	2201      	movs	r2, #1
 8012912:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	68fa      	ldr	r2, [r7, #12]
 8012918:	601a      	str	r2, [r3, #0]
}
 801291a:	bf00      	nop
 801291c:	3714      	adds	r7, #20
 801291e:	46bd      	mov	sp, r7
 8012920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012924:	4770      	bx	lr
 8012926:	bf00      	nop
 8012928:	40010000 	.word	0x40010000
 801292c:	40000400 	.word	0x40000400
 8012930:	40000800 	.word	0x40000800
 8012934:	40000c00 	.word	0x40000c00
 8012938:	40010400 	.word	0x40010400
 801293c:	40014000 	.word	0x40014000
 8012940:	40014400 	.word	0x40014400
 8012944:	40014800 	.word	0x40014800
 8012948:	4000e000 	.word	0x4000e000
 801294c:	4000e400 	.word	0x4000e400

08012950 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012950:	b480      	push	{r7}
 8012952:	b087      	sub	sp, #28
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
 8012958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	6a1b      	ldr	r3, [r3, #32]
 801295e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	6a1b      	ldr	r3, [r3, #32]
 8012964:	f023 0201 	bic.w	r2, r3, #1
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	685b      	ldr	r3, [r3, #4]
 8012970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	699b      	ldr	r3, [r3, #24]
 8012976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012978:	68fa      	ldr	r2, [r7, #12]
 801297a:	4b37      	ldr	r3, [pc, #220]	@ (8012a58 <TIM_OC1_SetConfig+0x108>)
 801297c:	4013      	ands	r3, r2
 801297e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012980:	68fb      	ldr	r3, [r7, #12]
 8012982:	f023 0303 	bic.w	r3, r3, #3
 8012986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012988:	683b      	ldr	r3, [r7, #0]
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	68fa      	ldr	r2, [r7, #12]
 801298e:	4313      	orrs	r3, r2
 8012990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012992:	697b      	ldr	r3, [r7, #20]
 8012994:	f023 0302 	bic.w	r3, r3, #2
 8012998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801299a:	683b      	ldr	r3, [r7, #0]
 801299c:	689b      	ldr	r3, [r3, #8]
 801299e:	697a      	ldr	r2, [r7, #20]
 80129a0:	4313      	orrs	r3, r2
 80129a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	4a2d      	ldr	r2, [pc, #180]	@ (8012a5c <TIM_OC1_SetConfig+0x10c>)
 80129a8:	4293      	cmp	r3, r2
 80129aa:	d00f      	beq.n	80129cc <TIM_OC1_SetConfig+0x7c>
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	4a2c      	ldr	r2, [pc, #176]	@ (8012a60 <TIM_OC1_SetConfig+0x110>)
 80129b0:	4293      	cmp	r3, r2
 80129b2:	d00b      	beq.n	80129cc <TIM_OC1_SetConfig+0x7c>
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	4a2b      	ldr	r2, [pc, #172]	@ (8012a64 <TIM_OC1_SetConfig+0x114>)
 80129b8:	4293      	cmp	r3, r2
 80129ba:	d007      	beq.n	80129cc <TIM_OC1_SetConfig+0x7c>
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	4a2a      	ldr	r2, [pc, #168]	@ (8012a68 <TIM_OC1_SetConfig+0x118>)
 80129c0:	4293      	cmp	r3, r2
 80129c2:	d003      	beq.n	80129cc <TIM_OC1_SetConfig+0x7c>
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	4a29      	ldr	r2, [pc, #164]	@ (8012a6c <TIM_OC1_SetConfig+0x11c>)
 80129c8:	4293      	cmp	r3, r2
 80129ca:	d10c      	bne.n	80129e6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80129cc:	697b      	ldr	r3, [r7, #20]
 80129ce:	f023 0308 	bic.w	r3, r3, #8
 80129d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	68db      	ldr	r3, [r3, #12]
 80129d8:	697a      	ldr	r2, [r7, #20]
 80129da:	4313      	orrs	r3, r2
 80129dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80129de:	697b      	ldr	r3, [r7, #20]
 80129e0:	f023 0304 	bic.w	r3, r3, #4
 80129e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	4a1c      	ldr	r2, [pc, #112]	@ (8012a5c <TIM_OC1_SetConfig+0x10c>)
 80129ea:	4293      	cmp	r3, r2
 80129ec:	d00f      	beq.n	8012a0e <TIM_OC1_SetConfig+0xbe>
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	4a1b      	ldr	r2, [pc, #108]	@ (8012a60 <TIM_OC1_SetConfig+0x110>)
 80129f2:	4293      	cmp	r3, r2
 80129f4:	d00b      	beq.n	8012a0e <TIM_OC1_SetConfig+0xbe>
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	4a1a      	ldr	r2, [pc, #104]	@ (8012a64 <TIM_OC1_SetConfig+0x114>)
 80129fa:	4293      	cmp	r3, r2
 80129fc:	d007      	beq.n	8012a0e <TIM_OC1_SetConfig+0xbe>
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	4a19      	ldr	r2, [pc, #100]	@ (8012a68 <TIM_OC1_SetConfig+0x118>)
 8012a02:	4293      	cmp	r3, r2
 8012a04:	d003      	beq.n	8012a0e <TIM_OC1_SetConfig+0xbe>
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	4a18      	ldr	r2, [pc, #96]	@ (8012a6c <TIM_OC1_SetConfig+0x11c>)
 8012a0a:	4293      	cmp	r3, r2
 8012a0c:	d111      	bne.n	8012a32 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012a0e:	693b      	ldr	r3, [r7, #16]
 8012a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012a14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012a16:	693b      	ldr	r3, [r7, #16]
 8012a18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	695b      	ldr	r3, [r3, #20]
 8012a22:	693a      	ldr	r2, [r7, #16]
 8012a24:	4313      	orrs	r3, r2
 8012a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012a28:	683b      	ldr	r3, [r7, #0]
 8012a2a:	699b      	ldr	r3, [r3, #24]
 8012a2c:	693a      	ldr	r2, [r7, #16]
 8012a2e:	4313      	orrs	r3, r2
 8012a30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	693a      	ldr	r2, [r7, #16]
 8012a36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	68fa      	ldr	r2, [r7, #12]
 8012a3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012a3e:	683b      	ldr	r3, [r7, #0]
 8012a40:	685a      	ldr	r2, [r3, #4]
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	697a      	ldr	r2, [r7, #20]
 8012a4a:	621a      	str	r2, [r3, #32]
}
 8012a4c:	bf00      	nop
 8012a4e:	371c      	adds	r7, #28
 8012a50:	46bd      	mov	sp, r7
 8012a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a56:	4770      	bx	lr
 8012a58:	fffeff8f 	.word	0xfffeff8f
 8012a5c:	40010000 	.word	0x40010000
 8012a60:	40010400 	.word	0x40010400
 8012a64:	40014000 	.word	0x40014000
 8012a68:	40014400 	.word	0x40014400
 8012a6c:	40014800 	.word	0x40014800

08012a70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012a70:	b480      	push	{r7}
 8012a72:	b087      	sub	sp, #28
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	6078      	str	r0, [r7, #4]
 8012a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	6a1b      	ldr	r3, [r3, #32]
 8012a7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	6a1b      	ldr	r3, [r3, #32]
 8012a84:	f023 0210 	bic.w	r2, r3, #16
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	685b      	ldr	r3, [r3, #4]
 8012a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	699b      	ldr	r3, [r3, #24]
 8012a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012a98:	68fa      	ldr	r2, [r7, #12]
 8012a9a:	4b34      	ldr	r3, [pc, #208]	@ (8012b6c <TIM_OC2_SetConfig+0xfc>)
 8012a9c:	4013      	ands	r3, r2
 8012a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012aa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012aa8:	683b      	ldr	r3, [r7, #0]
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	021b      	lsls	r3, r3, #8
 8012aae:	68fa      	ldr	r2, [r7, #12]
 8012ab0:	4313      	orrs	r3, r2
 8012ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012ab4:	697b      	ldr	r3, [r7, #20]
 8012ab6:	f023 0320 	bic.w	r3, r3, #32
 8012aba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012abc:	683b      	ldr	r3, [r7, #0]
 8012abe:	689b      	ldr	r3, [r3, #8]
 8012ac0:	011b      	lsls	r3, r3, #4
 8012ac2:	697a      	ldr	r2, [r7, #20]
 8012ac4:	4313      	orrs	r3, r2
 8012ac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	4a29      	ldr	r2, [pc, #164]	@ (8012b70 <TIM_OC2_SetConfig+0x100>)
 8012acc:	4293      	cmp	r3, r2
 8012ace:	d003      	beq.n	8012ad8 <TIM_OC2_SetConfig+0x68>
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	4a28      	ldr	r2, [pc, #160]	@ (8012b74 <TIM_OC2_SetConfig+0x104>)
 8012ad4:	4293      	cmp	r3, r2
 8012ad6:	d10d      	bne.n	8012af4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012ad8:	697b      	ldr	r3, [r7, #20]
 8012ada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	68db      	ldr	r3, [r3, #12]
 8012ae4:	011b      	lsls	r3, r3, #4
 8012ae6:	697a      	ldr	r2, [r7, #20]
 8012ae8:	4313      	orrs	r3, r2
 8012aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012aec:	697b      	ldr	r3, [r7, #20]
 8012aee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012af2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	4a1e      	ldr	r2, [pc, #120]	@ (8012b70 <TIM_OC2_SetConfig+0x100>)
 8012af8:	4293      	cmp	r3, r2
 8012afa:	d00f      	beq.n	8012b1c <TIM_OC2_SetConfig+0xac>
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	4a1d      	ldr	r2, [pc, #116]	@ (8012b74 <TIM_OC2_SetConfig+0x104>)
 8012b00:	4293      	cmp	r3, r2
 8012b02:	d00b      	beq.n	8012b1c <TIM_OC2_SetConfig+0xac>
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	4a1c      	ldr	r2, [pc, #112]	@ (8012b78 <TIM_OC2_SetConfig+0x108>)
 8012b08:	4293      	cmp	r3, r2
 8012b0a:	d007      	beq.n	8012b1c <TIM_OC2_SetConfig+0xac>
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	4a1b      	ldr	r2, [pc, #108]	@ (8012b7c <TIM_OC2_SetConfig+0x10c>)
 8012b10:	4293      	cmp	r3, r2
 8012b12:	d003      	beq.n	8012b1c <TIM_OC2_SetConfig+0xac>
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	4a1a      	ldr	r2, [pc, #104]	@ (8012b80 <TIM_OC2_SetConfig+0x110>)
 8012b18:	4293      	cmp	r3, r2
 8012b1a:	d113      	bne.n	8012b44 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012b1c:	693b      	ldr	r3, [r7, #16]
 8012b1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012b22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012b24:	693b      	ldr	r3, [r7, #16]
 8012b26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012b2c:	683b      	ldr	r3, [r7, #0]
 8012b2e:	695b      	ldr	r3, [r3, #20]
 8012b30:	009b      	lsls	r3, r3, #2
 8012b32:	693a      	ldr	r2, [r7, #16]
 8012b34:	4313      	orrs	r3, r2
 8012b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012b38:	683b      	ldr	r3, [r7, #0]
 8012b3a:	699b      	ldr	r3, [r3, #24]
 8012b3c:	009b      	lsls	r3, r3, #2
 8012b3e:	693a      	ldr	r2, [r7, #16]
 8012b40:	4313      	orrs	r3, r2
 8012b42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	693a      	ldr	r2, [r7, #16]
 8012b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	68fa      	ldr	r2, [r7, #12]
 8012b4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012b50:	683b      	ldr	r3, [r7, #0]
 8012b52:	685a      	ldr	r2, [r3, #4]
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	697a      	ldr	r2, [r7, #20]
 8012b5c:	621a      	str	r2, [r3, #32]
}
 8012b5e:	bf00      	nop
 8012b60:	371c      	adds	r7, #28
 8012b62:	46bd      	mov	sp, r7
 8012b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b68:	4770      	bx	lr
 8012b6a:	bf00      	nop
 8012b6c:	feff8fff 	.word	0xfeff8fff
 8012b70:	40010000 	.word	0x40010000
 8012b74:	40010400 	.word	0x40010400
 8012b78:	40014000 	.word	0x40014000
 8012b7c:	40014400 	.word	0x40014400
 8012b80:	40014800 	.word	0x40014800

08012b84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b84:	b480      	push	{r7}
 8012b86:	b087      	sub	sp, #28
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	6a1b      	ldr	r3, [r3, #32]
 8012b92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	6a1b      	ldr	r3, [r3, #32]
 8012b98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	685b      	ldr	r3, [r3, #4]
 8012ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	69db      	ldr	r3, [r3, #28]
 8012baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012bac:	68fa      	ldr	r2, [r7, #12]
 8012bae:	4b33      	ldr	r3, [pc, #204]	@ (8012c7c <TIM_OC3_SetConfig+0xf8>)
 8012bb0:	4013      	ands	r3, r2
 8012bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	f023 0303 	bic.w	r3, r3, #3
 8012bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012bbc:	683b      	ldr	r3, [r7, #0]
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	68fa      	ldr	r2, [r7, #12]
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012bcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	689b      	ldr	r3, [r3, #8]
 8012bd2:	021b      	lsls	r3, r3, #8
 8012bd4:	697a      	ldr	r2, [r7, #20]
 8012bd6:	4313      	orrs	r3, r2
 8012bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	4a28      	ldr	r2, [pc, #160]	@ (8012c80 <TIM_OC3_SetConfig+0xfc>)
 8012bde:	4293      	cmp	r3, r2
 8012be0:	d003      	beq.n	8012bea <TIM_OC3_SetConfig+0x66>
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	4a27      	ldr	r2, [pc, #156]	@ (8012c84 <TIM_OC3_SetConfig+0x100>)
 8012be6:	4293      	cmp	r3, r2
 8012be8:	d10d      	bne.n	8012c06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012bf0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012bf2:	683b      	ldr	r3, [r7, #0]
 8012bf4:	68db      	ldr	r3, [r3, #12]
 8012bf6:	021b      	lsls	r3, r3, #8
 8012bf8:	697a      	ldr	r2, [r7, #20]
 8012bfa:	4313      	orrs	r3, r2
 8012bfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012c04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	4a1d      	ldr	r2, [pc, #116]	@ (8012c80 <TIM_OC3_SetConfig+0xfc>)
 8012c0a:	4293      	cmp	r3, r2
 8012c0c:	d00f      	beq.n	8012c2e <TIM_OC3_SetConfig+0xaa>
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	4a1c      	ldr	r2, [pc, #112]	@ (8012c84 <TIM_OC3_SetConfig+0x100>)
 8012c12:	4293      	cmp	r3, r2
 8012c14:	d00b      	beq.n	8012c2e <TIM_OC3_SetConfig+0xaa>
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	4a1b      	ldr	r2, [pc, #108]	@ (8012c88 <TIM_OC3_SetConfig+0x104>)
 8012c1a:	4293      	cmp	r3, r2
 8012c1c:	d007      	beq.n	8012c2e <TIM_OC3_SetConfig+0xaa>
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	4a1a      	ldr	r2, [pc, #104]	@ (8012c8c <TIM_OC3_SetConfig+0x108>)
 8012c22:	4293      	cmp	r3, r2
 8012c24:	d003      	beq.n	8012c2e <TIM_OC3_SetConfig+0xaa>
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	4a19      	ldr	r2, [pc, #100]	@ (8012c90 <TIM_OC3_SetConfig+0x10c>)
 8012c2a:	4293      	cmp	r3, r2
 8012c2c:	d113      	bne.n	8012c56 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012c2e:	693b      	ldr	r3, [r7, #16]
 8012c30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012c36:	693b      	ldr	r3, [r7, #16]
 8012c38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012c3e:	683b      	ldr	r3, [r7, #0]
 8012c40:	695b      	ldr	r3, [r3, #20]
 8012c42:	011b      	lsls	r3, r3, #4
 8012c44:	693a      	ldr	r2, [r7, #16]
 8012c46:	4313      	orrs	r3, r2
 8012c48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012c4a:	683b      	ldr	r3, [r7, #0]
 8012c4c:	699b      	ldr	r3, [r3, #24]
 8012c4e:	011b      	lsls	r3, r3, #4
 8012c50:	693a      	ldr	r2, [r7, #16]
 8012c52:	4313      	orrs	r3, r2
 8012c54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	693a      	ldr	r2, [r7, #16]
 8012c5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	68fa      	ldr	r2, [r7, #12]
 8012c60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	685a      	ldr	r2, [r3, #4]
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	697a      	ldr	r2, [r7, #20]
 8012c6e:	621a      	str	r2, [r3, #32]
}
 8012c70:	bf00      	nop
 8012c72:	371c      	adds	r7, #28
 8012c74:	46bd      	mov	sp, r7
 8012c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c7a:	4770      	bx	lr
 8012c7c:	fffeff8f 	.word	0xfffeff8f
 8012c80:	40010000 	.word	0x40010000
 8012c84:	40010400 	.word	0x40010400
 8012c88:	40014000 	.word	0x40014000
 8012c8c:	40014400 	.word	0x40014400
 8012c90:	40014800 	.word	0x40014800

08012c94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012c94:	b480      	push	{r7}
 8012c96:	b087      	sub	sp, #28
 8012c98:	af00      	add	r7, sp, #0
 8012c9a:	6078      	str	r0, [r7, #4]
 8012c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	6a1b      	ldr	r3, [r3, #32]
 8012ca2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	6a1b      	ldr	r3, [r3, #32]
 8012ca8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	685b      	ldr	r3, [r3, #4]
 8012cb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	69db      	ldr	r3, [r3, #28]
 8012cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012cbc:	68fa      	ldr	r2, [r7, #12]
 8012cbe:	4b24      	ldr	r3, [pc, #144]	@ (8012d50 <TIM_OC4_SetConfig+0xbc>)
 8012cc0:	4013      	ands	r3, r2
 8012cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012cca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012ccc:	683b      	ldr	r3, [r7, #0]
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	021b      	lsls	r3, r3, #8
 8012cd2:	68fa      	ldr	r2, [r7, #12]
 8012cd4:	4313      	orrs	r3, r2
 8012cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012cd8:	693b      	ldr	r3, [r7, #16]
 8012cda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012cde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012ce0:	683b      	ldr	r3, [r7, #0]
 8012ce2:	689b      	ldr	r3, [r3, #8]
 8012ce4:	031b      	lsls	r3, r3, #12
 8012ce6:	693a      	ldr	r2, [r7, #16]
 8012ce8:	4313      	orrs	r3, r2
 8012cea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	4a19      	ldr	r2, [pc, #100]	@ (8012d54 <TIM_OC4_SetConfig+0xc0>)
 8012cf0:	4293      	cmp	r3, r2
 8012cf2:	d00f      	beq.n	8012d14 <TIM_OC4_SetConfig+0x80>
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	4a18      	ldr	r2, [pc, #96]	@ (8012d58 <TIM_OC4_SetConfig+0xc4>)
 8012cf8:	4293      	cmp	r3, r2
 8012cfa:	d00b      	beq.n	8012d14 <TIM_OC4_SetConfig+0x80>
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	4a17      	ldr	r2, [pc, #92]	@ (8012d5c <TIM_OC4_SetConfig+0xc8>)
 8012d00:	4293      	cmp	r3, r2
 8012d02:	d007      	beq.n	8012d14 <TIM_OC4_SetConfig+0x80>
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	4a16      	ldr	r2, [pc, #88]	@ (8012d60 <TIM_OC4_SetConfig+0xcc>)
 8012d08:	4293      	cmp	r3, r2
 8012d0a:	d003      	beq.n	8012d14 <TIM_OC4_SetConfig+0x80>
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	4a15      	ldr	r2, [pc, #84]	@ (8012d64 <TIM_OC4_SetConfig+0xd0>)
 8012d10:	4293      	cmp	r3, r2
 8012d12:	d109      	bne.n	8012d28 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012d14:	697b      	ldr	r3, [r7, #20]
 8012d16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012d1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	695b      	ldr	r3, [r3, #20]
 8012d20:	019b      	lsls	r3, r3, #6
 8012d22:	697a      	ldr	r2, [r7, #20]
 8012d24:	4313      	orrs	r3, r2
 8012d26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	697a      	ldr	r2, [r7, #20]
 8012d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	68fa      	ldr	r2, [r7, #12]
 8012d32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012d34:	683b      	ldr	r3, [r7, #0]
 8012d36:	685a      	ldr	r2, [r3, #4]
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	693a      	ldr	r2, [r7, #16]
 8012d40:	621a      	str	r2, [r3, #32]
}
 8012d42:	bf00      	nop
 8012d44:	371c      	adds	r7, #28
 8012d46:	46bd      	mov	sp, r7
 8012d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d4c:	4770      	bx	lr
 8012d4e:	bf00      	nop
 8012d50:	feff8fff 	.word	0xfeff8fff
 8012d54:	40010000 	.word	0x40010000
 8012d58:	40010400 	.word	0x40010400
 8012d5c:	40014000 	.word	0x40014000
 8012d60:	40014400 	.word	0x40014400
 8012d64:	40014800 	.word	0x40014800

08012d68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012d68:	b480      	push	{r7}
 8012d6a:	b087      	sub	sp, #28
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	6078      	str	r0, [r7, #4]
 8012d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	6a1b      	ldr	r3, [r3, #32]
 8012d76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	6a1b      	ldr	r3, [r3, #32]
 8012d7c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	685b      	ldr	r3, [r3, #4]
 8012d88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012d90:	68fa      	ldr	r2, [r7, #12]
 8012d92:	4b21      	ldr	r3, [pc, #132]	@ (8012e18 <TIM_OC5_SetConfig+0xb0>)
 8012d94:	4013      	ands	r3, r2
 8012d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012d98:	683b      	ldr	r3, [r7, #0]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	68fa      	ldr	r2, [r7, #12]
 8012d9e:	4313      	orrs	r3, r2
 8012da0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012da2:	693b      	ldr	r3, [r7, #16]
 8012da4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012da8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012daa:	683b      	ldr	r3, [r7, #0]
 8012dac:	689b      	ldr	r3, [r3, #8]
 8012dae:	041b      	lsls	r3, r3, #16
 8012db0:	693a      	ldr	r2, [r7, #16]
 8012db2:	4313      	orrs	r3, r2
 8012db4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	4a18      	ldr	r2, [pc, #96]	@ (8012e1c <TIM_OC5_SetConfig+0xb4>)
 8012dba:	4293      	cmp	r3, r2
 8012dbc:	d00f      	beq.n	8012dde <TIM_OC5_SetConfig+0x76>
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	4a17      	ldr	r2, [pc, #92]	@ (8012e20 <TIM_OC5_SetConfig+0xb8>)
 8012dc2:	4293      	cmp	r3, r2
 8012dc4:	d00b      	beq.n	8012dde <TIM_OC5_SetConfig+0x76>
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	4a16      	ldr	r2, [pc, #88]	@ (8012e24 <TIM_OC5_SetConfig+0xbc>)
 8012dca:	4293      	cmp	r3, r2
 8012dcc:	d007      	beq.n	8012dde <TIM_OC5_SetConfig+0x76>
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	4a15      	ldr	r2, [pc, #84]	@ (8012e28 <TIM_OC5_SetConfig+0xc0>)
 8012dd2:	4293      	cmp	r3, r2
 8012dd4:	d003      	beq.n	8012dde <TIM_OC5_SetConfig+0x76>
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	4a14      	ldr	r2, [pc, #80]	@ (8012e2c <TIM_OC5_SetConfig+0xc4>)
 8012dda:	4293      	cmp	r3, r2
 8012ddc:	d109      	bne.n	8012df2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012dde:	697b      	ldr	r3, [r7, #20]
 8012de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012de4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012de6:	683b      	ldr	r3, [r7, #0]
 8012de8:	695b      	ldr	r3, [r3, #20]
 8012dea:	021b      	lsls	r3, r3, #8
 8012dec:	697a      	ldr	r2, [r7, #20]
 8012dee:	4313      	orrs	r3, r2
 8012df0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	697a      	ldr	r2, [r7, #20]
 8012df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	68fa      	ldr	r2, [r7, #12]
 8012dfc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012dfe:	683b      	ldr	r3, [r7, #0]
 8012e00:	685a      	ldr	r2, [r3, #4]
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	693a      	ldr	r2, [r7, #16]
 8012e0a:	621a      	str	r2, [r3, #32]
}
 8012e0c:	bf00      	nop
 8012e0e:	371c      	adds	r7, #28
 8012e10:	46bd      	mov	sp, r7
 8012e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e16:	4770      	bx	lr
 8012e18:	fffeff8f 	.word	0xfffeff8f
 8012e1c:	40010000 	.word	0x40010000
 8012e20:	40010400 	.word	0x40010400
 8012e24:	40014000 	.word	0x40014000
 8012e28:	40014400 	.word	0x40014400
 8012e2c:	40014800 	.word	0x40014800

08012e30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012e30:	b480      	push	{r7}
 8012e32:	b087      	sub	sp, #28
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
 8012e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	6a1b      	ldr	r3, [r3, #32]
 8012e3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	6a1b      	ldr	r3, [r3, #32]
 8012e44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	685b      	ldr	r3, [r3, #4]
 8012e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8012e58:	68fa      	ldr	r2, [r7, #12]
 8012e5a:	4b22      	ldr	r3, [pc, #136]	@ (8012ee4 <TIM_OC6_SetConfig+0xb4>)
 8012e5c:	4013      	ands	r3, r2
 8012e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012e60:	683b      	ldr	r3, [r7, #0]
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	021b      	lsls	r3, r3, #8
 8012e66:	68fa      	ldr	r2, [r7, #12]
 8012e68:	4313      	orrs	r3, r2
 8012e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8012e6c:	693b      	ldr	r3, [r7, #16]
 8012e6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012e72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8012e74:	683b      	ldr	r3, [r7, #0]
 8012e76:	689b      	ldr	r3, [r3, #8]
 8012e78:	051b      	lsls	r3, r3, #20
 8012e7a:	693a      	ldr	r2, [r7, #16]
 8012e7c:	4313      	orrs	r3, r2
 8012e7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	4a19      	ldr	r2, [pc, #100]	@ (8012ee8 <TIM_OC6_SetConfig+0xb8>)
 8012e84:	4293      	cmp	r3, r2
 8012e86:	d00f      	beq.n	8012ea8 <TIM_OC6_SetConfig+0x78>
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	4a18      	ldr	r2, [pc, #96]	@ (8012eec <TIM_OC6_SetConfig+0xbc>)
 8012e8c:	4293      	cmp	r3, r2
 8012e8e:	d00b      	beq.n	8012ea8 <TIM_OC6_SetConfig+0x78>
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	4a17      	ldr	r2, [pc, #92]	@ (8012ef0 <TIM_OC6_SetConfig+0xc0>)
 8012e94:	4293      	cmp	r3, r2
 8012e96:	d007      	beq.n	8012ea8 <TIM_OC6_SetConfig+0x78>
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	4a16      	ldr	r2, [pc, #88]	@ (8012ef4 <TIM_OC6_SetConfig+0xc4>)
 8012e9c:	4293      	cmp	r3, r2
 8012e9e:	d003      	beq.n	8012ea8 <TIM_OC6_SetConfig+0x78>
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	4a15      	ldr	r2, [pc, #84]	@ (8012ef8 <TIM_OC6_SetConfig+0xc8>)
 8012ea4:	4293      	cmp	r3, r2
 8012ea6:	d109      	bne.n	8012ebc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8012ea8:	697b      	ldr	r3, [r7, #20]
 8012eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8012eae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8012eb0:	683b      	ldr	r3, [r7, #0]
 8012eb2:	695b      	ldr	r3, [r3, #20]
 8012eb4:	029b      	lsls	r3, r3, #10
 8012eb6:	697a      	ldr	r2, [r7, #20]
 8012eb8:	4313      	orrs	r3, r2
 8012eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	697a      	ldr	r2, [r7, #20]
 8012ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	68fa      	ldr	r2, [r7, #12]
 8012ec6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8012ec8:	683b      	ldr	r3, [r7, #0]
 8012eca:	685a      	ldr	r2, [r3, #4]
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	693a      	ldr	r2, [r7, #16]
 8012ed4:	621a      	str	r2, [r3, #32]
}
 8012ed6:	bf00      	nop
 8012ed8:	371c      	adds	r7, #28
 8012eda:	46bd      	mov	sp, r7
 8012edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ee0:	4770      	bx	lr
 8012ee2:	bf00      	nop
 8012ee4:	feff8fff 	.word	0xfeff8fff
 8012ee8:	40010000 	.word	0x40010000
 8012eec:	40010400 	.word	0x40010400
 8012ef0:	40014000 	.word	0x40014000
 8012ef4:	40014400 	.word	0x40014400
 8012ef8:	40014800 	.word	0x40014800

08012efc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012efc:	b480      	push	{r7}
 8012efe:	b087      	sub	sp, #28
 8012f00:	af00      	add	r7, sp, #0
 8012f02:	60f8      	str	r0, [r7, #12]
 8012f04:	60b9      	str	r1, [r7, #8]
 8012f06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	6a1b      	ldr	r3, [r3, #32]
 8012f0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	6a1b      	ldr	r3, [r3, #32]
 8012f12:	f023 0201 	bic.w	r2, r3, #1
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	699b      	ldr	r3, [r3, #24]
 8012f1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012f20:	693b      	ldr	r3, [r7, #16]
 8012f22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	011b      	lsls	r3, r3, #4
 8012f2c:	693a      	ldr	r2, [r7, #16]
 8012f2e:	4313      	orrs	r3, r2
 8012f30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012f32:	697b      	ldr	r3, [r7, #20]
 8012f34:	f023 030a 	bic.w	r3, r3, #10
 8012f38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012f3a:	697a      	ldr	r2, [r7, #20]
 8012f3c:	68bb      	ldr	r3, [r7, #8]
 8012f3e:	4313      	orrs	r3, r2
 8012f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	693a      	ldr	r2, [r7, #16]
 8012f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	697a      	ldr	r2, [r7, #20]
 8012f4c:	621a      	str	r2, [r3, #32]
}
 8012f4e:	bf00      	nop
 8012f50:	371c      	adds	r7, #28
 8012f52:	46bd      	mov	sp, r7
 8012f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f58:	4770      	bx	lr

08012f5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f5a:	b480      	push	{r7}
 8012f5c:	b087      	sub	sp, #28
 8012f5e:	af00      	add	r7, sp, #0
 8012f60:	60f8      	str	r0, [r7, #12]
 8012f62:	60b9      	str	r1, [r7, #8]
 8012f64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	6a1b      	ldr	r3, [r3, #32]
 8012f6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	6a1b      	ldr	r3, [r3, #32]
 8012f70:	f023 0210 	bic.w	r2, r3, #16
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	699b      	ldr	r3, [r3, #24]
 8012f7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012f7e:	693b      	ldr	r3, [r7, #16]
 8012f80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	031b      	lsls	r3, r3, #12
 8012f8a:	693a      	ldr	r2, [r7, #16]
 8012f8c:	4313      	orrs	r3, r2
 8012f8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012f90:	697b      	ldr	r3, [r7, #20]
 8012f92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012f96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012f98:	68bb      	ldr	r3, [r7, #8]
 8012f9a:	011b      	lsls	r3, r3, #4
 8012f9c:	697a      	ldr	r2, [r7, #20]
 8012f9e:	4313      	orrs	r3, r2
 8012fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	693a      	ldr	r2, [r7, #16]
 8012fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	697a      	ldr	r2, [r7, #20]
 8012fac:	621a      	str	r2, [r3, #32]
}
 8012fae:	bf00      	nop
 8012fb0:	371c      	adds	r7, #28
 8012fb2:	46bd      	mov	sp, r7
 8012fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb8:	4770      	bx	lr
	...

08012fbc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012fbc:	b480      	push	{r7}
 8012fbe:	b085      	sub	sp, #20
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]
 8012fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	689b      	ldr	r3, [r3, #8]
 8012fca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012fcc:	68fa      	ldr	r2, [r7, #12]
 8012fce:	4b09      	ldr	r3, [pc, #36]	@ (8012ff4 <TIM_ITRx_SetConfig+0x38>)
 8012fd0:	4013      	ands	r3, r2
 8012fd2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012fd4:	683a      	ldr	r2, [r7, #0]
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	4313      	orrs	r3, r2
 8012fda:	f043 0307 	orr.w	r3, r3, #7
 8012fde:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	68fa      	ldr	r2, [r7, #12]
 8012fe4:	609a      	str	r2, [r3, #8]
}
 8012fe6:	bf00      	nop
 8012fe8:	3714      	adds	r7, #20
 8012fea:	46bd      	mov	sp, r7
 8012fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ff0:	4770      	bx	lr
 8012ff2:	bf00      	nop
 8012ff4:	ffcfff8f 	.word	0xffcfff8f

08012ff8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012ff8:	b480      	push	{r7}
 8012ffa:	b087      	sub	sp, #28
 8012ffc:	af00      	add	r7, sp, #0
 8012ffe:	60f8      	str	r0, [r7, #12]
 8013000:	60b9      	str	r1, [r7, #8]
 8013002:	607a      	str	r2, [r7, #4]
 8013004:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	689b      	ldr	r3, [r3, #8]
 801300a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801300c:	697b      	ldr	r3, [r7, #20]
 801300e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013012:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013014:	683b      	ldr	r3, [r7, #0]
 8013016:	021a      	lsls	r2, r3, #8
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	431a      	orrs	r2, r3
 801301c:	68bb      	ldr	r3, [r7, #8]
 801301e:	4313      	orrs	r3, r2
 8013020:	697a      	ldr	r2, [r7, #20]
 8013022:	4313      	orrs	r3, r2
 8013024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	697a      	ldr	r2, [r7, #20]
 801302a:	609a      	str	r2, [r3, #8]
}
 801302c:	bf00      	nop
 801302e:	371c      	adds	r7, #28
 8013030:	46bd      	mov	sp, r7
 8013032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013036:	4770      	bx	lr

08013038 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013038:	b480      	push	{r7}
 801303a:	b087      	sub	sp, #28
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	60b9      	str	r1, [r7, #8]
 8013042:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013044:	68bb      	ldr	r3, [r7, #8]
 8013046:	f003 031f 	and.w	r3, r3, #31
 801304a:	2201      	movs	r2, #1
 801304c:	fa02 f303 	lsl.w	r3, r2, r3
 8013050:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8013052:	68fb      	ldr	r3, [r7, #12]
 8013054:	6a1a      	ldr	r2, [r3, #32]
 8013056:	697b      	ldr	r3, [r7, #20]
 8013058:	43db      	mvns	r3, r3
 801305a:	401a      	ands	r2, r3
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013060:	68fb      	ldr	r3, [r7, #12]
 8013062:	6a1a      	ldr	r2, [r3, #32]
 8013064:	68bb      	ldr	r3, [r7, #8]
 8013066:	f003 031f 	and.w	r3, r3, #31
 801306a:	6879      	ldr	r1, [r7, #4]
 801306c:	fa01 f303 	lsl.w	r3, r1, r3
 8013070:	431a      	orrs	r2, r3
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	621a      	str	r2, [r3, #32]
}
 8013076:	bf00      	nop
 8013078:	371c      	adds	r7, #28
 801307a:	46bd      	mov	sp, r7
 801307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013080:	4770      	bx	lr
	...

08013084 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013084:	b480      	push	{r7}
 8013086:	b085      	sub	sp, #20
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]
 801308c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013094:	2b01      	cmp	r3, #1
 8013096:	d101      	bne.n	801309c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013098:	2302      	movs	r3, #2
 801309a:	e077      	b.n	801318c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	2201      	movs	r2, #1
 80130a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	2202      	movs	r2, #2
 80130a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	685b      	ldr	r3, [r3, #4]
 80130b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	689b      	ldr	r3, [r3, #8]
 80130ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	681b      	ldr	r3, [r3, #0]
 80130c0:	4a35      	ldr	r2, [pc, #212]	@ (8013198 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80130c2:	4293      	cmp	r3, r2
 80130c4:	d004      	beq.n	80130d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	4a34      	ldr	r2, [pc, #208]	@ (801319c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80130cc:	4293      	cmp	r3, r2
 80130ce:	d108      	bne.n	80130e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80130d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80130d8:	683b      	ldr	r3, [r7, #0]
 80130da:	685b      	ldr	r3, [r3, #4]
 80130dc:	68fa      	ldr	r2, [r7, #12]
 80130de:	4313      	orrs	r3, r2
 80130e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80130e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80130ea:	683b      	ldr	r3, [r7, #0]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	68fa      	ldr	r2, [r7, #12]
 80130f0:	4313      	orrs	r3, r2
 80130f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	68fa      	ldr	r2, [r7, #12]
 80130fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	4a25      	ldr	r2, [pc, #148]	@ (8013198 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8013102:	4293      	cmp	r3, r2
 8013104:	d02c      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801310e:	d027      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	4a22      	ldr	r2, [pc, #136]	@ (80131a0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8013116:	4293      	cmp	r3, r2
 8013118:	d022      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	4a21      	ldr	r2, [pc, #132]	@ (80131a4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8013120:	4293      	cmp	r3, r2
 8013122:	d01d      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	4a1f      	ldr	r2, [pc, #124]	@ (80131a8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801312a:	4293      	cmp	r3, r2
 801312c:	d018      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	4a1a      	ldr	r2, [pc, #104]	@ (801319c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013134:	4293      	cmp	r3, r2
 8013136:	d013      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	4a1b      	ldr	r2, [pc, #108]	@ (80131ac <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 801313e:	4293      	cmp	r3, r2
 8013140:	d00e      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	4a1a      	ldr	r2, [pc, #104]	@ (80131b0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8013148:	4293      	cmp	r3, r2
 801314a:	d009      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	4a18      	ldr	r2, [pc, #96]	@ (80131b4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8013152:	4293      	cmp	r3, r2
 8013154:	d004      	beq.n	8013160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	4a17      	ldr	r2, [pc, #92]	@ (80131b8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 801315c:	4293      	cmp	r3, r2
 801315e:	d10c      	bne.n	801317a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013160:	68bb      	ldr	r3, [r7, #8]
 8013162:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013166:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013168:	683b      	ldr	r3, [r7, #0]
 801316a:	689b      	ldr	r3, [r3, #8]
 801316c:	68ba      	ldr	r2, [r7, #8]
 801316e:	4313      	orrs	r3, r2
 8013170:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	68ba      	ldr	r2, [r7, #8]
 8013178:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	2201      	movs	r2, #1
 801317e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	2200      	movs	r2, #0
 8013186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801318a:	2300      	movs	r3, #0
}
 801318c:	4618      	mov	r0, r3
 801318e:	3714      	adds	r7, #20
 8013190:	46bd      	mov	sp, r7
 8013192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013196:	4770      	bx	lr
 8013198:	40010000 	.word	0x40010000
 801319c:	40010400 	.word	0x40010400
 80131a0:	40000400 	.word	0x40000400
 80131a4:	40000800 	.word	0x40000800
 80131a8:	40000c00 	.word	0x40000c00
 80131ac:	40001800 	.word	0x40001800
 80131b0:	40014000 	.word	0x40014000
 80131b4:	4000e000 	.word	0x4000e000
 80131b8:	4000e400 	.word	0x4000e400

080131bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80131bc:	b480      	push	{r7}
 80131be:	b085      	sub	sp, #20
 80131c0:	af00      	add	r7, sp, #0
 80131c2:	6078      	str	r0, [r7, #4]
 80131c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80131c6:	2300      	movs	r3, #0
 80131c8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80131d0:	2b01      	cmp	r3, #1
 80131d2:	d101      	bne.n	80131d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80131d4:	2302      	movs	r3, #2
 80131d6:	e073      	b.n	80132c0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	2201      	movs	r2, #1
 80131dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80131e6:	683b      	ldr	r3, [r7, #0]
 80131e8:	68db      	ldr	r3, [r3, #12]
 80131ea:	4313      	orrs	r3, r2
 80131ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	689b      	ldr	r3, [r3, #8]
 80131f8:	4313      	orrs	r3, r2
 80131fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80131fc:	68fb      	ldr	r3, [r7, #12]
 80131fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8013202:	683b      	ldr	r3, [r7, #0]
 8013204:	685b      	ldr	r3, [r3, #4]
 8013206:	4313      	orrs	r3, r2
 8013208:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8013210:	683b      	ldr	r3, [r7, #0]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	4313      	orrs	r3, r2
 8013216:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801321e:	683b      	ldr	r3, [r7, #0]
 8013220:	691b      	ldr	r3, [r3, #16]
 8013222:	4313      	orrs	r3, r2
 8013224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8013226:	68fb      	ldr	r3, [r7, #12]
 8013228:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801322c:	683b      	ldr	r3, [r7, #0]
 801322e:	695b      	ldr	r3, [r3, #20]
 8013230:	4313      	orrs	r3, r2
 8013232:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801323a:	683b      	ldr	r3, [r7, #0]
 801323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801323e:	4313      	orrs	r3, r2
 8013240:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8013248:	683b      	ldr	r3, [r7, #0]
 801324a:	699b      	ldr	r3, [r3, #24]
 801324c:	041b      	lsls	r3, r3, #16
 801324e:	4313      	orrs	r3, r2
 8013250:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8013258:	683b      	ldr	r3, [r7, #0]
 801325a:	69db      	ldr	r3, [r3, #28]
 801325c:	4313      	orrs	r3, r2
 801325e:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	4a19      	ldr	r2, [pc, #100]	@ (80132cc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8013266:	4293      	cmp	r3, r2
 8013268:	d004      	beq.n	8013274 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	4a18      	ldr	r2, [pc, #96]	@ (80132d0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8013270:	4293      	cmp	r3, r2
 8013272:	d11c      	bne.n	80132ae <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801327a:	683b      	ldr	r3, [r7, #0]
 801327c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801327e:	051b      	lsls	r3, r3, #20
 8013280:	4313      	orrs	r3, r2
 8013282:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801328a:	683b      	ldr	r3, [r7, #0]
 801328c:	6a1b      	ldr	r3, [r3, #32]
 801328e:	4313      	orrs	r3, r2
 8013290:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8013298:	683b      	ldr	r3, [r7, #0]
 801329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801329c:	4313      	orrs	r3, r2
 801329e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80132a6:	683b      	ldr	r3, [r7, #0]
 80132a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132aa:	4313      	orrs	r3, r2
 80132ac:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	68fa      	ldr	r2, [r7, #12]
 80132b4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	2200      	movs	r2, #0
 80132ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80132be:	2300      	movs	r3, #0
}
 80132c0:	4618      	mov	r0, r3
 80132c2:	3714      	adds	r7, #20
 80132c4:	46bd      	mov	sp, r7
 80132c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ca:	4770      	bx	lr
 80132cc:	40010000 	.word	0x40010000
 80132d0:	40010400 	.word	0x40010400

080132d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80132d4:	b480      	push	{r7}
 80132d6:	b083      	sub	sp, #12
 80132d8:	af00      	add	r7, sp, #0
 80132da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80132dc:	bf00      	nop
 80132de:	370c      	adds	r7, #12
 80132e0:	46bd      	mov	sp, r7
 80132e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132e6:	4770      	bx	lr

080132e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80132e8:	b480      	push	{r7}
 80132ea:	b083      	sub	sp, #12
 80132ec:	af00      	add	r7, sp, #0
 80132ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80132f0:	bf00      	nop
 80132f2:	370c      	adds	r7, #12
 80132f4:	46bd      	mov	sp, r7
 80132f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132fa:	4770      	bx	lr

080132fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80132fc:	b480      	push	{r7}
 80132fe:	b083      	sub	sp, #12
 8013300:	af00      	add	r7, sp, #0
 8013302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013304:	bf00      	nop
 8013306:	370c      	adds	r7, #12
 8013308:	46bd      	mov	sp, r7
 801330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801330e:	4770      	bx	lr

08013310 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b082      	sub	sp, #8
 8013314:	af00      	add	r7, sp, #0
 8013316:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	2b00      	cmp	r3, #0
 801331c:	d101      	bne.n	8013322 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801331e:	2301      	movs	r3, #1
 8013320:	e042      	b.n	80133a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013328:	2b00      	cmp	r3, #0
 801332a:	d106      	bne.n	801333a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	2200      	movs	r2, #0
 8013330:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f7f2 facb 	bl	80058d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	2224      	movs	r2, #36	@ 0x24
 801333e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	681a      	ldr	r2, [r3, #0]
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	f022 0201 	bic.w	r2, r2, #1
 8013350:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013356:	2b00      	cmp	r3, #0
 8013358:	d002      	beq.n	8013360 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801335a:	6878      	ldr	r0, [r7, #4]
 801335c:	f001 fc2c 	bl	8014bb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013360:	6878      	ldr	r0, [r7, #4]
 8013362:	f000 fdbd 	bl	8013ee0 <UART_SetConfig>
 8013366:	4603      	mov	r3, r0
 8013368:	2b01      	cmp	r3, #1
 801336a:	d101      	bne.n	8013370 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801336c:	2301      	movs	r3, #1
 801336e:	e01b      	b.n	80133a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	685a      	ldr	r2, [r3, #4]
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801337e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	689a      	ldr	r2, [r3, #8]
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801338e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	681a      	ldr	r2, [r3, #0]
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	f042 0201 	orr.w	r2, r2, #1
 801339e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80133a0:	6878      	ldr	r0, [r7, #4]
 80133a2:	f001 fcab 	bl	8014cfc <UART_CheckIdleState>
 80133a6:	4603      	mov	r3, r0
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	3708      	adds	r7, #8
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bd80      	pop	{r7, pc}

080133b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b08a      	sub	sp, #40	@ 0x28
 80133b4:	af02      	add	r7, sp, #8
 80133b6:	60f8      	str	r0, [r7, #12]
 80133b8:	60b9      	str	r1, [r7, #8]
 80133ba:	603b      	str	r3, [r7, #0]
 80133bc:	4613      	mov	r3, r2
 80133be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80133c6:	2b20      	cmp	r3, #32
 80133c8:	d17b      	bne.n	80134c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80133ca:	68bb      	ldr	r3, [r7, #8]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d002      	beq.n	80133d6 <HAL_UART_Transmit+0x26>
 80133d0:	88fb      	ldrh	r3, [r7, #6]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d101      	bne.n	80133da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80133d6:	2301      	movs	r3, #1
 80133d8:	e074      	b.n	80134c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	2200      	movs	r2, #0
 80133de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	2221      	movs	r2, #33	@ 0x21
 80133e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80133ea:	f7f2 fb5f 	bl	8005aac <HAL_GetTick>
 80133ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	88fa      	ldrh	r2, [r7, #6]
 80133f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	88fa      	ldrh	r2, [r7, #6]
 80133fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	689b      	ldr	r3, [r3, #8]
 8013404:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013408:	d108      	bne.n	801341c <HAL_UART_Transmit+0x6c>
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	691b      	ldr	r3, [r3, #16]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d104      	bne.n	801341c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8013412:	2300      	movs	r3, #0
 8013414:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8013416:	68bb      	ldr	r3, [r7, #8]
 8013418:	61bb      	str	r3, [r7, #24]
 801341a:	e003      	b.n	8013424 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801341c:	68bb      	ldr	r3, [r7, #8]
 801341e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013420:	2300      	movs	r3, #0
 8013422:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8013424:	e030      	b.n	8013488 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013426:	683b      	ldr	r3, [r7, #0]
 8013428:	9300      	str	r3, [sp, #0]
 801342a:	697b      	ldr	r3, [r7, #20]
 801342c:	2200      	movs	r2, #0
 801342e:	2180      	movs	r1, #128	@ 0x80
 8013430:	68f8      	ldr	r0, [r7, #12]
 8013432:	f001 fd0d 	bl	8014e50 <UART_WaitOnFlagUntilTimeout>
 8013436:	4603      	mov	r3, r0
 8013438:	2b00      	cmp	r3, #0
 801343a:	d005      	beq.n	8013448 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	2220      	movs	r2, #32
 8013440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8013444:	2303      	movs	r3, #3
 8013446:	e03d      	b.n	80134c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8013448:	69fb      	ldr	r3, [r7, #28]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d10b      	bne.n	8013466 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801344e:	69bb      	ldr	r3, [r7, #24]
 8013450:	881b      	ldrh	r3, [r3, #0]
 8013452:	461a      	mov	r2, r3
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801345c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801345e:	69bb      	ldr	r3, [r7, #24]
 8013460:	3302      	adds	r3, #2
 8013462:	61bb      	str	r3, [r7, #24]
 8013464:	e007      	b.n	8013476 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8013466:	69fb      	ldr	r3, [r7, #28]
 8013468:	781a      	ldrb	r2, [r3, #0]
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8013470:	69fb      	ldr	r3, [r7, #28]
 8013472:	3301      	adds	r3, #1
 8013474:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801347c:	b29b      	uxth	r3, r3
 801347e:	3b01      	subs	r3, #1
 8013480:	b29a      	uxth	r2, r3
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801348e:	b29b      	uxth	r3, r3
 8013490:	2b00      	cmp	r3, #0
 8013492:	d1c8      	bne.n	8013426 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	9300      	str	r3, [sp, #0]
 8013498:	697b      	ldr	r3, [r7, #20]
 801349a:	2200      	movs	r2, #0
 801349c:	2140      	movs	r1, #64	@ 0x40
 801349e:	68f8      	ldr	r0, [r7, #12]
 80134a0:	f001 fcd6 	bl	8014e50 <UART_WaitOnFlagUntilTimeout>
 80134a4:	4603      	mov	r3, r0
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d005      	beq.n	80134b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	2220      	movs	r2, #32
 80134ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80134b2:	2303      	movs	r3, #3
 80134b4:	e006      	b.n	80134c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	2220      	movs	r2, #32
 80134ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80134be:	2300      	movs	r3, #0
 80134c0:	e000      	b.n	80134c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80134c2:	2302      	movs	r3, #2
  }
}
 80134c4:	4618      	mov	r0, r3
 80134c6:	3720      	adds	r7, #32
 80134c8:	46bd      	mov	sp, r7
 80134ca:	bd80      	pop	{r7, pc}

080134cc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b08a      	sub	sp, #40	@ 0x28
 80134d0:	af02      	add	r7, sp, #8
 80134d2:	60f8      	str	r0, [r7, #12]
 80134d4:	60b9      	str	r1, [r7, #8]
 80134d6:	603b      	str	r3, [r7, #0]
 80134d8:	4613      	mov	r3, r2
 80134da:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80134e2:	2b20      	cmp	r3, #32
 80134e4:	f040 80b5 	bne.w	8013652 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80134e8:	68bb      	ldr	r3, [r7, #8]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d002      	beq.n	80134f4 <HAL_UART_Receive+0x28>
 80134ee:	88fb      	ldrh	r3, [r7, #6]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d101      	bne.n	80134f8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80134f4:	2301      	movs	r3, #1
 80134f6:	e0ad      	b.n	8013654 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	2200      	movs	r2, #0
 80134fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	2222      	movs	r2, #34	@ 0x22
 8013504:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	2200      	movs	r2, #0
 801350c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801350e:	f7f2 facd 	bl	8005aac <HAL_GetTick>
 8013512:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	88fa      	ldrh	r2, [r7, #6]
 8013518:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	88fa      	ldrh	r2, [r7, #6]
 8013520:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	689b      	ldr	r3, [r3, #8]
 8013528:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801352c:	d10e      	bne.n	801354c <HAL_UART_Receive+0x80>
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	691b      	ldr	r3, [r3, #16]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d105      	bne.n	8013542 <HAL_UART_Receive+0x76>
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801353c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013540:	e02d      	b.n	801359e <HAL_UART_Receive+0xd2>
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	22ff      	movs	r2, #255	@ 0xff
 8013546:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801354a:	e028      	b.n	801359e <HAL_UART_Receive+0xd2>
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	689b      	ldr	r3, [r3, #8]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d10d      	bne.n	8013570 <HAL_UART_Receive+0xa4>
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	691b      	ldr	r3, [r3, #16]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d104      	bne.n	8013566 <HAL_UART_Receive+0x9a>
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	22ff      	movs	r2, #255	@ 0xff
 8013560:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013564:	e01b      	b.n	801359e <HAL_UART_Receive+0xd2>
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	227f      	movs	r2, #127	@ 0x7f
 801356a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801356e:	e016      	b.n	801359e <HAL_UART_Receive+0xd2>
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	689b      	ldr	r3, [r3, #8]
 8013574:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013578:	d10d      	bne.n	8013596 <HAL_UART_Receive+0xca>
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	691b      	ldr	r3, [r3, #16]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d104      	bne.n	801358c <HAL_UART_Receive+0xc0>
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	227f      	movs	r2, #127	@ 0x7f
 8013586:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801358a:	e008      	b.n	801359e <HAL_UART_Receive+0xd2>
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	223f      	movs	r2, #63	@ 0x3f
 8013590:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013594:	e003      	b.n	801359e <HAL_UART_Receive+0xd2>
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	2200      	movs	r2, #0
 801359a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801359e:	68fb      	ldr	r3, [r7, #12]
 80135a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80135a4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	689b      	ldr	r3, [r3, #8]
 80135aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80135ae:	d108      	bne.n	80135c2 <HAL_UART_Receive+0xf6>
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	691b      	ldr	r3, [r3, #16]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d104      	bne.n	80135c2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80135b8:	2300      	movs	r3, #0
 80135ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80135bc:	68bb      	ldr	r3, [r7, #8]
 80135be:	61bb      	str	r3, [r7, #24]
 80135c0:	e003      	b.n	80135ca <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80135c2:	68bb      	ldr	r3, [r7, #8]
 80135c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80135c6:	2300      	movs	r3, #0
 80135c8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80135ca:	e036      	b.n	801363a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80135cc:	683b      	ldr	r3, [r7, #0]
 80135ce:	9300      	str	r3, [sp, #0]
 80135d0:	697b      	ldr	r3, [r7, #20]
 80135d2:	2200      	movs	r2, #0
 80135d4:	2120      	movs	r1, #32
 80135d6:	68f8      	ldr	r0, [r7, #12]
 80135d8:	f001 fc3a 	bl	8014e50 <UART_WaitOnFlagUntilTimeout>
 80135dc:	4603      	mov	r3, r0
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d005      	beq.n	80135ee <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80135e2:	68fb      	ldr	r3, [r7, #12]
 80135e4:	2220      	movs	r2, #32
 80135e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80135ea:	2303      	movs	r3, #3
 80135ec:	e032      	b.n	8013654 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80135ee:	69fb      	ldr	r3, [r7, #28]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d10c      	bne.n	801360e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80135f4:	68fb      	ldr	r3, [r7, #12]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135fa:	b29a      	uxth	r2, r3
 80135fc:	8a7b      	ldrh	r3, [r7, #18]
 80135fe:	4013      	ands	r3, r2
 8013600:	b29a      	uxth	r2, r3
 8013602:	69bb      	ldr	r3, [r7, #24]
 8013604:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8013606:	69bb      	ldr	r3, [r7, #24]
 8013608:	3302      	adds	r3, #2
 801360a:	61bb      	str	r3, [r7, #24]
 801360c:	e00c      	b.n	8013628 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013614:	b2da      	uxtb	r2, r3
 8013616:	8a7b      	ldrh	r3, [r7, #18]
 8013618:	b2db      	uxtb	r3, r3
 801361a:	4013      	ands	r3, r2
 801361c:	b2da      	uxtb	r2, r3
 801361e:	69fb      	ldr	r3, [r7, #28]
 8013620:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8013622:	69fb      	ldr	r3, [r7, #28]
 8013624:	3301      	adds	r3, #1
 8013626:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801362e:	b29b      	uxth	r3, r3
 8013630:	3b01      	subs	r3, #1
 8013632:	b29a      	uxth	r2, r3
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 801363a:	68fb      	ldr	r3, [r7, #12]
 801363c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013640:	b29b      	uxth	r3, r3
 8013642:	2b00      	cmp	r3, #0
 8013644:	d1c2      	bne.n	80135cc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	2220      	movs	r2, #32
 801364a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 801364e:	2300      	movs	r3, #0
 8013650:	e000      	b.n	8013654 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8013652:	2302      	movs	r3, #2
  }
}
 8013654:	4618      	mov	r0, r3
 8013656:	3720      	adds	r7, #32
 8013658:	46bd      	mov	sp, r7
 801365a:	bd80      	pop	{r7, pc}

0801365c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801365c:	b580      	push	{r7, lr}
 801365e:	b08a      	sub	sp, #40	@ 0x28
 8013660:	af00      	add	r7, sp, #0
 8013662:	60f8      	str	r0, [r7, #12]
 8013664:	60b9      	str	r1, [r7, #8]
 8013666:	4613      	mov	r3, r2
 8013668:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013670:	2b20      	cmp	r3, #32
 8013672:	d137      	bne.n	80136e4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8013674:	68bb      	ldr	r3, [r7, #8]
 8013676:	2b00      	cmp	r3, #0
 8013678:	d002      	beq.n	8013680 <HAL_UART_Receive_IT+0x24>
 801367a:	88fb      	ldrh	r3, [r7, #6]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d101      	bne.n	8013684 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8013680:	2301      	movs	r3, #1
 8013682:	e030      	b.n	80136e6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	2200      	movs	r2, #0
 8013688:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	4a18      	ldr	r2, [pc, #96]	@ (80136f0 <HAL_UART_Receive_IT+0x94>)
 8013690:	4293      	cmp	r3, r2
 8013692:	d01f      	beq.n	80136d4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	685b      	ldr	r3, [r3, #4]
 801369a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d018      	beq.n	80136d4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136a8:	697b      	ldr	r3, [r7, #20]
 80136aa:	e853 3f00 	ldrex	r3, [r3]
 80136ae:	613b      	str	r3, [r7, #16]
   return(result);
 80136b0:	693b      	ldr	r3, [r7, #16]
 80136b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80136b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	461a      	mov	r2, r3
 80136be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136c0:	623b      	str	r3, [r7, #32]
 80136c2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136c4:	69f9      	ldr	r1, [r7, #28]
 80136c6:	6a3a      	ldr	r2, [r7, #32]
 80136c8:	e841 2300 	strex	r3, r2, [r1]
 80136cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80136ce:	69bb      	ldr	r3, [r7, #24]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d1e6      	bne.n	80136a2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80136d4:	88fb      	ldrh	r3, [r7, #6]
 80136d6:	461a      	mov	r2, r3
 80136d8:	68b9      	ldr	r1, [r7, #8]
 80136da:	68f8      	ldr	r0, [r7, #12]
 80136dc:	f001 fc26 	bl	8014f2c <UART_Start_Receive_IT>
 80136e0:	4603      	mov	r3, r0
 80136e2:	e000      	b.n	80136e6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80136e4:	2302      	movs	r3, #2
  }
}
 80136e6:	4618      	mov	r0, r3
 80136e8:	3728      	adds	r7, #40	@ 0x28
 80136ea:	46bd      	mov	sp, r7
 80136ec:	bd80      	pop	{r7, pc}
 80136ee:	bf00      	nop
 80136f0:	58000c00 	.word	0x58000c00

080136f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80136f4:	b580      	push	{r7, lr}
 80136f6:	b0ba      	sub	sp, #232	@ 0xe8
 80136f8:	af00      	add	r7, sp, #0
 80136fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	69db      	ldr	r3, [r3, #28]
 8013702:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	681b      	ldr	r3, [r3, #0]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	689b      	ldr	r3, [r3, #8]
 8013716:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801371a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801371e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8013722:	4013      	ands	r3, r2
 8013724:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8013728:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801372c:	2b00      	cmp	r3, #0
 801372e:	d11b      	bne.n	8013768 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013734:	f003 0320 	and.w	r3, r3, #32
 8013738:	2b00      	cmp	r3, #0
 801373a:	d015      	beq.n	8013768 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801373c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013740:	f003 0320 	and.w	r3, r3, #32
 8013744:	2b00      	cmp	r3, #0
 8013746:	d105      	bne.n	8013754 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013748:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801374c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013750:	2b00      	cmp	r3, #0
 8013752:	d009      	beq.n	8013768 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013758:	2b00      	cmp	r3, #0
 801375a:	f000 8393 	beq.w	8013e84 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013762:	6878      	ldr	r0, [r7, #4]
 8013764:	4798      	blx	r3
      }
      return;
 8013766:	e38d      	b.n	8013e84 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013768:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801376c:	2b00      	cmp	r3, #0
 801376e:	f000 8123 	beq.w	80139b8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8013772:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013776:	4b8d      	ldr	r3, [pc, #564]	@ (80139ac <HAL_UART_IRQHandler+0x2b8>)
 8013778:	4013      	ands	r3, r2
 801377a:	2b00      	cmp	r3, #0
 801377c:	d106      	bne.n	801378c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801377e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8013782:	4b8b      	ldr	r3, [pc, #556]	@ (80139b0 <HAL_UART_IRQHandler+0x2bc>)
 8013784:	4013      	ands	r3, r2
 8013786:	2b00      	cmp	r3, #0
 8013788:	f000 8116 	beq.w	80139b8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801378c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013790:	f003 0301 	and.w	r3, r3, #1
 8013794:	2b00      	cmp	r3, #0
 8013796:	d011      	beq.n	80137bc <HAL_UART_IRQHandler+0xc8>
 8013798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801379c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d00b      	beq.n	80137bc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	2201      	movs	r2, #1
 80137aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80137b2:	f043 0201 	orr.w	r2, r3, #1
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80137bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137c0:	f003 0302 	and.w	r3, r3, #2
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d011      	beq.n	80137ec <HAL_UART_IRQHandler+0xf8>
 80137c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80137cc:	f003 0301 	and.w	r3, r3, #1
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d00b      	beq.n	80137ec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	2202      	movs	r2, #2
 80137da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80137e2:	f043 0204 	orr.w	r2, r3, #4
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80137ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137f0:	f003 0304 	and.w	r3, r3, #4
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d011      	beq.n	801381c <HAL_UART_IRQHandler+0x128>
 80137f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80137fc:	f003 0301 	and.w	r3, r3, #1
 8013800:	2b00      	cmp	r3, #0
 8013802:	d00b      	beq.n	801381c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	681b      	ldr	r3, [r3, #0]
 8013808:	2204      	movs	r2, #4
 801380a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013812:	f043 0202 	orr.w	r2, r3, #2
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 801381c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013820:	f003 0308 	and.w	r3, r3, #8
 8013824:	2b00      	cmp	r3, #0
 8013826:	d017      	beq.n	8013858 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801382c:	f003 0320 	and.w	r3, r3, #32
 8013830:	2b00      	cmp	r3, #0
 8013832:	d105      	bne.n	8013840 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8013834:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013838:	4b5c      	ldr	r3, [pc, #368]	@ (80139ac <HAL_UART_IRQHandler+0x2b8>)
 801383a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801383c:	2b00      	cmp	r3, #0
 801383e:	d00b      	beq.n	8013858 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	2208      	movs	r2, #8
 8013846:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801384e:	f043 0208 	orr.w	r2, r3, #8
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801385c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013860:	2b00      	cmp	r3, #0
 8013862:	d012      	beq.n	801388a <HAL_UART_IRQHandler+0x196>
 8013864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013868:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801386c:	2b00      	cmp	r3, #0
 801386e:	d00c      	beq.n	801388a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013878:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013880:	f043 0220 	orr.w	r2, r3, #32
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013890:	2b00      	cmp	r3, #0
 8013892:	f000 82f9 	beq.w	8013e88 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801389a:	f003 0320 	and.w	r3, r3, #32
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d013      	beq.n	80138ca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80138a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80138a6:	f003 0320 	and.w	r3, r3, #32
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d105      	bne.n	80138ba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80138ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80138b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d007      	beq.n	80138ca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d003      	beq.n	80138ca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138c6:	6878      	ldr	r0, [r7, #4]
 80138c8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	689b      	ldr	r3, [r3, #8]
 80138da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80138de:	2b40      	cmp	r3, #64	@ 0x40
 80138e0:	d005      	beq.n	80138ee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80138e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80138e6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d054      	beq.n	8013998 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80138ee:	6878      	ldr	r0, [r7, #4]
 80138f0:	f001 fc3e 	bl	8015170 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	689b      	ldr	r3, [r3, #8]
 80138fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80138fe:	2b40      	cmp	r3, #64	@ 0x40
 8013900:	d146      	bne.n	8013990 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	3308      	adds	r3, #8
 8013908:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801390c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013910:	e853 3f00 	ldrex	r3, [r3]
 8013914:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8013918:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801391c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013920:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	3308      	adds	r3, #8
 801392a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801392e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8013932:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013936:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801393a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801393e:	e841 2300 	strex	r3, r2, [r1]
 8013942:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8013946:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801394a:	2b00      	cmp	r3, #0
 801394c:	d1d9      	bne.n	8013902 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013954:	2b00      	cmp	r3, #0
 8013956:	d017      	beq.n	8013988 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801395e:	4a15      	ldr	r2, [pc, #84]	@ (80139b4 <HAL_UART_IRQHandler+0x2c0>)
 8013960:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013968:	4618      	mov	r0, r3
 801396a:	f7f5 fb6d 	bl	8009048 <HAL_DMA_Abort_IT>
 801396e:	4603      	mov	r3, r0
 8013970:	2b00      	cmp	r3, #0
 8013972:	d019      	beq.n	80139a8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801397a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801397c:	687a      	ldr	r2, [r7, #4]
 801397e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8013982:	4610      	mov	r0, r2
 8013984:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013986:	e00f      	b.n	80139a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013988:	6878      	ldr	r0, [r7, #4]
 801398a:	f000 fa93 	bl	8013eb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801398e:	e00b      	b.n	80139a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013990:	6878      	ldr	r0, [r7, #4]
 8013992:	f000 fa8f 	bl	8013eb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013996:	e007      	b.n	80139a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013998:	6878      	ldr	r0, [r7, #4]
 801399a:	f000 fa8b 	bl	8013eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	2200      	movs	r2, #0
 80139a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80139a6:	e26f      	b.n	8013e88 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139a8:	bf00      	nop
    return;
 80139aa:	e26d      	b.n	8013e88 <HAL_UART_IRQHandler+0x794>
 80139ac:	10000001 	.word	0x10000001
 80139b0:	04000120 	.word	0x04000120
 80139b4:	0801523d 	.word	0x0801523d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80139bc:	2b01      	cmp	r3, #1
 80139be:	f040 8203 	bne.w	8013dc8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80139c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80139c6:	f003 0310 	and.w	r3, r3, #16
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	f000 81fc 	beq.w	8013dc8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80139d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80139d4:	f003 0310 	and.w	r3, r3, #16
 80139d8:	2b00      	cmp	r3, #0
 80139da:	f000 81f5 	beq.w	8013dc8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	2210      	movs	r2, #16
 80139e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	689b      	ldr	r3, [r3, #8]
 80139ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80139f0:	2b40      	cmp	r3, #64	@ 0x40
 80139f2:	f040 816d 	bne.w	8013cd0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	4aa4      	ldr	r2, [pc, #656]	@ (8013c90 <HAL_UART_IRQHandler+0x59c>)
 8013a00:	4293      	cmp	r3, r2
 8013a02:	d068      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	4aa1      	ldr	r2, [pc, #644]	@ (8013c94 <HAL_UART_IRQHandler+0x5a0>)
 8013a0e:	4293      	cmp	r3, r2
 8013a10:	d061      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8013c98 <HAL_UART_IRQHandler+0x5a4>)
 8013a1c:	4293      	cmp	r3, r2
 8013a1e:	d05a      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a26:	681b      	ldr	r3, [r3, #0]
 8013a28:	4a9c      	ldr	r2, [pc, #624]	@ (8013c9c <HAL_UART_IRQHandler+0x5a8>)
 8013a2a:	4293      	cmp	r3, r2
 8013a2c:	d053      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	4a9a      	ldr	r2, [pc, #616]	@ (8013ca0 <HAL_UART_IRQHandler+0x5ac>)
 8013a38:	4293      	cmp	r3, r2
 8013a3a:	d04c      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	4a97      	ldr	r2, [pc, #604]	@ (8013ca4 <HAL_UART_IRQHandler+0x5b0>)
 8013a46:	4293      	cmp	r3, r2
 8013a48:	d045      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	4a95      	ldr	r2, [pc, #596]	@ (8013ca8 <HAL_UART_IRQHandler+0x5b4>)
 8013a54:	4293      	cmp	r3, r2
 8013a56:	d03e      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	4a92      	ldr	r2, [pc, #584]	@ (8013cac <HAL_UART_IRQHandler+0x5b8>)
 8013a62:	4293      	cmp	r3, r2
 8013a64:	d037      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	4a90      	ldr	r2, [pc, #576]	@ (8013cb0 <HAL_UART_IRQHandler+0x5bc>)
 8013a70:	4293      	cmp	r3, r2
 8013a72:	d030      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	4a8d      	ldr	r2, [pc, #564]	@ (8013cb4 <HAL_UART_IRQHandler+0x5c0>)
 8013a7e:	4293      	cmp	r3, r2
 8013a80:	d029      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	4a8b      	ldr	r2, [pc, #556]	@ (8013cb8 <HAL_UART_IRQHandler+0x5c4>)
 8013a8c:	4293      	cmp	r3, r2
 8013a8e:	d022      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	4a88      	ldr	r2, [pc, #544]	@ (8013cbc <HAL_UART_IRQHandler+0x5c8>)
 8013a9a:	4293      	cmp	r3, r2
 8013a9c:	d01b      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	4a86      	ldr	r2, [pc, #536]	@ (8013cc0 <HAL_UART_IRQHandler+0x5cc>)
 8013aa8:	4293      	cmp	r3, r2
 8013aaa:	d014      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	4a83      	ldr	r2, [pc, #524]	@ (8013cc4 <HAL_UART_IRQHandler+0x5d0>)
 8013ab6:	4293      	cmp	r3, r2
 8013ab8:	d00d      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ac0:	681b      	ldr	r3, [r3, #0]
 8013ac2:	4a81      	ldr	r2, [pc, #516]	@ (8013cc8 <HAL_UART_IRQHandler+0x5d4>)
 8013ac4:	4293      	cmp	r3, r2
 8013ac6:	d006      	beq.n	8013ad6 <HAL_UART_IRQHandler+0x3e2>
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	4a7e      	ldr	r2, [pc, #504]	@ (8013ccc <HAL_UART_IRQHandler+0x5d8>)
 8013ad2:	4293      	cmp	r3, r2
 8013ad4:	d106      	bne.n	8013ae4 <HAL_UART_IRQHandler+0x3f0>
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	685b      	ldr	r3, [r3, #4]
 8013ae0:	b29b      	uxth	r3, r3
 8013ae2:	e005      	b.n	8013af0 <HAL_UART_IRQHandler+0x3fc>
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	685b      	ldr	r3, [r3, #4]
 8013aee:	b29b      	uxth	r3, r3
 8013af0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013af4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	f000 80ad 	beq.w	8013c58 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013b04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013b08:	429a      	cmp	r2, r3
 8013b0a:	f080 80a5 	bcs.w	8013c58 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013b14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b1e:	69db      	ldr	r3, [r3, #28]
 8013b20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013b24:	f000 8087 	beq.w	8013c36 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013b34:	e853 3f00 	ldrex	r3, [r3]
 8013b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013b3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013b44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	461a      	mov	r2, r3
 8013b4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013b52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013b56:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013b5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013b62:	e841 2300 	strex	r3, r2, [r1]
 8013b66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013b6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d1da      	bne.n	8013b28 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	3308      	adds	r3, #8
 8013b78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013b7c:	e853 3f00 	ldrex	r3, [r3]
 8013b80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013b82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013b84:	f023 0301 	bic.w	r3, r3, #1
 8013b88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	3308      	adds	r3, #8
 8013b92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013b96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013b9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013b9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013ba2:	e841 2300 	strex	r3, r2, [r1]
 8013ba6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013ba8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d1e1      	bne.n	8013b72 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	3308      	adds	r3, #8
 8013bb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013bb8:	e853 3f00 	ldrex	r3, [r3]
 8013bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013bbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013bc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013bc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	3308      	adds	r3, #8
 8013bce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013bd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013bd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013bd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013bda:	e841 2300 	strex	r3, r2, [r1]
 8013bde:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013be0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d1e3      	bne.n	8013bae <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	2220      	movs	r2, #32
 8013bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013bfc:	e853 3f00 	ldrex	r3, [r3]
 8013c00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013c04:	f023 0310 	bic.w	r3, r3, #16
 8013c08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	461a      	mov	r2, r3
 8013c12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013c18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013c1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013c1e:	e841 2300 	strex	r3, r2, [r1]
 8013c22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013c24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d1e4      	bne.n	8013bf4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c30:	4618      	mov	r0, r3
 8013c32:	f7f4 feeb 	bl	8008a0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	2202      	movs	r2, #2
 8013c3a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013c48:	b29b      	uxth	r3, r3
 8013c4a:	1ad3      	subs	r3, r2, r3
 8013c4c:	b29b      	uxth	r3, r3
 8013c4e:	4619      	mov	r1, r3
 8013c50:	6878      	ldr	r0, [r7, #4]
 8013c52:	f000 f939 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013c56:	e119      	b.n	8013e8c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013c5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013c62:	429a      	cmp	r2, r3
 8013c64:	f040 8112 	bne.w	8013e8c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c6e:	69db      	ldr	r3, [r3, #28]
 8013c70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013c74:	f040 810a 	bne.w	8013e8c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	2202      	movs	r2, #2
 8013c7c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013c84:	4619      	mov	r1, r3
 8013c86:	6878      	ldr	r0, [r7, #4]
 8013c88:	f000 f91e 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
      return;
 8013c8c:	e0fe      	b.n	8013e8c <HAL_UART_IRQHandler+0x798>
 8013c8e:	bf00      	nop
 8013c90:	40020010 	.word	0x40020010
 8013c94:	40020028 	.word	0x40020028
 8013c98:	40020040 	.word	0x40020040
 8013c9c:	40020058 	.word	0x40020058
 8013ca0:	40020070 	.word	0x40020070
 8013ca4:	40020088 	.word	0x40020088
 8013ca8:	400200a0 	.word	0x400200a0
 8013cac:	400200b8 	.word	0x400200b8
 8013cb0:	40020410 	.word	0x40020410
 8013cb4:	40020428 	.word	0x40020428
 8013cb8:	40020440 	.word	0x40020440
 8013cbc:	40020458 	.word	0x40020458
 8013cc0:	40020470 	.word	0x40020470
 8013cc4:	40020488 	.word	0x40020488
 8013cc8:	400204a0 	.word	0x400204a0
 8013ccc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013cdc:	b29b      	uxth	r3, r3
 8013cde:	1ad3      	subs	r3, r2, r3
 8013ce0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013cea:	b29b      	uxth	r3, r3
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	f000 80cf 	beq.w	8013e90 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8013cf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	f000 80ca 	beq.w	8013e90 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d04:	e853 3f00 	ldrex	r3, [r3]
 8013d08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013d10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	461a      	mov	r2, r3
 8013d1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013d1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013d20:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013d24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013d26:	e841 2300 	strex	r3, r2, [r1]
 8013d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d1e4      	bne.n	8013cfc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	3308      	adds	r3, #8
 8013d38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d3c:	e853 3f00 	ldrex	r3, [r3]
 8013d40:	623b      	str	r3, [r7, #32]
   return(result);
 8013d42:	6a3a      	ldr	r2, [r7, #32]
 8013d44:	4b55      	ldr	r3, [pc, #340]	@ (8013e9c <HAL_UART_IRQHandler+0x7a8>)
 8013d46:	4013      	ands	r3, r2
 8013d48:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	3308      	adds	r3, #8
 8013d52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013d56:	633a      	str	r2, [r7, #48]	@ 0x30
 8013d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013d5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d5e:	e841 2300 	strex	r3, r2, [r1]
 8013d62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d1e3      	bne.n	8013d32 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	2220      	movs	r2, #32
 8013d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	2200      	movs	r2, #0
 8013d76:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	2200      	movs	r2, #0
 8013d7c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d84:	693b      	ldr	r3, [r7, #16]
 8013d86:	e853 3f00 	ldrex	r3, [r3]
 8013d8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	f023 0310 	bic.w	r3, r3, #16
 8013d92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	681b      	ldr	r3, [r3, #0]
 8013d9a:	461a      	mov	r2, r3
 8013d9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8013da0:	61fb      	str	r3, [r7, #28]
 8013da2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013da4:	69b9      	ldr	r1, [r7, #24]
 8013da6:	69fa      	ldr	r2, [r7, #28]
 8013da8:	e841 2300 	strex	r3, r2, [r1]
 8013dac:	617b      	str	r3, [r7, #20]
   return(result);
 8013dae:	697b      	ldr	r3, [r7, #20]
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d1e4      	bne.n	8013d7e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	2202      	movs	r2, #2
 8013db8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013dba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013dbe:	4619      	mov	r1, r3
 8013dc0:	6878      	ldr	r0, [r7, #4]
 8013dc2:	f000 f881 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013dc6:	e063      	b.n	8013e90 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8013dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013dcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d00e      	beq.n	8013df2 <HAL_UART_IRQHandler+0x6fe>
 8013dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013dd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d008      	beq.n	8013df2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8013de8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8013dea:	6878      	ldr	r0, [r7, #4]
 8013dec:	f001 ff84 	bl	8015cf8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013df0:	e051      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8013df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d014      	beq.n	8013e28 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8013dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d105      	bne.n	8013e16 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8013e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d008      	beq.n	8013e28 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d03a      	beq.n	8013e94 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013e22:	6878      	ldr	r0, [r7, #4]
 8013e24:	4798      	blx	r3
    }
    return;
 8013e26:	e035      	b.n	8013e94 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d009      	beq.n	8013e48 <HAL_UART_IRQHandler+0x754>
 8013e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d003      	beq.n	8013e48 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013e40:	6878      	ldr	r0, [r7, #4]
 8013e42:	f001 fa0d 	bl	8015260 <UART_EndTransmit_IT>
    return;
 8013e46:	e026      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d009      	beq.n	8013e68 <HAL_UART_IRQHandler+0x774>
 8013e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d003      	beq.n	8013e68 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013e60:	6878      	ldr	r0, [r7, #4]
 8013e62:	f001 ff5d 	bl	8015d20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e66:	e016      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d010      	beq.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
 8013e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	da0c      	bge.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8013e7c:	6878      	ldr	r0, [r7, #4]
 8013e7e:	f001 ff45 	bl	8015d0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e82:	e008      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013e84:	bf00      	nop
 8013e86:	e006      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013e88:	bf00      	nop
 8013e8a:	e004      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013e8c:	bf00      	nop
 8013e8e:	e002      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013e90:	bf00      	nop
 8013e92:	e000      	b.n	8013e96 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013e94:	bf00      	nop
  }
}
 8013e96:	37e8      	adds	r7, #232	@ 0xe8
 8013e98:	46bd      	mov	sp, r7
 8013e9a:	bd80      	pop	{r7, pc}
 8013e9c:	effffffe 	.word	0xeffffffe

08013ea0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8013ea0:	b480      	push	{r7}
 8013ea2:	b083      	sub	sp, #12
 8013ea4:	af00      	add	r7, sp, #0
 8013ea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8013ea8:	bf00      	nop
 8013eaa:	370c      	adds	r7, #12
 8013eac:	46bd      	mov	sp, r7
 8013eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb2:	4770      	bx	lr

08013eb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013eb4:	b480      	push	{r7}
 8013eb6:	b083      	sub	sp, #12
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8013ebc:	bf00      	nop
 8013ebe:	370c      	adds	r7, #12
 8013ec0:	46bd      	mov	sp, r7
 8013ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec6:	4770      	bx	lr

08013ec8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013ec8:	b480      	push	{r7}
 8013eca:	b083      	sub	sp, #12
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	6078      	str	r0, [r7, #4]
 8013ed0:	460b      	mov	r3, r1
 8013ed2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013ed4:	bf00      	nop
 8013ed6:	370c      	adds	r7, #12
 8013ed8:	46bd      	mov	sp, r7
 8013eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ede:	4770      	bx	lr

08013ee0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013ee4:	b092      	sub	sp, #72	@ 0x48
 8013ee6:	af00      	add	r7, sp, #0
 8013ee8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013eea:	2300      	movs	r3, #0
 8013eec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013ef0:	697b      	ldr	r3, [r7, #20]
 8013ef2:	689a      	ldr	r2, [r3, #8]
 8013ef4:	697b      	ldr	r3, [r7, #20]
 8013ef6:	691b      	ldr	r3, [r3, #16]
 8013ef8:	431a      	orrs	r2, r3
 8013efa:	697b      	ldr	r3, [r7, #20]
 8013efc:	695b      	ldr	r3, [r3, #20]
 8013efe:	431a      	orrs	r2, r3
 8013f00:	697b      	ldr	r3, [r7, #20]
 8013f02:	69db      	ldr	r3, [r3, #28]
 8013f04:	4313      	orrs	r3, r2
 8013f06:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013f08:	697b      	ldr	r3, [r7, #20]
 8013f0a:	681b      	ldr	r3, [r3, #0]
 8013f0c:	681a      	ldr	r2, [r3, #0]
 8013f0e:	4bbe      	ldr	r3, [pc, #760]	@ (8014208 <UART_SetConfig+0x328>)
 8013f10:	4013      	ands	r3, r2
 8013f12:	697a      	ldr	r2, [r7, #20]
 8013f14:	6812      	ldr	r2, [r2, #0]
 8013f16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013f18:	430b      	orrs	r3, r1
 8013f1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013f1c:	697b      	ldr	r3, [r7, #20]
 8013f1e:	681b      	ldr	r3, [r3, #0]
 8013f20:	685b      	ldr	r3, [r3, #4]
 8013f22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013f26:	697b      	ldr	r3, [r7, #20]
 8013f28:	68da      	ldr	r2, [r3, #12]
 8013f2a:	697b      	ldr	r3, [r7, #20]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	430a      	orrs	r2, r1
 8013f30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013f32:	697b      	ldr	r3, [r7, #20]
 8013f34:	699b      	ldr	r3, [r3, #24]
 8013f36:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013f38:	697b      	ldr	r3, [r7, #20]
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	4ab3      	ldr	r2, [pc, #716]	@ (801420c <UART_SetConfig+0x32c>)
 8013f3e:	4293      	cmp	r3, r2
 8013f40:	d004      	beq.n	8013f4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013f42:	697b      	ldr	r3, [r7, #20]
 8013f44:	6a1b      	ldr	r3, [r3, #32]
 8013f46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013f48:	4313      	orrs	r3, r2
 8013f4a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013f4c:	697b      	ldr	r3, [r7, #20]
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	689a      	ldr	r2, [r3, #8]
 8013f52:	4baf      	ldr	r3, [pc, #700]	@ (8014210 <UART_SetConfig+0x330>)
 8013f54:	4013      	ands	r3, r2
 8013f56:	697a      	ldr	r2, [r7, #20]
 8013f58:	6812      	ldr	r2, [r2, #0]
 8013f5a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013f5c:	430b      	orrs	r3, r1
 8013f5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013f60:	697b      	ldr	r3, [r7, #20]
 8013f62:	681b      	ldr	r3, [r3, #0]
 8013f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f66:	f023 010f 	bic.w	r1, r3, #15
 8013f6a:	697b      	ldr	r3, [r7, #20]
 8013f6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013f6e:	697b      	ldr	r3, [r7, #20]
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	430a      	orrs	r2, r1
 8013f74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	4aa6      	ldr	r2, [pc, #664]	@ (8014214 <UART_SetConfig+0x334>)
 8013f7c:	4293      	cmp	r3, r2
 8013f7e:	d177      	bne.n	8014070 <UART_SetConfig+0x190>
 8013f80:	4ba5      	ldr	r3, [pc, #660]	@ (8014218 <UART_SetConfig+0x338>)
 8013f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013f84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013f88:	2b28      	cmp	r3, #40	@ 0x28
 8013f8a:	d86d      	bhi.n	8014068 <UART_SetConfig+0x188>
 8013f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8013f94 <UART_SetConfig+0xb4>)
 8013f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f92:	bf00      	nop
 8013f94:	08014039 	.word	0x08014039
 8013f98:	08014069 	.word	0x08014069
 8013f9c:	08014069 	.word	0x08014069
 8013fa0:	08014069 	.word	0x08014069
 8013fa4:	08014069 	.word	0x08014069
 8013fa8:	08014069 	.word	0x08014069
 8013fac:	08014069 	.word	0x08014069
 8013fb0:	08014069 	.word	0x08014069
 8013fb4:	08014041 	.word	0x08014041
 8013fb8:	08014069 	.word	0x08014069
 8013fbc:	08014069 	.word	0x08014069
 8013fc0:	08014069 	.word	0x08014069
 8013fc4:	08014069 	.word	0x08014069
 8013fc8:	08014069 	.word	0x08014069
 8013fcc:	08014069 	.word	0x08014069
 8013fd0:	08014069 	.word	0x08014069
 8013fd4:	08014049 	.word	0x08014049
 8013fd8:	08014069 	.word	0x08014069
 8013fdc:	08014069 	.word	0x08014069
 8013fe0:	08014069 	.word	0x08014069
 8013fe4:	08014069 	.word	0x08014069
 8013fe8:	08014069 	.word	0x08014069
 8013fec:	08014069 	.word	0x08014069
 8013ff0:	08014069 	.word	0x08014069
 8013ff4:	08014051 	.word	0x08014051
 8013ff8:	08014069 	.word	0x08014069
 8013ffc:	08014069 	.word	0x08014069
 8014000:	08014069 	.word	0x08014069
 8014004:	08014069 	.word	0x08014069
 8014008:	08014069 	.word	0x08014069
 801400c:	08014069 	.word	0x08014069
 8014010:	08014069 	.word	0x08014069
 8014014:	08014059 	.word	0x08014059
 8014018:	08014069 	.word	0x08014069
 801401c:	08014069 	.word	0x08014069
 8014020:	08014069 	.word	0x08014069
 8014024:	08014069 	.word	0x08014069
 8014028:	08014069 	.word	0x08014069
 801402c:	08014069 	.word	0x08014069
 8014030:	08014069 	.word	0x08014069
 8014034:	08014061 	.word	0x08014061
 8014038:	2301      	movs	r3, #1
 801403a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801403e:	e326      	b.n	801468e <UART_SetConfig+0x7ae>
 8014040:	2304      	movs	r3, #4
 8014042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014046:	e322      	b.n	801468e <UART_SetConfig+0x7ae>
 8014048:	2308      	movs	r3, #8
 801404a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801404e:	e31e      	b.n	801468e <UART_SetConfig+0x7ae>
 8014050:	2310      	movs	r3, #16
 8014052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014056:	e31a      	b.n	801468e <UART_SetConfig+0x7ae>
 8014058:	2320      	movs	r3, #32
 801405a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801405e:	e316      	b.n	801468e <UART_SetConfig+0x7ae>
 8014060:	2340      	movs	r3, #64	@ 0x40
 8014062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014066:	e312      	b.n	801468e <UART_SetConfig+0x7ae>
 8014068:	2380      	movs	r3, #128	@ 0x80
 801406a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801406e:	e30e      	b.n	801468e <UART_SetConfig+0x7ae>
 8014070:	697b      	ldr	r3, [r7, #20]
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	4a69      	ldr	r2, [pc, #420]	@ (801421c <UART_SetConfig+0x33c>)
 8014076:	4293      	cmp	r3, r2
 8014078:	d130      	bne.n	80140dc <UART_SetConfig+0x1fc>
 801407a:	4b67      	ldr	r3, [pc, #412]	@ (8014218 <UART_SetConfig+0x338>)
 801407c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801407e:	f003 0307 	and.w	r3, r3, #7
 8014082:	2b05      	cmp	r3, #5
 8014084:	d826      	bhi.n	80140d4 <UART_SetConfig+0x1f4>
 8014086:	a201      	add	r2, pc, #4	@ (adr r2, 801408c <UART_SetConfig+0x1ac>)
 8014088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801408c:	080140a5 	.word	0x080140a5
 8014090:	080140ad 	.word	0x080140ad
 8014094:	080140b5 	.word	0x080140b5
 8014098:	080140bd 	.word	0x080140bd
 801409c:	080140c5 	.word	0x080140c5
 80140a0:	080140cd 	.word	0x080140cd
 80140a4:	2300      	movs	r3, #0
 80140a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140aa:	e2f0      	b.n	801468e <UART_SetConfig+0x7ae>
 80140ac:	2304      	movs	r3, #4
 80140ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140b2:	e2ec      	b.n	801468e <UART_SetConfig+0x7ae>
 80140b4:	2308      	movs	r3, #8
 80140b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140ba:	e2e8      	b.n	801468e <UART_SetConfig+0x7ae>
 80140bc:	2310      	movs	r3, #16
 80140be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140c2:	e2e4      	b.n	801468e <UART_SetConfig+0x7ae>
 80140c4:	2320      	movs	r3, #32
 80140c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140ca:	e2e0      	b.n	801468e <UART_SetConfig+0x7ae>
 80140cc:	2340      	movs	r3, #64	@ 0x40
 80140ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140d2:	e2dc      	b.n	801468e <UART_SetConfig+0x7ae>
 80140d4:	2380      	movs	r3, #128	@ 0x80
 80140d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140da:	e2d8      	b.n	801468e <UART_SetConfig+0x7ae>
 80140dc:	697b      	ldr	r3, [r7, #20]
 80140de:	681b      	ldr	r3, [r3, #0]
 80140e0:	4a4f      	ldr	r2, [pc, #316]	@ (8014220 <UART_SetConfig+0x340>)
 80140e2:	4293      	cmp	r3, r2
 80140e4:	d130      	bne.n	8014148 <UART_SetConfig+0x268>
 80140e6:	4b4c      	ldr	r3, [pc, #304]	@ (8014218 <UART_SetConfig+0x338>)
 80140e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80140ea:	f003 0307 	and.w	r3, r3, #7
 80140ee:	2b05      	cmp	r3, #5
 80140f0:	d826      	bhi.n	8014140 <UART_SetConfig+0x260>
 80140f2:	a201      	add	r2, pc, #4	@ (adr r2, 80140f8 <UART_SetConfig+0x218>)
 80140f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140f8:	08014111 	.word	0x08014111
 80140fc:	08014119 	.word	0x08014119
 8014100:	08014121 	.word	0x08014121
 8014104:	08014129 	.word	0x08014129
 8014108:	08014131 	.word	0x08014131
 801410c:	08014139 	.word	0x08014139
 8014110:	2300      	movs	r3, #0
 8014112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014116:	e2ba      	b.n	801468e <UART_SetConfig+0x7ae>
 8014118:	2304      	movs	r3, #4
 801411a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801411e:	e2b6      	b.n	801468e <UART_SetConfig+0x7ae>
 8014120:	2308      	movs	r3, #8
 8014122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014126:	e2b2      	b.n	801468e <UART_SetConfig+0x7ae>
 8014128:	2310      	movs	r3, #16
 801412a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801412e:	e2ae      	b.n	801468e <UART_SetConfig+0x7ae>
 8014130:	2320      	movs	r3, #32
 8014132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014136:	e2aa      	b.n	801468e <UART_SetConfig+0x7ae>
 8014138:	2340      	movs	r3, #64	@ 0x40
 801413a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801413e:	e2a6      	b.n	801468e <UART_SetConfig+0x7ae>
 8014140:	2380      	movs	r3, #128	@ 0x80
 8014142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014146:	e2a2      	b.n	801468e <UART_SetConfig+0x7ae>
 8014148:	697b      	ldr	r3, [r7, #20]
 801414a:	681b      	ldr	r3, [r3, #0]
 801414c:	4a35      	ldr	r2, [pc, #212]	@ (8014224 <UART_SetConfig+0x344>)
 801414e:	4293      	cmp	r3, r2
 8014150:	d130      	bne.n	80141b4 <UART_SetConfig+0x2d4>
 8014152:	4b31      	ldr	r3, [pc, #196]	@ (8014218 <UART_SetConfig+0x338>)
 8014154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014156:	f003 0307 	and.w	r3, r3, #7
 801415a:	2b05      	cmp	r3, #5
 801415c:	d826      	bhi.n	80141ac <UART_SetConfig+0x2cc>
 801415e:	a201      	add	r2, pc, #4	@ (adr r2, 8014164 <UART_SetConfig+0x284>)
 8014160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014164:	0801417d 	.word	0x0801417d
 8014168:	08014185 	.word	0x08014185
 801416c:	0801418d 	.word	0x0801418d
 8014170:	08014195 	.word	0x08014195
 8014174:	0801419d 	.word	0x0801419d
 8014178:	080141a5 	.word	0x080141a5
 801417c:	2300      	movs	r3, #0
 801417e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014182:	e284      	b.n	801468e <UART_SetConfig+0x7ae>
 8014184:	2304      	movs	r3, #4
 8014186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801418a:	e280      	b.n	801468e <UART_SetConfig+0x7ae>
 801418c:	2308      	movs	r3, #8
 801418e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014192:	e27c      	b.n	801468e <UART_SetConfig+0x7ae>
 8014194:	2310      	movs	r3, #16
 8014196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801419a:	e278      	b.n	801468e <UART_SetConfig+0x7ae>
 801419c:	2320      	movs	r3, #32
 801419e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141a2:	e274      	b.n	801468e <UART_SetConfig+0x7ae>
 80141a4:	2340      	movs	r3, #64	@ 0x40
 80141a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141aa:	e270      	b.n	801468e <UART_SetConfig+0x7ae>
 80141ac:	2380      	movs	r3, #128	@ 0x80
 80141ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141b2:	e26c      	b.n	801468e <UART_SetConfig+0x7ae>
 80141b4:	697b      	ldr	r3, [r7, #20]
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	4a1b      	ldr	r2, [pc, #108]	@ (8014228 <UART_SetConfig+0x348>)
 80141ba:	4293      	cmp	r3, r2
 80141bc:	d142      	bne.n	8014244 <UART_SetConfig+0x364>
 80141be:	4b16      	ldr	r3, [pc, #88]	@ (8014218 <UART_SetConfig+0x338>)
 80141c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80141c2:	f003 0307 	and.w	r3, r3, #7
 80141c6:	2b05      	cmp	r3, #5
 80141c8:	d838      	bhi.n	801423c <UART_SetConfig+0x35c>
 80141ca:	a201      	add	r2, pc, #4	@ (adr r2, 80141d0 <UART_SetConfig+0x2f0>)
 80141cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141d0:	080141e9 	.word	0x080141e9
 80141d4:	080141f1 	.word	0x080141f1
 80141d8:	080141f9 	.word	0x080141f9
 80141dc:	08014201 	.word	0x08014201
 80141e0:	0801422d 	.word	0x0801422d
 80141e4:	08014235 	.word	0x08014235
 80141e8:	2300      	movs	r3, #0
 80141ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141ee:	e24e      	b.n	801468e <UART_SetConfig+0x7ae>
 80141f0:	2304      	movs	r3, #4
 80141f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141f6:	e24a      	b.n	801468e <UART_SetConfig+0x7ae>
 80141f8:	2308      	movs	r3, #8
 80141fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141fe:	e246      	b.n	801468e <UART_SetConfig+0x7ae>
 8014200:	2310      	movs	r3, #16
 8014202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014206:	e242      	b.n	801468e <UART_SetConfig+0x7ae>
 8014208:	cfff69f3 	.word	0xcfff69f3
 801420c:	58000c00 	.word	0x58000c00
 8014210:	11fff4ff 	.word	0x11fff4ff
 8014214:	40011000 	.word	0x40011000
 8014218:	58024400 	.word	0x58024400
 801421c:	40004400 	.word	0x40004400
 8014220:	40004800 	.word	0x40004800
 8014224:	40004c00 	.word	0x40004c00
 8014228:	40005000 	.word	0x40005000
 801422c:	2320      	movs	r3, #32
 801422e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014232:	e22c      	b.n	801468e <UART_SetConfig+0x7ae>
 8014234:	2340      	movs	r3, #64	@ 0x40
 8014236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801423a:	e228      	b.n	801468e <UART_SetConfig+0x7ae>
 801423c:	2380      	movs	r3, #128	@ 0x80
 801423e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014242:	e224      	b.n	801468e <UART_SetConfig+0x7ae>
 8014244:	697b      	ldr	r3, [r7, #20]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	4ab1      	ldr	r2, [pc, #708]	@ (8014510 <UART_SetConfig+0x630>)
 801424a:	4293      	cmp	r3, r2
 801424c:	d176      	bne.n	801433c <UART_SetConfig+0x45c>
 801424e:	4bb1      	ldr	r3, [pc, #708]	@ (8014514 <UART_SetConfig+0x634>)
 8014250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014252:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014256:	2b28      	cmp	r3, #40	@ 0x28
 8014258:	d86c      	bhi.n	8014334 <UART_SetConfig+0x454>
 801425a:	a201      	add	r2, pc, #4	@ (adr r2, 8014260 <UART_SetConfig+0x380>)
 801425c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014260:	08014305 	.word	0x08014305
 8014264:	08014335 	.word	0x08014335
 8014268:	08014335 	.word	0x08014335
 801426c:	08014335 	.word	0x08014335
 8014270:	08014335 	.word	0x08014335
 8014274:	08014335 	.word	0x08014335
 8014278:	08014335 	.word	0x08014335
 801427c:	08014335 	.word	0x08014335
 8014280:	0801430d 	.word	0x0801430d
 8014284:	08014335 	.word	0x08014335
 8014288:	08014335 	.word	0x08014335
 801428c:	08014335 	.word	0x08014335
 8014290:	08014335 	.word	0x08014335
 8014294:	08014335 	.word	0x08014335
 8014298:	08014335 	.word	0x08014335
 801429c:	08014335 	.word	0x08014335
 80142a0:	08014315 	.word	0x08014315
 80142a4:	08014335 	.word	0x08014335
 80142a8:	08014335 	.word	0x08014335
 80142ac:	08014335 	.word	0x08014335
 80142b0:	08014335 	.word	0x08014335
 80142b4:	08014335 	.word	0x08014335
 80142b8:	08014335 	.word	0x08014335
 80142bc:	08014335 	.word	0x08014335
 80142c0:	0801431d 	.word	0x0801431d
 80142c4:	08014335 	.word	0x08014335
 80142c8:	08014335 	.word	0x08014335
 80142cc:	08014335 	.word	0x08014335
 80142d0:	08014335 	.word	0x08014335
 80142d4:	08014335 	.word	0x08014335
 80142d8:	08014335 	.word	0x08014335
 80142dc:	08014335 	.word	0x08014335
 80142e0:	08014325 	.word	0x08014325
 80142e4:	08014335 	.word	0x08014335
 80142e8:	08014335 	.word	0x08014335
 80142ec:	08014335 	.word	0x08014335
 80142f0:	08014335 	.word	0x08014335
 80142f4:	08014335 	.word	0x08014335
 80142f8:	08014335 	.word	0x08014335
 80142fc:	08014335 	.word	0x08014335
 8014300:	0801432d 	.word	0x0801432d
 8014304:	2301      	movs	r3, #1
 8014306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801430a:	e1c0      	b.n	801468e <UART_SetConfig+0x7ae>
 801430c:	2304      	movs	r3, #4
 801430e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014312:	e1bc      	b.n	801468e <UART_SetConfig+0x7ae>
 8014314:	2308      	movs	r3, #8
 8014316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801431a:	e1b8      	b.n	801468e <UART_SetConfig+0x7ae>
 801431c:	2310      	movs	r3, #16
 801431e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014322:	e1b4      	b.n	801468e <UART_SetConfig+0x7ae>
 8014324:	2320      	movs	r3, #32
 8014326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801432a:	e1b0      	b.n	801468e <UART_SetConfig+0x7ae>
 801432c:	2340      	movs	r3, #64	@ 0x40
 801432e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014332:	e1ac      	b.n	801468e <UART_SetConfig+0x7ae>
 8014334:	2380      	movs	r3, #128	@ 0x80
 8014336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801433a:	e1a8      	b.n	801468e <UART_SetConfig+0x7ae>
 801433c:	697b      	ldr	r3, [r7, #20]
 801433e:	681b      	ldr	r3, [r3, #0]
 8014340:	4a75      	ldr	r2, [pc, #468]	@ (8014518 <UART_SetConfig+0x638>)
 8014342:	4293      	cmp	r3, r2
 8014344:	d130      	bne.n	80143a8 <UART_SetConfig+0x4c8>
 8014346:	4b73      	ldr	r3, [pc, #460]	@ (8014514 <UART_SetConfig+0x634>)
 8014348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801434a:	f003 0307 	and.w	r3, r3, #7
 801434e:	2b05      	cmp	r3, #5
 8014350:	d826      	bhi.n	80143a0 <UART_SetConfig+0x4c0>
 8014352:	a201      	add	r2, pc, #4	@ (adr r2, 8014358 <UART_SetConfig+0x478>)
 8014354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014358:	08014371 	.word	0x08014371
 801435c:	08014379 	.word	0x08014379
 8014360:	08014381 	.word	0x08014381
 8014364:	08014389 	.word	0x08014389
 8014368:	08014391 	.word	0x08014391
 801436c:	08014399 	.word	0x08014399
 8014370:	2300      	movs	r3, #0
 8014372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014376:	e18a      	b.n	801468e <UART_SetConfig+0x7ae>
 8014378:	2304      	movs	r3, #4
 801437a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801437e:	e186      	b.n	801468e <UART_SetConfig+0x7ae>
 8014380:	2308      	movs	r3, #8
 8014382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014386:	e182      	b.n	801468e <UART_SetConfig+0x7ae>
 8014388:	2310      	movs	r3, #16
 801438a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801438e:	e17e      	b.n	801468e <UART_SetConfig+0x7ae>
 8014390:	2320      	movs	r3, #32
 8014392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014396:	e17a      	b.n	801468e <UART_SetConfig+0x7ae>
 8014398:	2340      	movs	r3, #64	@ 0x40
 801439a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801439e:	e176      	b.n	801468e <UART_SetConfig+0x7ae>
 80143a0:	2380      	movs	r3, #128	@ 0x80
 80143a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143a6:	e172      	b.n	801468e <UART_SetConfig+0x7ae>
 80143a8:	697b      	ldr	r3, [r7, #20]
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	4a5b      	ldr	r2, [pc, #364]	@ (801451c <UART_SetConfig+0x63c>)
 80143ae:	4293      	cmp	r3, r2
 80143b0:	d130      	bne.n	8014414 <UART_SetConfig+0x534>
 80143b2:	4b58      	ldr	r3, [pc, #352]	@ (8014514 <UART_SetConfig+0x634>)
 80143b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80143b6:	f003 0307 	and.w	r3, r3, #7
 80143ba:	2b05      	cmp	r3, #5
 80143bc:	d826      	bhi.n	801440c <UART_SetConfig+0x52c>
 80143be:	a201      	add	r2, pc, #4	@ (adr r2, 80143c4 <UART_SetConfig+0x4e4>)
 80143c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143c4:	080143dd 	.word	0x080143dd
 80143c8:	080143e5 	.word	0x080143e5
 80143cc:	080143ed 	.word	0x080143ed
 80143d0:	080143f5 	.word	0x080143f5
 80143d4:	080143fd 	.word	0x080143fd
 80143d8:	08014405 	.word	0x08014405
 80143dc:	2300      	movs	r3, #0
 80143de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143e2:	e154      	b.n	801468e <UART_SetConfig+0x7ae>
 80143e4:	2304      	movs	r3, #4
 80143e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ea:	e150      	b.n	801468e <UART_SetConfig+0x7ae>
 80143ec:	2308      	movs	r3, #8
 80143ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143f2:	e14c      	b.n	801468e <UART_SetConfig+0x7ae>
 80143f4:	2310      	movs	r3, #16
 80143f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143fa:	e148      	b.n	801468e <UART_SetConfig+0x7ae>
 80143fc:	2320      	movs	r3, #32
 80143fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014402:	e144      	b.n	801468e <UART_SetConfig+0x7ae>
 8014404:	2340      	movs	r3, #64	@ 0x40
 8014406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801440a:	e140      	b.n	801468e <UART_SetConfig+0x7ae>
 801440c:	2380      	movs	r3, #128	@ 0x80
 801440e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014412:	e13c      	b.n	801468e <UART_SetConfig+0x7ae>
 8014414:	697b      	ldr	r3, [r7, #20]
 8014416:	681b      	ldr	r3, [r3, #0]
 8014418:	4a41      	ldr	r2, [pc, #260]	@ (8014520 <UART_SetConfig+0x640>)
 801441a:	4293      	cmp	r3, r2
 801441c:	f040 8082 	bne.w	8014524 <UART_SetConfig+0x644>
 8014420:	4b3c      	ldr	r3, [pc, #240]	@ (8014514 <UART_SetConfig+0x634>)
 8014422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014424:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014428:	2b28      	cmp	r3, #40	@ 0x28
 801442a:	d86d      	bhi.n	8014508 <UART_SetConfig+0x628>
 801442c:	a201      	add	r2, pc, #4	@ (adr r2, 8014434 <UART_SetConfig+0x554>)
 801442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014432:	bf00      	nop
 8014434:	080144d9 	.word	0x080144d9
 8014438:	08014509 	.word	0x08014509
 801443c:	08014509 	.word	0x08014509
 8014440:	08014509 	.word	0x08014509
 8014444:	08014509 	.word	0x08014509
 8014448:	08014509 	.word	0x08014509
 801444c:	08014509 	.word	0x08014509
 8014450:	08014509 	.word	0x08014509
 8014454:	080144e1 	.word	0x080144e1
 8014458:	08014509 	.word	0x08014509
 801445c:	08014509 	.word	0x08014509
 8014460:	08014509 	.word	0x08014509
 8014464:	08014509 	.word	0x08014509
 8014468:	08014509 	.word	0x08014509
 801446c:	08014509 	.word	0x08014509
 8014470:	08014509 	.word	0x08014509
 8014474:	080144e9 	.word	0x080144e9
 8014478:	08014509 	.word	0x08014509
 801447c:	08014509 	.word	0x08014509
 8014480:	08014509 	.word	0x08014509
 8014484:	08014509 	.word	0x08014509
 8014488:	08014509 	.word	0x08014509
 801448c:	08014509 	.word	0x08014509
 8014490:	08014509 	.word	0x08014509
 8014494:	080144f1 	.word	0x080144f1
 8014498:	08014509 	.word	0x08014509
 801449c:	08014509 	.word	0x08014509
 80144a0:	08014509 	.word	0x08014509
 80144a4:	08014509 	.word	0x08014509
 80144a8:	08014509 	.word	0x08014509
 80144ac:	08014509 	.word	0x08014509
 80144b0:	08014509 	.word	0x08014509
 80144b4:	080144f9 	.word	0x080144f9
 80144b8:	08014509 	.word	0x08014509
 80144bc:	08014509 	.word	0x08014509
 80144c0:	08014509 	.word	0x08014509
 80144c4:	08014509 	.word	0x08014509
 80144c8:	08014509 	.word	0x08014509
 80144cc:	08014509 	.word	0x08014509
 80144d0:	08014509 	.word	0x08014509
 80144d4:	08014501 	.word	0x08014501
 80144d8:	2301      	movs	r3, #1
 80144da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144de:	e0d6      	b.n	801468e <UART_SetConfig+0x7ae>
 80144e0:	2304      	movs	r3, #4
 80144e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144e6:	e0d2      	b.n	801468e <UART_SetConfig+0x7ae>
 80144e8:	2308      	movs	r3, #8
 80144ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144ee:	e0ce      	b.n	801468e <UART_SetConfig+0x7ae>
 80144f0:	2310      	movs	r3, #16
 80144f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144f6:	e0ca      	b.n	801468e <UART_SetConfig+0x7ae>
 80144f8:	2320      	movs	r3, #32
 80144fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144fe:	e0c6      	b.n	801468e <UART_SetConfig+0x7ae>
 8014500:	2340      	movs	r3, #64	@ 0x40
 8014502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014506:	e0c2      	b.n	801468e <UART_SetConfig+0x7ae>
 8014508:	2380      	movs	r3, #128	@ 0x80
 801450a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801450e:	e0be      	b.n	801468e <UART_SetConfig+0x7ae>
 8014510:	40011400 	.word	0x40011400
 8014514:	58024400 	.word	0x58024400
 8014518:	40007800 	.word	0x40007800
 801451c:	40007c00 	.word	0x40007c00
 8014520:	40011800 	.word	0x40011800
 8014524:	697b      	ldr	r3, [r7, #20]
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	4aad      	ldr	r2, [pc, #692]	@ (80147e0 <UART_SetConfig+0x900>)
 801452a:	4293      	cmp	r3, r2
 801452c:	d176      	bne.n	801461c <UART_SetConfig+0x73c>
 801452e:	4bad      	ldr	r3, [pc, #692]	@ (80147e4 <UART_SetConfig+0x904>)
 8014530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014532:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014536:	2b28      	cmp	r3, #40	@ 0x28
 8014538:	d86c      	bhi.n	8014614 <UART_SetConfig+0x734>
 801453a:	a201      	add	r2, pc, #4	@ (adr r2, 8014540 <UART_SetConfig+0x660>)
 801453c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014540:	080145e5 	.word	0x080145e5
 8014544:	08014615 	.word	0x08014615
 8014548:	08014615 	.word	0x08014615
 801454c:	08014615 	.word	0x08014615
 8014550:	08014615 	.word	0x08014615
 8014554:	08014615 	.word	0x08014615
 8014558:	08014615 	.word	0x08014615
 801455c:	08014615 	.word	0x08014615
 8014560:	080145ed 	.word	0x080145ed
 8014564:	08014615 	.word	0x08014615
 8014568:	08014615 	.word	0x08014615
 801456c:	08014615 	.word	0x08014615
 8014570:	08014615 	.word	0x08014615
 8014574:	08014615 	.word	0x08014615
 8014578:	08014615 	.word	0x08014615
 801457c:	08014615 	.word	0x08014615
 8014580:	080145f5 	.word	0x080145f5
 8014584:	08014615 	.word	0x08014615
 8014588:	08014615 	.word	0x08014615
 801458c:	08014615 	.word	0x08014615
 8014590:	08014615 	.word	0x08014615
 8014594:	08014615 	.word	0x08014615
 8014598:	08014615 	.word	0x08014615
 801459c:	08014615 	.word	0x08014615
 80145a0:	080145fd 	.word	0x080145fd
 80145a4:	08014615 	.word	0x08014615
 80145a8:	08014615 	.word	0x08014615
 80145ac:	08014615 	.word	0x08014615
 80145b0:	08014615 	.word	0x08014615
 80145b4:	08014615 	.word	0x08014615
 80145b8:	08014615 	.word	0x08014615
 80145bc:	08014615 	.word	0x08014615
 80145c0:	08014605 	.word	0x08014605
 80145c4:	08014615 	.word	0x08014615
 80145c8:	08014615 	.word	0x08014615
 80145cc:	08014615 	.word	0x08014615
 80145d0:	08014615 	.word	0x08014615
 80145d4:	08014615 	.word	0x08014615
 80145d8:	08014615 	.word	0x08014615
 80145dc:	08014615 	.word	0x08014615
 80145e0:	0801460d 	.word	0x0801460d
 80145e4:	2301      	movs	r3, #1
 80145e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145ea:	e050      	b.n	801468e <UART_SetConfig+0x7ae>
 80145ec:	2304      	movs	r3, #4
 80145ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145f2:	e04c      	b.n	801468e <UART_SetConfig+0x7ae>
 80145f4:	2308      	movs	r3, #8
 80145f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145fa:	e048      	b.n	801468e <UART_SetConfig+0x7ae>
 80145fc:	2310      	movs	r3, #16
 80145fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014602:	e044      	b.n	801468e <UART_SetConfig+0x7ae>
 8014604:	2320      	movs	r3, #32
 8014606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801460a:	e040      	b.n	801468e <UART_SetConfig+0x7ae>
 801460c:	2340      	movs	r3, #64	@ 0x40
 801460e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014612:	e03c      	b.n	801468e <UART_SetConfig+0x7ae>
 8014614:	2380      	movs	r3, #128	@ 0x80
 8014616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801461a:	e038      	b.n	801468e <UART_SetConfig+0x7ae>
 801461c:	697b      	ldr	r3, [r7, #20]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	4a71      	ldr	r2, [pc, #452]	@ (80147e8 <UART_SetConfig+0x908>)
 8014622:	4293      	cmp	r3, r2
 8014624:	d130      	bne.n	8014688 <UART_SetConfig+0x7a8>
 8014626:	4b6f      	ldr	r3, [pc, #444]	@ (80147e4 <UART_SetConfig+0x904>)
 8014628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801462a:	f003 0307 	and.w	r3, r3, #7
 801462e:	2b05      	cmp	r3, #5
 8014630:	d826      	bhi.n	8014680 <UART_SetConfig+0x7a0>
 8014632:	a201      	add	r2, pc, #4	@ (adr r2, 8014638 <UART_SetConfig+0x758>)
 8014634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014638:	08014651 	.word	0x08014651
 801463c:	08014659 	.word	0x08014659
 8014640:	08014661 	.word	0x08014661
 8014644:	08014669 	.word	0x08014669
 8014648:	08014671 	.word	0x08014671
 801464c:	08014679 	.word	0x08014679
 8014650:	2302      	movs	r3, #2
 8014652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014656:	e01a      	b.n	801468e <UART_SetConfig+0x7ae>
 8014658:	2304      	movs	r3, #4
 801465a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801465e:	e016      	b.n	801468e <UART_SetConfig+0x7ae>
 8014660:	2308      	movs	r3, #8
 8014662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014666:	e012      	b.n	801468e <UART_SetConfig+0x7ae>
 8014668:	2310      	movs	r3, #16
 801466a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801466e:	e00e      	b.n	801468e <UART_SetConfig+0x7ae>
 8014670:	2320      	movs	r3, #32
 8014672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014676:	e00a      	b.n	801468e <UART_SetConfig+0x7ae>
 8014678:	2340      	movs	r3, #64	@ 0x40
 801467a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801467e:	e006      	b.n	801468e <UART_SetConfig+0x7ae>
 8014680:	2380      	movs	r3, #128	@ 0x80
 8014682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014686:	e002      	b.n	801468e <UART_SetConfig+0x7ae>
 8014688:	2380      	movs	r3, #128	@ 0x80
 801468a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801468e:	697b      	ldr	r3, [r7, #20]
 8014690:	681b      	ldr	r3, [r3, #0]
 8014692:	4a55      	ldr	r2, [pc, #340]	@ (80147e8 <UART_SetConfig+0x908>)
 8014694:	4293      	cmp	r3, r2
 8014696:	f040 80f8 	bne.w	801488a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801469a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801469e:	2b20      	cmp	r3, #32
 80146a0:	dc46      	bgt.n	8014730 <UART_SetConfig+0x850>
 80146a2:	2b02      	cmp	r3, #2
 80146a4:	db75      	blt.n	8014792 <UART_SetConfig+0x8b2>
 80146a6:	3b02      	subs	r3, #2
 80146a8:	2b1e      	cmp	r3, #30
 80146aa:	d872      	bhi.n	8014792 <UART_SetConfig+0x8b2>
 80146ac:	a201      	add	r2, pc, #4	@ (adr r2, 80146b4 <UART_SetConfig+0x7d4>)
 80146ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146b2:	bf00      	nop
 80146b4:	08014737 	.word	0x08014737
 80146b8:	08014793 	.word	0x08014793
 80146bc:	0801473f 	.word	0x0801473f
 80146c0:	08014793 	.word	0x08014793
 80146c4:	08014793 	.word	0x08014793
 80146c8:	08014793 	.word	0x08014793
 80146cc:	0801474f 	.word	0x0801474f
 80146d0:	08014793 	.word	0x08014793
 80146d4:	08014793 	.word	0x08014793
 80146d8:	08014793 	.word	0x08014793
 80146dc:	08014793 	.word	0x08014793
 80146e0:	08014793 	.word	0x08014793
 80146e4:	08014793 	.word	0x08014793
 80146e8:	08014793 	.word	0x08014793
 80146ec:	0801475f 	.word	0x0801475f
 80146f0:	08014793 	.word	0x08014793
 80146f4:	08014793 	.word	0x08014793
 80146f8:	08014793 	.word	0x08014793
 80146fc:	08014793 	.word	0x08014793
 8014700:	08014793 	.word	0x08014793
 8014704:	08014793 	.word	0x08014793
 8014708:	08014793 	.word	0x08014793
 801470c:	08014793 	.word	0x08014793
 8014710:	08014793 	.word	0x08014793
 8014714:	08014793 	.word	0x08014793
 8014718:	08014793 	.word	0x08014793
 801471c:	08014793 	.word	0x08014793
 8014720:	08014793 	.word	0x08014793
 8014724:	08014793 	.word	0x08014793
 8014728:	08014793 	.word	0x08014793
 801472c:	08014785 	.word	0x08014785
 8014730:	2b40      	cmp	r3, #64	@ 0x40
 8014732:	d02a      	beq.n	801478a <UART_SetConfig+0x8aa>
 8014734:	e02d      	b.n	8014792 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8014736:	f7fc fd53 	bl	80111e0 <HAL_RCCEx_GetD3PCLK1Freq>
 801473a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801473c:	e02f      	b.n	801479e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801473e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014742:	4618      	mov	r0, r3
 8014744:	f7fc fd62 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801474a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801474c:	e027      	b.n	801479e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801474e:	f107 0318 	add.w	r3, r7, #24
 8014752:	4618      	mov	r0, r3
 8014754:	f7fc feae 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014758:	69fb      	ldr	r3, [r7, #28]
 801475a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801475c:	e01f      	b.n	801479e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801475e:	4b21      	ldr	r3, [pc, #132]	@ (80147e4 <UART_SetConfig+0x904>)
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	f003 0320 	and.w	r3, r3, #32
 8014766:	2b00      	cmp	r3, #0
 8014768:	d009      	beq.n	801477e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801476a:	4b1e      	ldr	r3, [pc, #120]	@ (80147e4 <UART_SetConfig+0x904>)
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	08db      	lsrs	r3, r3, #3
 8014770:	f003 0303 	and.w	r3, r3, #3
 8014774:	4a1d      	ldr	r2, [pc, #116]	@ (80147ec <UART_SetConfig+0x90c>)
 8014776:	fa22 f303 	lsr.w	r3, r2, r3
 801477a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801477c:	e00f      	b.n	801479e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801477e:	4b1b      	ldr	r3, [pc, #108]	@ (80147ec <UART_SetConfig+0x90c>)
 8014780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014782:	e00c      	b.n	801479e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014784:	4b1a      	ldr	r3, [pc, #104]	@ (80147f0 <UART_SetConfig+0x910>)
 8014786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014788:	e009      	b.n	801479e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801478a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801478e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014790:	e005      	b.n	801479e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8014792:	2300      	movs	r3, #0
 8014794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014796:	2301      	movs	r3, #1
 8014798:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801479c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801479e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	f000 81ee 	beq.w	8014b82 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80147a6:	697b      	ldr	r3, [r7, #20]
 80147a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80147aa:	4a12      	ldr	r2, [pc, #72]	@ (80147f4 <UART_SetConfig+0x914>)
 80147ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147b0:	461a      	mov	r2, r3
 80147b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80147b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80147b8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80147ba:	697b      	ldr	r3, [r7, #20]
 80147bc:	685a      	ldr	r2, [r3, #4]
 80147be:	4613      	mov	r3, r2
 80147c0:	005b      	lsls	r3, r3, #1
 80147c2:	4413      	add	r3, r2
 80147c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80147c6:	429a      	cmp	r2, r3
 80147c8:	d305      	bcc.n	80147d6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80147ca:	697b      	ldr	r3, [r7, #20]
 80147cc:	685b      	ldr	r3, [r3, #4]
 80147ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80147d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80147d2:	429a      	cmp	r2, r3
 80147d4:	d910      	bls.n	80147f8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80147d6:	2301      	movs	r3, #1
 80147d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80147dc:	e1d1      	b.n	8014b82 <UART_SetConfig+0xca2>
 80147de:	bf00      	nop
 80147e0:	40011c00 	.word	0x40011c00
 80147e4:	58024400 	.word	0x58024400
 80147e8:	58000c00 	.word	0x58000c00
 80147ec:	03d09000 	.word	0x03d09000
 80147f0:	003d0900 	.word	0x003d0900
 80147f4:	0801f408 	.word	0x0801f408
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80147f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80147fa:	2200      	movs	r2, #0
 80147fc:	60bb      	str	r3, [r7, #8]
 80147fe:	60fa      	str	r2, [r7, #12]
 8014800:	697b      	ldr	r3, [r7, #20]
 8014802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014804:	4ac0      	ldr	r2, [pc, #768]	@ (8014b08 <UART_SetConfig+0xc28>)
 8014806:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801480a:	b29b      	uxth	r3, r3
 801480c:	2200      	movs	r2, #0
 801480e:	603b      	str	r3, [r7, #0]
 8014810:	607a      	str	r2, [r7, #4]
 8014812:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014816:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801481a:	f7eb ff9d 	bl	8000758 <__aeabi_uldivmod>
 801481e:	4602      	mov	r2, r0
 8014820:	460b      	mov	r3, r1
 8014822:	4610      	mov	r0, r2
 8014824:	4619      	mov	r1, r3
 8014826:	f04f 0200 	mov.w	r2, #0
 801482a:	f04f 0300 	mov.w	r3, #0
 801482e:	020b      	lsls	r3, r1, #8
 8014830:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014834:	0202      	lsls	r2, r0, #8
 8014836:	6979      	ldr	r1, [r7, #20]
 8014838:	6849      	ldr	r1, [r1, #4]
 801483a:	0849      	lsrs	r1, r1, #1
 801483c:	2000      	movs	r0, #0
 801483e:	460c      	mov	r4, r1
 8014840:	4605      	mov	r5, r0
 8014842:	eb12 0804 	adds.w	r8, r2, r4
 8014846:	eb43 0905 	adc.w	r9, r3, r5
 801484a:	697b      	ldr	r3, [r7, #20]
 801484c:	685b      	ldr	r3, [r3, #4]
 801484e:	2200      	movs	r2, #0
 8014850:	469a      	mov	sl, r3
 8014852:	4693      	mov	fp, r2
 8014854:	4652      	mov	r2, sl
 8014856:	465b      	mov	r3, fp
 8014858:	4640      	mov	r0, r8
 801485a:	4649      	mov	r1, r9
 801485c:	f7eb ff7c 	bl	8000758 <__aeabi_uldivmod>
 8014860:	4602      	mov	r2, r0
 8014862:	460b      	mov	r3, r1
 8014864:	4613      	mov	r3, r2
 8014866:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801486a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801486e:	d308      	bcc.n	8014882 <UART_SetConfig+0x9a2>
 8014870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014876:	d204      	bcs.n	8014882 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8014878:	697b      	ldr	r3, [r7, #20]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801487e:	60da      	str	r2, [r3, #12]
 8014880:	e17f      	b.n	8014b82 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8014882:	2301      	movs	r3, #1
 8014884:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014888:	e17b      	b.n	8014b82 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801488a:	697b      	ldr	r3, [r7, #20]
 801488c:	69db      	ldr	r3, [r3, #28]
 801488e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014892:	f040 80bd 	bne.w	8014a10 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8014896:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801489a:	2b20      	cmp	r3, #32
 801489c:	dc48      	bgt.n	8014930 <UART_SetConfig+0xa50>
 801489e:	2b00      	cmp	r3, #0
 80148a0:	db7b      	blt.n	801499a <UART_SetConfig+0xaba>
 80148a2:	2b20      	cmp	r3, #32
 80148a4:	d879      	bhi.n	801499a <UART_SetConfig+0xaba>
 80148a6:	a201      	add	r2, pc, #4	@ (adr r2, 80148ac <UART_SetConfig+0x9cc>)
 80148a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148ac:	08014937 	.word	0x08014937
 80148b0:	0801493f 	.word	0x0801493f
 80148b4:	0801499b 	.word	0x0801499b
 80148b8:	0801499b 	.word	0x0801499b
 80148bc:	08014947 	.word	0x08014947
 80148c0:	0801499b 	.word	0x0801499b
 80148c4:	0801499b 	.word	0x0801499b
 80148c8:	0801499b 	.word	0x0801499b
 80148cc:	08014957 	.word	0x08014957
 80148d0:	0801499b 	.word	0x0801499b
 80148d4:	0801499b 	.word	0x0801499b
 80148d8:	0801499b 	.word	0x0801499b
 80148dc:	0801499b 	.word	0x0801499b
 80148e0:	0801499b 	.word	0x0801499b
 80148e4:	0801499b 	.word	0x0801499b
 80148e8:	0801499b 	.word	0x0801499b
 80148ec:	08014967 	.word	0x08014967
 80148f0:	0801499b 	.word	0x0801499b
 80148f4:	0801499b 	.word	0x0801499b
 80148f8:	0801499b 	.word	0x0801499b
 80148fc:	0801499b 	.word	0x0801499b
 8014900:	0801499b 	.word	0x0801499b
 8014904:	0801499b 	.word	0x0801499b
 8014908:	0801499b 	.word	0x0801499b
 801490c:	0801499b 	.word	0x0801499b
 8014910:	0801499b 	.word	0x0801499b
 8014914:	0801499b 	.word	0x0801499b
 8014918:	0801499b 	.word	0x0801499b
 801491c:	0801499b 	.word	0x0801499b
 8014920:	0801499b 	.word	0x0801499b
 8014924:	0801499b 	.word	0x0801499b
 8014928:	0801499b 	.word	0x0801499b
 801492c:	0801498d 	.word	0x0801498d
 8014930:	2b40      	cmp	r3, #64	@ 0x40
 8014932:	d02e      	beq.n	8014992 <UART_SetConfig+0xab2>
 8014934:	e031      	b.n	801499a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014936:	f7fa fd73 	bl	800f420 <HAL_RCC_GetPCLK1Freq>
 801493a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801493c:	e033      	b.n	80149a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801493e:	f7fa fd85 	bl	800f44c <HAL_RCC_GetPCLK2Freq>
 8014942:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014944:	e02f      	b.n	80149a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801494a:	4618      	mov	r0, r3
 801494c:	f7fc fc5e 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014954:	e027      	b.n	80149a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014956:	f107 0318 	add.w	r3, r7, #24
 801495a:	4618      	mov	r0, r3
 801495c:	f7fc fdaa 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014960:	69fb      	ldr	r3, [r7, #28]
 8014962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014964:	e01f      	b.n	80149a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014966:	4b69      	ldr	r3, [pc, #420]	@ (8014b0c <UART_SetConfig+0xc2c>)
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	f003 0320 	and.w	r3, r3, #32
 801496e:	2b00      	cmp	r3, #0
 8014970:	d009      	beq.n	8014986 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014972:	4b66      	ldr	r3, [pc, #408]	@ (8014b0c <UART_SetConfig+0xc2c>)
 8014974:	681b      	ldr	r3, [r3, #0]
 8014976:	08db      	lsrs	r3, r3, #3
 8014978:	f003 0303 	and.w	r3, r3, #3
 801497c:	4a64      	ldr	r2, [pc, #400]	@ (8014b10 <UART_SetConfig+0xc30>)
 801497e:	fa22 f303 	lsr.w	r3, r2, r3
 8014982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014984:	e00f      	b.n	80149a6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8014986:	4b62      	ldr	r3, [pc, #392]	@ (8014b10 <UART_SetConfig+0xc30>)
 8014988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801498a:	e00c      	b.n	80149a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801498c:	4b61      	ldr	r3, [pc, #388]	@ (8014b14 <UART_SetConfig+0xc34>)
 801498e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014990:	e009      	b.n	80149a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014998:	e005      	b.n	80149a6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 801499a:	2300      	movs	r3, #0
 801499c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801499e:	2301      	movs	r3, #1
 80149a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80149a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80149a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	f000 80ea 	beq.w	8014b82 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80149ae:	697b      	ldr	r3, [r7, #20]
 80149b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80149b2:	4a55      	ldr	r2, [pc, #340]	@ (8014b08 <UART_SetConfig+0xc28>)
 80149b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80149b8:	461a      	mov	r2, r3
 80149ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80149c0:	005a      	lsls	r2, r3, #1
 80149c2:	697b      	ldr	r3, [r7, #20]
 80149c4:	685b      	ldr	r3, [r3, #4]
 80149c6:	085b      	lsrs	r3, r3, #1
 80149c8:	441a      	add	r2, r3
 80149ca:	697b      	ldr	r3, [r7, #20]
 80149cc:	685b      	ldr	r3, [r3, #4]
 80149ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80149d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80149d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149d6:	2b0f      	cmp	r3, #15
 80149d8:	d916      	bls.n	8014a08 <UART_SetConfig+0xb28>
 80149da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80149e0:	d212      	bcs.n	8014a08 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80149e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149e4:	b29b      	uxth	r3, r3
 80149e6:	f023 030f 	bic.w	r3, r3, #15
 80149ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80149ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149ee:	085b      	lsrs	r3, r3, #1
 80149f0:	b29b      	uxth	r3, r3
 80149f2:	f003 0307 	and.w	r3, r3, #7
 80149f6:	b29a      	uxth	r2, r3
 80149f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80149fa:	4313      	orrs	r3, r2
 80149fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80149fe:	697b      	ldr	r3, [r7, #20]
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014a04:	60da      	str	r2, [r3, #12]
 8014a06:	e0bc      	b.n	8014b82 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014a08:	2301      	movs	r3, #1
 8014a0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014a0e:	e0b8      	b.n	8014b82 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8014a10:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014a14:	2b20      	cmp	r3, #32
 8014a16:	dc4b      	bgt.n	8014ab0 <UART_SetConfig+0xbd0>
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	f2c0 8087 	blt.w	8014b2c <UART_SetConfig+0xc4c>
 8014a1e:	2b20      	cmp	r3, #32
 8014a20:	f200 8084 	bhi.w	8014b2c <UART_SetConfig+0xc4c>
 8014a24:	a201      	add	r2, pc, #4	@ (adr r2, 8014a2c <UART_SetConfig+0xb4c>)
 8014a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a2a:	bf00      	nop
 8014a2c:	08014ab7 	.word	0x08014ab7
 8014a30:	08014abf 	.word	0x08014abf
 8014a34:	08014b2d 	.word	0x08014b2d
 8014a38:	08014b2d 	.word	0x08014b2d
 8014a3c:	08014ac7 	.word	0x08014ac7
 8014a40:	08014b2d 	.word	0x08014b2d
 8014a44:	08014b2d 	.word	0x08014b2d
 8014a48:	08014b2d 	.word	0x08014b2d
 8014a4c:	08014ad7 	.word	0x08014ad7
 8014a50:	08014b2d 	.word	0x08014b2d
 8014a54:	08014b2d 	.word	0x08014b2d
 8014a58:	08014b2d 	.word	0x08014b2d
 8014a5c:	08014b2d 	.word	0x08014b2d
 8014a60:	08014b2d 	.word	0x08014b2d
 8014a64:	08014b2d 	.word	0x08014b2d
 8014a68:	08014b2d 	.word	0x08014b2d
 8014a6c:	08014ae7 	.word	0x08014ae7
 8014a70:	08014b2d 	.word	0x08014b2d
 8014a74:	08014b2d 	.word	0x08014b2d
 8014a78:	08014b2d 	.word	0x08014b2d
 8014a7c:	08014b2d 	.word	0x08014b2d
 8014a80:	08014b2d 	.word	0x08014b2d
 8014a84:	08014b2d 	.word	0x08014b2d
 8014a88:	08014b2d 	.word	0x08014b2d
 8014a8c:	08014b2d 	.word	0x08014b2d
 8014a90:	08014b2d 	.word	0x08014b2d
 8014a94:	08014b2d 	.word	0x08014b2d
 8014a98:	08014b2d 	.word	0x08014b2d
 8014a9c:	08014b2d 	.word	0x08014b2d
 8014aa0:	08014b2d 	.word	0x08014b2d
 8014aa4:	08014b2d 	.word	0x08014b2d
 8014aa8:	08014b2d 	.word	0x08014b2d
 8014aac:	08014b1f 	.word	0x08014b1f
 8014ab0:	2b40      	cmp	r3, #64	@ 0x40
 8014ab2:	d037      	beq.n	8014b24 <UART_SetConfig+0xc44>
 8014ab4:	e03a      	b.n	8014b2c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014ab6:	f7fa fcb3 	bl	800f420 <HAL_RCC_GetPCLK1Freq>
 8014aba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014abc:	e03c      	b.n	8014b38 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014abe:	f7fa fcc5 	bl	800f44c <HAL_RCC_GetPCLK2Freq>
 8014ac2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014ac4:	e038      	b.n	8014b38 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014aca:	4618      	mov	r0, r3
 8014acc:	f7fc fb9e 	bl	801120c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014ad4:	e030      	b.n	8014b38 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014ad6:	f107 0318 	add.w	r3, r7, #24
 8014ada:	4618      	mov	r0, r3
 8014adc:	f7fc fcea 	bl	80114b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014ae0:	69fb      	ldr	r3, [r7, #28]
 8014ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014ae4:	e028      	b.n	8014b38 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014ae6:	4b09      	ldr	r3, [pc, #36]	@ (8014b0c <UART_SetConfig+0xc2c>)
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	f003 0320 	and.w	r3, r3, #32
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d012      	beq.n	8014b18 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014af2:	4b06      	ldr	r3, [pc, #24]	@ (8014b0c <UART_SetConfig+0xc2c>)
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	08db      	lsrs	r3, r3, #3
 8014af8:	f003 0303 	and.w	r3, r3, #3
 8014afc:	4a04      	ldr	r2, [pc, #16]	@ (8014b10 <UART_SetConfig+0xc30>)
 8014afe:	fa22 f303 	lsr.w	r3, r2, r3
 8014b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014b04:	e018      	b.n	8014b38 <UART_SetConfig+0xc58>
 8014b06:	bf00      	nop
 8014b08:	0801f408 	.word	0x0801f408
 8014b0c:	58024400 	.word	0x58024400
 8014b10:	03d09000 	.word	0x03d09000
 8014b14:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014b18:	4b24      	ldr	r3, [pc, #144]	@ (8014bac <UART_SetConfig+0xccc>)
 8014b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b1c:	e00c      	b.n	8014b38 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014b1e:	4b24      	ldr	r3, [pc, #144]	@ (8014bb0 <UART_SetConfig+0xcd0>)
 8014b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b22:	e009      	b.n	8014b38 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014b24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b2a:	e005      	b.n	8014b38 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014b30:	2301      	movs	r3, #1
 8014b32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014b36:	bf00      	nop
    }

    if (pclk != 0U)
 8014b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d021      	beq.n	8014b82 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014b3e:	697b      	ldr	r3, [r7, #20]
 8014b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b42:	4a1c      	ldr	r2, [pc, #112]	@ (8014bb4 <UART_SetConfig+0xcd4>)
 8014b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014b48:	461a      	mov	r2, r3
 8014b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b4c:	fbb3 f2f2 	udiv	r2, r3, r2
 8014b50:	697b      	ldr	r3, [r7, #20]
 8014b52:	685b      	ldr	r3, [r3, #4]
 8014b54:	085b      	lsrs	r3, r3, #1
 8014b56:	441a      	add	r2, r3
 8014b58:	697b      	ldr	r3, [r7, #20]
 8014b5a:	685b      	ldr	r3, [r3, #4]
 8014b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014b60:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b64:	2b0f      	cmp	r3, #15
 8014b66:	d909      	bls.n	8014b7c <UART_SetConfig+0xc9c>
 8014b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014b6e:	d205      	bcs.n	8014b7c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b72:	b29a      	uxth	r2, r3
 8014b74:	697b      	ldr	r3, [r7, #20]
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	60da      	str	r2, [r3, #12]
 8014b7a:	e002      	b.n	8014b82 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014b7c:	2301      	movs	r3, #1
 8014b7e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014b82:	697b      	ldr	r3, [r7, #20]
 8014b84:	2201      	movs	r2, #1
 8014b86:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014b8a:	697b      	ldr	r3, [r7, #20]
 8014b8c:	2201      	movs	r2, #1
 8014b8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014b92:	697b      	ldr	r3, [r7, #20]
 8014b94:	2200      	movs	r2, #0
 8014b96:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014b98:	697b      	ldr	r3, [r7, #20]
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014b9e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014ba2:	4618      	mov	r0, r3
 8014ba4:	3748      	adds	r7, #72	@ 0x48
 8014ba6:	46bd      	mov	sp, r7
 8014ba8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014bac:	03d09000 	.word	0x03d09000
 8014bb0:	003d0900 	.word	0x003d0900
 8014bb4:	0801f408 	.word	0x0801f408

08014bb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014bb8:	b480      	push	{r7}
 8014bba:	b083      	sub	sp, #12
 8014bbc:	af00      	add	r7, sp, #0
 8014bbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014bc4:	f003 0308 	and.w	r3, r3, #8
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	d00a      	beq.n	8014be2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	681b      	ldr	r3, [r3, #0]
 8014bd0:	685b      	ldr	r3, [r3, #4]
 8014bd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	430a      	orrs	r2, r1
 8014be0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014be6:	f003 0301 	and.w	r3, r3, #1
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d00a      	beq.n	8014c04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	681b      	ldr	r3, [r3, #0]
 8014bf2:	685b      	ldr	r3, [r3, #4]
 8014bf4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	430a      	orrs	r2, r1
 8014c02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c08:	f003 0302 	and.w	r3, r3, #2
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d00a      	beq.n	8014c26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	685b      	ldr	r3, [r3, #4]
 8014c16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	681b      	ldr	r3, [r3, #0]
 8014c22:	430a      	orrs	r2, r1
 8014c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c2a:	f003 0304 	and.w	r3, r3, #4
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d00a      	beq.n	8014c48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	681b      	ldr	r3, [r3, #0]
 8014c36:	685b      	ldr	r3, [r3, #4]
 8014c38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	681b      	ldr	r3, [r3, #0]
 8014c44:	430a      	orrs	r2, r1
 8014c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c4c:	f003 0310 	and.w	r3, r3, #16
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d00a      	beq.n	8014c6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	689b      	ldr	r3, [r3, #8]
 8014c5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	430a      	orrs	r2, r1
 8014c68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c6e:	f003 0320 	and.w	r3, r3, #32
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d00a      	beq.n	8014c8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	681b      	ldr	r3, [r3, #0]
 8014c7a:	689b      	ldr	r3, [r3, #8]
 8014c7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	681b      	ldr	r3, [r3, #0]
 8014c88:	430a      	orrs	r2, r1
 8014c8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d01a      	beq.n	8014cce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	685b      	ldr	r3, [r3, #4]
 8014c9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	430a      	orrs	r2, r1
 8014cac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014cb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014cb6:	d10a      	bne.n	8014cce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	685b      	ldr	r3, [r3, #4]
 8014cbe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	430a      	orrs	r2, r1
 8014ccc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d00a      	beq.n	8014cf0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	685b      	ldr	r3, [r3, #4]
 8014ce0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	430a      	orrs	r2, r1
 8014cee:	605a      	str	r2, [r3, #4]
  }
}
 8014cf0:	bf00      	nop
 8014cf2:	370c      	adds	r7, #12
 8014cf4:	46bd      	mov	sp, r7
 8014cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cfa:	4770      	bx	lr

08014cfc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	b098      	sub	sp, #96	@ 0x60
 8014d00:	af02      	add	r7, sp, #8
 8014d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	2200      	movs	r2, #0
 8014d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014d0c:	f7f0 fece 	bl	8005aac <HAL_GetTick>
 8014d10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	f003 0308 	and.w	r3, r3, #8
 8014d1c:	2b08      	cmp	r3, #8
 8014d1e:	d12f      	bne.n	8014d80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014d20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014d24:	9300      	str	r3, [sp, #0]
 8014d26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014d28:	2200      	movs	r2, #0
 8014d2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8014d2e:	6878      	ldr	r0, [r7, #4]
 8014d30:	f000 f88e 	bl	8014e50 <UART_WaitOnFlagUntilTimeout>
 8014d34:	4603      	mov	r3, r0
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d022      	beq.n	8014d80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d42:	e853 3f00 	ldrex	r3, [r3]
 8014d46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014d4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	461a      	mov	r2, r3
 8014d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8014d5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014d5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014d60:	e841 2300 	strex	r3, r2, [r1]
 8014d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d1e6      	bne.n	8014d3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	2220      	movs	r2, #32
 8014d70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	2200      	movs	r2, #0
 8014d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014d7c:	2303      	movs	r3, #3
 8014d7e:	e063      	b.n	8014e48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	f003 0304 	and.w	r3, r3, #4
 8014d8a:	2b04      	cmp	r3, #4
 8014d8c:	d149      	bne.n	8014e22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014d8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014d92:	9300      	str	r3, [sp, #0]
 8014d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014d96:	2200      	movs	r2, #0
 8014d98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8014d9c:	6878      	ldr	r0, [r7, #4]
 8014d9e:	f000 f857 	bl	8014e50 <UART_WaitOnFlagUntilTimeout>
 8014da2:	4603      	mov	r3, r0
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d03c      	beq.n	8014e22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014db0:	e853 3f00 	ldrex	r3, [r3]
 8014db4:	623b      	str	r3, [r7, #32]
   return(result);
 8014db6:	6a3b      	ldr	r3, [r7, #32]
 8014db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	681b      	ldr	r3, [r3, #0]
 8014dc2:	461a      	mov	r2, r3
 8014dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014dc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8014dc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014dcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dce:	e841 2300 	strex	r3, r2, [r1]
 8014dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d1e6      	bne.n	8014da8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	3308      	adds	r3, #8
 8014de0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014de2:	693b      	ldr	r3, [r7, #16]
 8014de4:	e853 3f00 	ldrex	r3, [r3]
 8014de8:	60fb      	str	r3, [r7, #12]
   return(result);
 8014dea:	68fb      	ldr	r3, [r7, #12]
 8014dec:	f023 0301 	bic.w	r3, r3, #1
 8014df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	681b      	ldr	r3, [r3, #0]
 8014df6:	3308      	adds	r3, #8
 8014df8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014dfa:	61fa      	str	r2, [r7, #28]
 8014dfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dfe:	69b9      	ldr	r1, [r7, #24]
 8014e00:	69fa      	ldr	r2, [r7, #28]
 8014e02:	e841 2300 	strex	r3, r2, [r1]
 8014e06:	617b      	str	r3, [r7, #20]
   return(result);
 8014e08:	697b      	ldr	r3, [r7, #20]
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d1e5      	bne.n	8014dda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	2220      	movs	r2, #32
 8014e12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	2200      	movs	r2, #0
 8014e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014e1e:	2303      	movs	r3, #3
 8014e20:	e012      	b.n	8014e48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	2220      	movs	r2, #32
 8014e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	2220      	movs	r2, #32
 8014e2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	2200      	movs	r2, #0
 8014e36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	2200      	movs	r2, #0
 8014e3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	2200      	movs	r2, #0
 8014e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014e46:	2300      	movs	r3, #0
}
 8014e48:	4618      	mov	r0, r3
 8014e4a:	3758      	adds	r7, #88	@ 0x58
 8014e4c:	46bd      	mov	sp, r7
 8014e4e:	bd80      	pop	{r7, pc}

08014e50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014e50:	b580      	push	{r7, lr}
 8014e52:	b084      	sub	sp, #16
 8014e54:	af00      	add	r7, sp, #0
 8014e56:	60f8      	str	r0, [r7, #12]
 8014e58:	60b9      	str	r1, [r7, #8]
 8014e5a:	603b      	str	r3, [r7, #0]
 8014e5c:	4613      	mov	r3, r2
 8014e5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014e60:	e04f      	b.n	8014f02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014e62:	69bb      	ldr	r3, [r7, #24]
 8014e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e68:	d04b      	beq.n	8014f02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014e6a:	f7f0 fe1f 	bl	8005aac <HAL_GetTick>
 8014e6e:	4602      	mov	r2, r0
 8014e70:	683b      	ldr	r3, [r7, #0]
 8014e72:	1ad3      	subs	r3, r2, r3
 8014e74:	69ba      	ldr	r2, [r7, #24]
 8014e76:	429a      	cmp	r2, r3
 8014e78:	d302      	bcc.n	8014e80 <UART_WaitOnFlagUntilTimeout+0x30>
 8014e7a:	69bb      	ldr	r3, [r7, #24]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d101      	bne.n	8014e84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014e80:	2303      	movs	r3, #3
 8014e82:	e04e      	b.n	8014f22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014e84:	68fb      	ldr	r3, [r7, #12]
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	681b      	ldr	r3, [r3, #0]
 8014e8a:	f003 0304 	and.w	r3, r3, #4
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d037      	beq.n	8014f02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014e92:	68bb      	ldr	r3, [r7, #8]
 8014e94:	2b80      	cmp	r3, #128	@ 0x80
 8014e96:	d034      	beq.n	8014f02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014e98:	68bb      	ldr	r3, [r7, #8]
 8014e9a:	2b40      	cmp	r3, #64	@ 0x40
 8014e9c:	d031      	beq.n	8014f02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	69db      	ldr	r3, [r3, #28]
 8014ea4:	f003 0308 	and.w	r3, r3, #8
 8014ea8:	2b08      	cmp	r3, #8
 8014eaa:	d110      	bne.n	8014ece <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	2208      	movs	r2, #8
 8014eb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014eb4:	68f8      	ldr	r0, [r7, #12]
 8014eb6:	f000 f95b 	bl	8015170 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	2208      	movs	r2, #8
 8014ebe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8014eca:	2301      	movs	r3, #1
 8014ecc:	e029      	b.n	8014f22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014ece:	68fb      	ldr	r3, [r7, #12]
 8014ed0:	681b      	ldr	r3, [r3, #0]
 8014ed2:	69db      	ldr	r3, [r3, #28]
 8014ed4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014ed8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014edc:	d111      	bne.n	8014f02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014ee6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014ee8:	68f8      	ldr	r0, [r7, #12]
 8014eea:	f000 f941 	bl	8015170 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014eee:	68fb      	ldr	r3, [r7, #12]
 8014ef0:	2220      	movs	r2, #32
 8014ef2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	2200      	movs	r2, #0
 8014efa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8014efe:	2303      	movs	r3, #3
 8014f00:	e00f      	b.n	8014f22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	69da      	ldr	r2, [r3, #28]
 8014f08:	68bb      	ldr	r3, [r7, #8]
 8014f0a:	4013      	ands	r3, r2
 8014f0c:	68ba      	ldr	r2, [r7, #8]
 8014f0e:	429a      	cmp	r2, r3
 8014f10:	bf0c      	ite	eq
 8014f12:	2301      	moveq	r3, #1
 8014f14:	2300      	movne	r3, #0
 8014f16:	b2db      	uxtb	r3, r3
 8014f18:	461a      	mov	r2, r3
 8014f1a:	79fb      	ldrb	r3, [r7, #7]
 8014f1c:	429a      	cmp	r2, r3
 8014f1e:	d0a0      	beq.n	8014e62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014f20:	2300      	movs	r3, #0
}
 8014f22:	4618      	mov	r0, r3
 8014f24:	3710      	adds	r7, #16
 8014f26:	46bd      	mov	sp, r7
 8014f28:	bd80      	pop	{r7, pc}
	...

08014f2c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014f2c:	b480      	push	{r7}
 8014f2e:	b0a3      	sub	sp, #140	@ 0x8c
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	60f8      	str	r0, [r7, #12]
 8014f34:	60b9      	str	r1, [r7, #8]
 8014f36:	4613      	mov	r3, r2
 8014f38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	68ba      	ldr	r2, [r7, #8]
 8014f3e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8014f40:	68fb      	ldr	r3, [r7, #12]
 8014f42:	88fa      	ldrh	r2, [r7, #6]
 8014f44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	88fa      	ldrh	r2, [r7, #6]
 8014f4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	2200      	movs	r2, #0
 8014f54:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	689b      	ldr	r3, [r3, #8]
 8014f5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014f5e:	d10e      	bne.n	8014f7e <UART_Start_Receive_IT+0x52>
 8014f60:	68fb      	ldr	r3, [r7, #12]
 8014f62:	691b      	ldr	r3, [r3, #16]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d105      	bne.n	8014f74 <UART_Start_Receive_IT+0x48>
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8014f6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f72:	e02d      	b.n	8014fd0 <UART_Start_Receive_IT+0xa4>
 8014f74:	68fb      	ldr	r3, [r7, #12]
 8014f76:	22ff      	movs	r2, #255	@ 0xff
 8014f78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f7c:	e028      	b.n	8014fd0 <UART_Start_Receive_IT+0xa4>
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	689b      	ldr	r3, [r3, #8]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d10d      	bne.n	8014fa2 <UART_Start_Receive_IT+0x76>
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	691b      	ldr	r3, [r3, #16]
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d104      	bne.n	8014f98 <UART_Start_Receive_IT+0x6c>
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	22ff      	movs	r2, #255	@ 0xff
 8014f92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f96:	e01b      	b.n	8014fd0 <UART_Start_Receive_IT+0xa4>
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	227f      	movs	r2, #127	@ 0x7f
 8014f9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fa0:	e016      	b.n	8014fd0 <UART_Start_Receive_IT+0xa4>
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	689b      	ldr	r3, [r3, #8]
 8014fa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014faa:	d10d      	bne.n	8014fc8 <UART_Start_Receive_IT+0x9c>
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	691b      	ldr	r3, [r3, #16]
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d104      	bne.n	8014fbe <UART_Start_Receive_IT+0x92>
 8014fb4:	68fb      	ldr	r3, [r7, #12]
 8014fb6:	227f      	movs	r2, #127	@ 0x7f
 8014fb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fbc:	e008      	b.n	8014fd0 <UART_Start_Receive_IT+0xa4>
 8014fbe:	68fb      	ldr	r3, [r7, #12]
 8014fc0:	223f      	movs	r2, #63	@ 0x3f
 8014fc2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fc6:	e003      	b.n	8014fd0 <UART_Start_Receive_IT+0xa4>
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	2200      	movs	r2, #0
 8014fcc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014fd0:	68fb      	ldr	r3, [r7, #12]
 8014fd2:	2200      	movs	r2, #0
 8014fd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	2222      	movs	r2, #34	@ 0x22
 8014fdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	3308      	adds	r3, #8
 8014fe6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014fe8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014fea:	e853 3f00 	ldrex	r3, [r3]
 8014fee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8014ff0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014ff2:	f043 0301 	orr.w	r3, r3, #1
 8014ff6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	3308      	adds	r3, #8
 8015000:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015004:	673a      	str	r2, [r7, #112]	@ 0x70
 8015006:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015008:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801500a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801500c:	e841 2300 	strex	r3, r2, [r1]
 8015010:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8015012:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015014:	2b00      	cmp	r3, #0
 8015016:	d1e3      	bne.n	8014fe0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8015018:	68fb      	ldr	r3, [r7, #12]
 801501a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801501c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015020:	d14f      	bne.n	80150c2 <UART_Start_Receive_IT+0x196>
 8015022:	68fb      	ldr	r3, [r7, #12]
 8015024:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015028:	88fa      	ldrh	r2, [r7, #6]
 801502a:	429a      	cmp	r2, r3
 801502c:	d349      	bcc.n	80150c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801502e:	68fb      	ldr	r3, [r7, #12]
 8015030:	689b      	ldr	r3, [r3, #8]
 8015032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015036:	d107      	bne.n	8015048 <UART_Start_Receive_IT+0x11c>
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	691b      	ldr	r3, [r3, #16]
 801503c:	2b00      	cmp	r3, #0
 801503e:	d103      	bne.n	8015048 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8015040:	68fb      	ldr	r3, [r7, #12]
 8015042:	4a47      	ldr	r2, [pc, #284]	@ (8015160 <UART_Start_Receive_IT+0x234>)
 8015044:	675a      	str	r2, [r3, #116]	@ 0x74
 8015046:	e002      	b.n	801504e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	4a46      	ldr	r2, [pc, #280]	@ (8015164 <UART_Start_Receive_IT+0x238>)
 801504c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	691b      	ldr	r3, [r3, #16]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d01a      	beq.n	801508c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801505c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801505e:	e853 3f00 	ldrex	r3, [r3]
 8015062:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015064:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801506a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	461a      	mov	r2, r3
 8015074:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015078:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801507a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801507c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801507e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015080:	e841 2300 	strex	r3, r2, [r1]
 8015084:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8015086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015088:	2b00      	cmp	r3, #0
 801508a:	d1e4      	bne.n	8015056 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	3308      	adds	r3, #8
 8015092:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015096:	e853 3f00 	ldrex	r3, [r3]
 801509a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801509c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801509e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80150a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	3308      	adds	r3, #8
 80150aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80150ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80150ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80150b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80150b4:	e841 2300 	strex	r3, r2, [r1]
 80150b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80150ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d1e5      	bne.n	801508c <UART_Start_Receive_IT+0x160>
 80150c0:	e046      	b.n	8015150 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	689b      	ldr	r3, [r3, #8]
 80150c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80150ca:	d107      	bne.n	80150dc <UART_Start_Receive_IT+0x1b0>
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	691b      	ldr	r3, [r3, #16]
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d103      	bne.n	80150dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80150d4:	68fb      	ldr	r3, [r7, #12]
 80150d6:	4a24      	ldr	r2, [pc, #144]	@ (8015168 <UART_Start_Receive_IT+0x23c>)
 80150d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80150da:	e002      	b.n	80150e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	4a23      	ldr	r2, [pc, #140]	@ (801516c <UART_Start_Receive_IT+0x240>)
 80150e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80150e2:	68fb      	ldr	r3, [r7, #12]
 80150e4:	691b      	ldr	r3, [r3, #16]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d019      	beq.n	801511e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80150f2:	e853 3f00 	ldrex	r3, [r3]
 80150f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80150f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80150fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	461a      	mov	r2, r3
 8015106:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015108:	637b      	str	r3, [r7, #52]	@ 0x34
 801510a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801510c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801510e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015110:	e841 2300 	strex	r3, r2, [r1]
 8015114:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8015116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015118:	2b00      	cmp	r3, #0
 801511a:	d1e6      	bne.n	80150ea <UART_Start_Receive_IT+0x1be>
 801511c:	e018      	b.n	8015150 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015124:	697b      	ldr	r3, [r7, #20]
 8015126:	e853 3f00 	ldrex	r3, [r3]
 801512a:	613b      	str	r3, [r7, #16]
   return(result);
 801512c:	693b      	ldr	r3, [r7, #16]
 801512e:	f043 0320 	orr.w	r3, r3, #32
 8015132:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015134:	68fb      	ldr	r3, [r7, #12]
 8015136:	681b      	ldr	r3, [r3, #0]
 8015138:	461a      	mov	r2, r3
 801513a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801513c:	623b      	str	r3, [r7, #32]
 801513e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015140:	69f9      	ldr	r1, [r7, #28]
 8015142:	6a3a      	ldr	r2, [r7, #32]
 8015144:	e841 2300 	strex	r3, r2, [r1]
 8015148:	61bb      	str	r3, [r7, #24]
   return(result);
 801514a:	69bb      	ldr	r3, [r7, #24]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d1e6      	bne.n	801511e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8015150:	2300      	movs	r3, #0
}
 8015152:	4618      	mov	r0, r3
 8015154:	378c      	adds	r7, #140	@ 0x8c
 8015156:	46bd      	mov	sp, r7
 8015158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801515c:	4770      	bx	lr
 801515e:	bf00      	nop
 8015160:	0801598d 	.word	0x0801598d
 8015164:	08015629 	.word	0x08015629
 8015168:	08015471 	.word	0x08015471
 801516c:	080152b9 	.word	0x080152b9

08015170 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015170:	b480      	push	{r7}
 8015172:	b095      	sub	sp, #84	@ 0x54
 8015174:	af00      	add	r7, sp, #0
 8015176:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801517e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015180:	e853 3f00 	ldrex	r3, [r3]
 8015184:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015188:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801518c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	461a      	mov	r2, r3
 8015194:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015196:	643b      	str	r3, [r7, #64]	@ 0x40
 8015198:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801519a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801519c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801519e:	e841 2300 	strex	r3, r2, [r1]
 80151a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80151a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d1e6      	bne.n	8015178 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	3308      	adds	r3, #8
 80151b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151b2:	6a3b      	ldr	r3, [r7, #32]
 80151b4:	e853 3f00 	ldrex	r3, [r3]
 80151b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80151ba:	69fa      	ldr	r2, [r7, #28]
 80151bc:	4b1e      	ldr	r3, [pc, #120]	@ (8015238 <UART_EndRxTransfer+0xc8>)
 80151be:	4013      	ands	r3, r2
 80151c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	3308      	adds	r3, #8
 80151c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80151ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80151cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80151d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80151d2:	e841 2300 	strex	r3, r2, [r1]
 80151d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80151d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d1e5      	bne.n	80151aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80151e2:	2b01      	cmp	r3, #1
 80151e4:	d118      	bne.n	8015218 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	e853 3f00 	ldrex	r3, [r3]
 80151f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80151f4:	68bb      	ldr	r3, [r7, #8]
 80151f6:	f023 0310 	bic.w	r3, r3, #16
 80151fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	681b      	ldr	r3, [r3, #0]
 8015200:	461a      	mov	r2, r3
 8015202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015204:	61bb      	str	r3, [r7, #24]
 8015206:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015208:	6979      	ldr	r1, [r7, #20]
 801520a:	69ba      	ldr	r2, [r7, #24]
 801520c:	e841 2300 	strex	r3, r2, [r1]
 8015210:	613b      	str	r3, [r7, #16]
   return(result);
 8015212:	693b      	ldr	r3, [r7, #16]
 8015214:	2b00      	cmp	r3, #0
 8015216:	d1e6      	bne.n	80151e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	2220      	movs	r2, #32
 801521c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	2200      	movs	r2, #0
 8015224:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	2200      	movs	r2, #0
 801522a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801522c:	bf00      	nop
 801522e:	3754      	adds	r7, #84	@ 0x54
 8015230:	46bd      	mov	sp, r7
 8015232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015236:	4770      	bx	lr
 8015238:	effffffe 	.word	0xeffffffe

0801523c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801523c:	b580      	push	{r7, lr}
 801523e:	b084      	sub	sp, #16
 8015240:	af00      	add	r7, sp, #0
 8015242:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015248:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	2200      	movs	r2, #0
 801524e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8015252:	68f8      	ldr	r0, [r7, #12]
 8015254:	f7fe fe2e 	bl	8013eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015258:	bf00      	nop
 801525a:	3710      	adds	r7, #16
 801525c:	46bd      	mov	sp, r7
 801525e:	bd80      	pop	{r7, pc}

08015260 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8015260:	b580      	push	{r7, lr}
 8015262:	b088      	sub	sp, #32
 8015264:	af00      	add	r7, sp, #0
 8015266:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	681b      	ldr	r3, [r3, #0]
 801526c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801526e:	68fb      	ldr	r3, [r7, #12]
 8015270:	e853 3f00 	ldrex	r3, [r3]
 8015274:	60bb      	str	r3, [r7, #8]
   return(result);
 8015276:	68bb      	ldr	r3, [r7, #8]
 8015278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801527c:	61fb      	str	r3, [r7, #28]
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	461a      	mov	r2, r3
 8015284:	69fb      	ldr	r3, [r7, #28]
 8015286:	61bb      	str	r3, [r7, #24]
 8015288:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801528a:	6979      	ldr	r1, [r7, #20]
 801528c:	69ba      	ldr	r2, [r7, #24]
 801528e:	e841 2300 	strex	r3, r2, [r1]
 8015292:	613b      	str	r3, [r7, #16]
   return(result);
 8015294:	693b      	ldr	r3, [r7, #16]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d1e6      	bne.n	8015268 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	2220      	movs	r2, #32
 801529e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	2200      	movs	r2, #0
 80152a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80152a8:	6878      	ldr	r0, [r7, #4]
 80152aa:	f7fe fdf9 	bl	8013ea0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80152ae:	bf00      	nop
 80152b0:	3720      	adds	r7, #32
 80152b2:	46bd      	mov	sp, r7
 80152b4:	bd80      	pop	{r7, pc}
	...

080152b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80152b8:	b580      	push	{r7, lr}
 80152ba:	b09c      	sub	sp, #112	@ 0x70
 80152bc:	af00      	add	r7, sp, #0
 80152be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80152c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80152d0:	2b22      	cmp	r3, #34	@ 0x22
 80152d2:	f040 80be 	bne.w	8015452 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80152dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80152e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80152e4:	b2d9      	uxtb	r1, r3
 80152e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80152ea:	b2da      	uxtb	r2, r3
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80152f0:	400a      	ands	r2, r1
 80152f2:	b2d2      	uxtb	r2, r2
 80152f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80152fa:	1c5a      	adds	r2, r3, #1
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015306:	b29b      	uxth	r3, r3
 8015308:	3b01      	subs	r3, #1
 801530a:	b29a      	uxth	r2, r3
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015318:	b29b      	uxth	r3, r3
 801531a:	2b00      	cmp	r3, #0
 801531c:	f040 80a1 	bne.w	8015462 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	681b      	ldr	r3, [r3, #0]
 8015324:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015328:	e853 3f00 	ldrex	r3, [r3]
 801532c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801532e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015330:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015334:	66bb      	str	r3, [r7, #104]	@ 0x68
 8015336:	687b      	ldr	r3, [r7, #4]
 8015338:	681b      	ldr	r3, [r3, #0]
 801533a:	461a      	mov	r2, r3
 801533c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801533e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015340:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015342:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015344:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015346:	e841 2300 	strex	r3, r2, [r1]
 801534a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801534c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801534e:	2b00      	cmp	r3, #0
 8015350:	d1e6      	bne.n	8015320 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	681b      	ldr	r3, [r3, #0]
 8015356:	3308      	adds	r3, #8
 8015358:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801535a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801535c:	e853 3f00 	ldrex	r3, [r3]
 8015360:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015364:	f023 0301 	bic.w	r3, r3, #1
 8015368:	667b      	str	r3, [r7, #100]	@ 0x64
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	3308      	adds	r3, #8
 8015370:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8015372:	647a      	str	r2, [r7, #68]	@ 0x44
 8015374:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015376:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015378:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801537a:	e841 2300 	strex	r3, r2, [r1]
 801537e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015382:	2b00      	cmp	r3, #0
 8015384:	d1e5      	bne.n	8015352 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	2220      	movs	r2, #32
 801538a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	2200      	movs	r2, #0
 8015392:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	2200      	movs	r2, #0
 8015398:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	4a33      	ldr	r2, [pc, #204]	@ (801546c <UART_RxISR_8BIT+0x1b4>)
 80153a0:	4293      	cmp	r3, r2
 80153a2:	d01f      	beq.n	80153e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	681b      	ldr	r3, [r3, #0]
 80153a8:	685b      	ldr	r3, [r3, #4]
 80153aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d018      	beq.n	80153e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153ba:	e853 3f00 	ldrex	r3, [r3]
 80153be:	623b      	str	r3, [r7, #32]
   return(result);
 80153c0:	6a3b      	ldr	r3, [r7, #32]
 80153c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80153c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	461a      	mov	r2, r3
 80153ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80153d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80153d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80153d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80153d8:	e841 2300 	strex	r3, r2, [r1]
 80153dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80153de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d1e6      	bne.n	80153b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80153e8:	2b01      	cmp	r3, #1
 80153ea:	d12e      	bne.n	801544a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	2200      	movs	r2, #0
 80153f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	681b      	ldr	r3, [r3, #0]
 80153f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153f8:	693b      	ldr	r3, [r7, #16]
 80153fa:	e853 3f00 	ldrex	r3, [r3]
 80153fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	f023 0310 	bic.w	r3, r3, #16
 8015406:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	681b      	ldr	r3, [r3, #0]
 801540c:	461a      	mov	r2, r3
 801540e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015410:	61fb      	str	r3, [r7, #28]
 8015412:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015414:	69b9      	ldr	r1, [r7, #24]
 8015416:	69fa      	ldr	r2, [r7, #28]
 8015418:	e841 2300 	strex	r3, r2, [r1]
 801541c:	617b      	str	r3, [r7, #20]
   return(result);
 801541e:	697b      	ldr	r3, [r7, #20]
 8015420:	2b00      	cmp	r3, #0
 8015422:	d1e6      	bne.n	80153f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	69db      	ldr	r3, [r3, #28]
 801542a:	f003 0310 	and.w	r3, r3, #16
 801542e:	2b10      	cmp	r3, #16
 8015430:	d103      	bne.n	801543a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	2210      	movs	r2, #16
 8015438:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015440:	4619      	mov	r1, r3
 8015442:	6878      	ldr	r0, [r7, #4]
 8015444:	f7fe fd40 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015448:	e00b      	b.n	8015462 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801544a:	6878      	ldr	r0, [r7, #4]
 801544c:	f7ed fbe4 	bl	8002c18 <HAL_UART_RxCpltCallback>
}
 8015450:	e007      	b.n	8015462 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	681b      	ldr	r3, [r3, #0]
 8015456:	699a      	ldr	r2, [r3, #24]
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	681b      	ldr	r3, [r3, #0]
 801545c:	f042 0208 	orr.w	r2, r2, #8
 8015460:	619a      	str	r2, [r3, #24]
}
 8015462:	bf00      	nop
 8015464:	3770      	adds	r7, #112	@ 0x70
 8015466:	46bd      	mov	sp, r7
 8015468:	bd80      	pop	{r7, pc}
 801546a:	bf00      	nop
 801546c:	58000c00 	.word	0x58000c00

08015470 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b09c      	sub	sp, #112	@ 0x70
 8015474:	af00      	add	r7, sp, #0
 8015476:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801547e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015488:	2b22      	cmp	r3, #34	@ 0x22
 801548a:	f040 80be 	bne.w	801560a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	681b      	ldr	r3, [r3, #0]
 8015492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015494:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801549c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801549e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80154a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80154a6:	4013      	ands	r3, r2
 80154a8:	b29a      	uxth	r2, r3
 80154aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80154ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80154b2:	1c9a      	adds	r2, r3, #2
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154be:	b29b      	uxth	r3, r3
 80154c0:	3b01      	subs	r3, #1
 80154c2:	b29a      	uxth	r2, r3
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154d0:	b29b      	uxth	r3, r3
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	f040 80a1 	bne.w	801561a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	681b      	ldr	r3, [r3, #0]
 80154dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80154e0:	e853 3f00 	ldrex	r3, [r3]
 80154e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80154e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80154e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80154ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	461a      	mov	r2, r3
 80154f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80154f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80154f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80154fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80154fe:	e841 2300 	strex	r3, r2, [r1]
 8015502:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015506:	2b00      	cmp	r3, #0
 8015508:	d1e6      	bne.n	80154d8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	3308      	adds	r3, #8
 8015510:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015514:	e853 3f00 	ldrex	r3, [r3]
 8015518:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801551a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801551c:	f023 0301 	bic.w	r3, r3, #1
 8015520:	663b      	str	r3, [r7, #96]	@ 0x60
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	681b      	ldr	r3, [r3, #0]
 8015526:	3308      	adds	r3, #8
 8015528:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801552a:	643a      	str	r2, [r7, #64]	@ 0x40
 801552c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801552e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015530:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015532:	e841 2300 	strex	r3, r2, [r1]
 8015536:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801553a:	2b00      	cmp	r3, #0
 801553c:	d1e5      	bne.n	801550a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	2220      	movs	r2, #32
 8015542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8015546:	687b      	ldr	r3, [r7, #4]
 8015548:	2200      	movs	r2, #0
 801554a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	2200      	movs	r2, #0
 8015550:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	4a33      	ldr	r2, [pc, #204]	@ (8015624 <UART_RxISR_16BIT+0x1b4>)
 8015558:	4293      	cmp	r3, r2
 801555a:	d01f      	beq.n	801559c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	685b      	ldr	r3, [r3, #4]
 8015562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015566:	2b00      	cmp	r3, #0
 8015568:	d018      	beq.n	801559c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	681b      	ldr	r3, [r3, #0]
 801556e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015570:	6a3b      	ldr	r3, [r7, #32]
 8015572:	e853 3f00 	ldrex	r3, [r3]
 8015576:	61fb      	str	r3, [r7, #28]
   return(result);
 8015578:	69fb      	ldr	r3, [r7, #28]
 801557a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801557e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	681b      	ldr	r3, [r3, #0]
 8015584:	461a      	mov	r2, r3
 8015586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015588:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801558a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801558c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801558e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015590:	e841 2300 	strex	r3, r2, [r1]
 8015594:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015598:	2b00      	cmp	r3, #0
 801559a:	d1e6      	bne.n	801556a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80155a0:	2b01      	cmp	r3, #1
 80155a2:	d12e      	bne.n	8015602 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	2200      	movs	r2, #0
 80155a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	e853 3f00 	ldrex	r3, [r3]
 80155b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80155b8:	68bb      	ldr	r3, [r7, #8]
 80155ba:	f023 0310 	bic.w	r3, r3, #16
 80155be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	461a      	mov	r2, r3
 80155c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80155c8:	61bb      	str	r3, [r7, #24]
 80155ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155cc:	6979      	ldr	r1, [r7, #20]
 80155ce:	69ba      	ldr	r2, [r7, #24]
 80155d0:	e841 2300 	strex	r3, r2, [r1]
 80155d4:	613b      	str	r3, [r7, #16]
   return(result);
 80155d6:	693b      	ldr	r3, [r7, #16]
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d1e6      	bne.n	80155aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	681b      	ldr	r3, [r3, #0]
 80155e0:	69db      	ldr	r3, [r3, #28]
 80155e2:	f003 0310 	and.w	r3, r3, #16
 80155e6:	2b10      	cmp	r3, #16
 80155e8:	d103      	bne.n	80155f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	681b      	ldr	r3, [r3, #0]
 80155ee:	2210      	movs	r2, #16
 80155f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80155f8:	4619      	mov	r1, r3
 80155fa:	6878      	ldr	r0, [r7, #4]
 80155fc:	f7fe fc64 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015600:	e00b      	b.n	801561a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8015602:	6878      	ldr	r0, [r7, #4]
 8015604:	f7ed fb08 	bl	8002c18 <HAL_UART_RxCpltCallback>
}
 8015608:	e007      	b.n	801561a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	681b      	ldr	r3, [r3, #0]
 801560e:	699a      	ldr	r2, [r3, #24]
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	f042 0208 	orr.w	r2, r2, #8
 8015618:	619a      	str	r2, [r3, #24]
}
 801561a:	bf00      	nop
 801561c:	3770      	adds	r7, #112	@ 0x70
 801561e:	46bd      	mov	sp, r7
 8015620:	bd80      	pop	{r7, pc}
 8015622:	bf00      	nop
 8015624:	58000c00 	.word	0x58000c00

08015628 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b0ac      	sub	sp, #176	@ 0xb0
 801562c:	af00      	add	r7, sp, #0
 801562e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015636:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	69db      	ldr	r3, [r3, #28]
 8015640:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	681b      	ldr	r3, [r3, #0]
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	681b      	ldr	r3, [r3, #0]
 8015652:	689b      	ldr	r3, [r3, #8]
 8015654:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801565e:	2b22      	cmp	r3, #34	@ 0x22
 8015660:	f040 8181 	bne.w	8015966 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801566a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801566e:	e124      	b.n	80158ba <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	681b      	ldr	r3, [r3, #0]
 8015674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015676:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801567a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801567e:	b2d9      	uxtb	r1, r3
 8015680:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8015684:	b2da      	uxtb	r2, r3
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801568a:	400a      	ands	r2, r1
 801568c:	b2d2      	uxtb	r2, r2
 801568e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015694:	1c5a      	adds	r2, r3, #1
 8015696:	687b      	ldr	r3, [r7, #4]
 8015698:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80156a0:	b29b      	uxth	r3, r3
 80156a2:	3b01      	subs	r3, #1
 80156a4:	b29a      	uxth	r2, r3
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	681b      	ldr	r3, [r3, #0]
 80156b0:	69db      	ldr	r3, [r3, #28]
 80156b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80156b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156ba:	f003 0307 	and.w	r3, r3, #7
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d053      	beq.n	801576a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80156c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156c6:	f003 0301 	and.w	r3, r3, #1
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d011      	beq.n	80156f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80156ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80156d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d00b      	beq.n	80156f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	2201      	movs	r2, #1
 80156e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80156e8:	f043 0201 	orr.w	r2, r3, #1
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80156f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156f6:	f003 0302 	and.w	r3, r3, #2
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d011      	beq.n	8015722 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80156fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015702:	f003 0301 	and.w	r3, r3, #1
 8015706:	2b00      	cmp	r3, #0
 8015708:	d00b      	beq.n	8015722 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	681b      	ldr	r3, [r3, #0]
 801570e:	2202      	movs	r2, #2
 8015710:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015712:	687b      	ldr	r3, [r7, #4]
 8015714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015718:	f043 0204 	orr.w	r2, r3, #4
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015726:	f003 0304 	and.w	r3, r3, #4
 801572a:	2b00      	cmp	r3, #0
 801572c:	d011      	beq.n	8015752 <UART_RxISR_8BIT_FIFOEN+0x12a>
 801572e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015732:	f003 0301 	and.w	r3, r3, #1
 8015736:	2b00      	cmp	r3, #0
 8015738:	d00b      	beq.n	8015752 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	2204      	movs	r2, #4
 8015740:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015748:	f043 0202 	orr.w	r2, r3, #2
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015758:	2b00      	cmp	r3, #0
 801575a:	d006      	beq.n	801576a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801575c:	6878      	ldr	r0, [r7, #4]
 801575e:	f7fe fba9 	bl	8013eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	2200      	movs	r2, #0
 8015766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015770:	b29b      	uxth	r3, r3
 8015772:	2b00      	cmp	r3, #0
 8015774:	f040 80a1 	bne.w	80158ba <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	681b      	ldr	r3, [r3, #0]
 801577c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801577e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015780:	e853 3f00 	ldrex	r3, [r3]
 8015784:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8015786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015788:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801578c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	681b      	ldr	r3, [r3, #0]
 8015794:	461a      	mov	r2, r3
 8015796:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801579a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801579c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801579e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80157a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80157a2:	e841 2300 	strex	r3, r2, [r1]
 80157a6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80157a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	d1e4      	bne.n	8015778 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	3308      	adds	r3, #8
 80157b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80157b8:	e853 3f00 	ldrex	r3, [r3]
 80157bc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80157be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80157c0:	4b6f      	ldr	r3, [pc, #444]	@ (8015980 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80157c2:	4013      	ands	r3, r2
 80157c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	681b      	ldr	r3, [r3, #0]
 80157cc:	3308      	adds	r3, #8
 80157ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80157d2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80157d4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157d6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80157d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80157da:	e841 2300 	strex	r3, r2, [r1]
 80157de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80157e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d1e3      	bne.n	80157ae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	2220      	movs	r2, #32
 80157ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	2200      	movs	r2, #0
 80157f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	2200      	movs	r2, #0
 80157f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	681b      	ldr	r3, [r3, #0]
 80157fe:	4a61      	ldr	r2, [pc, #388]	@ (8015984 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8015800:	4293      	cmp	r3, r2
 8015802:	d021      	beq.n	8015848 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	681b      	ldr	r3, [r3, #0]
 8015808:	685b      	ldr	r3, [r3, #4]
 801580a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801580e:	2b00      	cmp	r3, #0
 8015810:	d01a      	beq.n	8015848 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801581a:	e853 3f00 	ldrex	r3, [r3]
 801581e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8015820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015822:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015826:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	681b      	ldr	r3, [r3, #0]
 801582e:	461a      	mov	r2, r3
 8015830:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015834:	657b      	str	r3, [r7, #84]	@ 0x54
 8015836:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015838:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801583a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801583c:	e841 2300 	strex	r3, r2, [r1]
 8015840:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015844:	2b00      	cmp	r3, #0
 8015846:	d1e4      	bne.n	8015812 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801584c:	2b01      	cmp	r3, #1
 801584e:	d130      	bne.n	80158b2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	2200      	movs	r2, #0
 8015854:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	681b      	ldr	r3, [r3, #0]
 801585a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801585c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801585e:	e853 3f00 	ldrex	r3, [r3]
 8015862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015866:	f023 0310 	bic.w	r3, r3, #16
 801586a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	681b      	ldr	r3, [r3, #0]
 8015872:	461a      	mov	r2, r3
 8015874:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015878:	643b      	str	r3, [r7, #64]	@ 0x40
 801587a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801587c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801587e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015880:	e841 2300 	strex	r3, r2, [r1]
 8015884:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015888:	2b00      	cmp	r3, #0
 801588a:	d1e4      	bne.n	8015856 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	681b      	ldr	r3, [r3, #0]
 8015890:	69db      	ldr	r3, [r3, #28]
 8015892:	f003 0310 	and.w	r3, r3, #16
 8015896:	2b10      	cmp	r3, #16
 8015898:	d103      	bne.n	80158a2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	2210      	movs	r2, #16
 80158a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80158a8:	4619      	mov	r1, r3
 80158aa:	6878      	ldr	r0, [r7, #4]
 80158ac:	f7fe fb0c 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80158b0:	e00e      	b.n	80158d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80158b2:	6878      	ldr	r0, [r7, #4]
 80158b4:	f7ed f9b0 	bl	8002c18 <HAL_UART_RxCpltCallback>
        break;
 80158b8:	e00a      	b.n	80158d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80158ba:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80158be:	2b00      	cmp	r3, #0
 80158c0:	d006      	beq.n	80158d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80158c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80158c6:	f003 0320 	and.w	r3, r3, #32
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	f47f aed0 	bne.w	8015670 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80158d6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80158da:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d049      	beq.n	8015976 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80158e8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80158ec:	429a      	cmp	r2, r3
 80158ee:	d242      	bcs.n	8015976 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	681b      	ldr	r3, [r3, #0]
 80158f4:	3308      	adds	r3, #8
 80158f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158f8:	6a3b      	ldr	r3, [r7, #32]
 80158fa:	e853 3f00 	ldrex	r3, [r3]
 80158fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8015900:	69fb      	ldr	r3, [r7, #28]
 8015902:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015906:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	3308      	adds	r3, #8
 8015910:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015914:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015916:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015918:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801591a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801591c:	e841 2300 	strex	r3, r2, [r1]
 8015920:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015924:	2b00      	cmp	r3, #0
 8015926:	d1e3      	bne.n	80158f0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	4a17      	ldr	r2, [pc, #92]	@ (8015988 <UART_RxISR_8BIT_FIFOEN+0x360>)
 801592c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015934:	68fb      	ldr	r3, [r7, #12]
 8015936:	e853 3f00 	ldrex	r3, [r3]
 801593a:	60bb      	str	r3, [r7, #8]
   return(result);
 801593c:	68bb      	ldr	r3, [r7, #8]
 801593e:	f043 0320 	orr.w	r3, r3, #32
 8015942:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	681b      	ldr	r3, [r3, #0]
 801594a:	461a      	mov	r2, r3
 801594c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015950:	61bb      	str	r3, [r7, #24]
 8015952:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015954:	6979      	ldr	r1, [r7, #20]
 8015956:	69ba      	ldr	r2, [r7, #24]
 8015958:	e841 2300 	strex	r3, r2, [r1]
 801595c:	613b      	str	r3, [r7, #16]
   return(result);
 801595e:	693b      	ldr	r3, [r7, #16]
 8015960:	2b00      	cmp	r3, #0
 8015962:	d1e4      	bne.n	801592e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015964:	e007      	b.n	8015976 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	681b      	ldr	r3, [r3, #0]
 801596a:	699a      	ldr	r2, [r3, #24]
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	681b      	ldr	r3, [r3, #0]
 8015970:	f042 0208 	orr.w	r2, r2, #8
 8015974:	619a      	str	r2, [r3, #24]
}
 8015976:	bf00      	nop
 8015978:	37b0      	adds	r7, #176	@ 0xb0
 801597a:	46bd      	mov	sp, r7
 801597c:	bd80      	pop	{r7, pc}
 801597e:	bf00      	nop
 8015980:	effffffe 	.word	0xeffffffe
 8015984:	58000c00 	.word	0x58000c00
 8015988:	080152b9 	.word	0x080152b9

0801598c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801598c:	b580      	push	{r7, lr}
 801598e:	b0ae      	sub	sp, #184	@ 0xb8
 8015990:	af00      	add	r7, sp, #0
 8015992:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801599a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	69db      	ldr	r3, [r3, #28]
 80159a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	689b      	ldr	r3, [r3, #8]
 80159b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80159c2:	2b22      	cmp	r3, #34	@ 0x22
 80159c4:	f040 8185 	bne.w	8015cd2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80159ce:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80159d2:	e128      	b.n	8015c26 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	681b      	ldr	r3, [r3, #0]
 80159d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159da:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80159e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80159e6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80159ea:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80159ee:	4013      	ands	r3, r2
 80159f0:	b29a      	uxth	r2, r3
 80159f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80159f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80159fc:	1c9a      	adds	r2, r3, #2
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015a08:	b29b      	uxth	r3, r3
 8015a0a:	3b01      	subs	r3, #1
 8015a0c:	b29a      	uxth	r2, r3
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	681b      	ldr	r3, [r3, #0]
 8015a18:	69db      	ldr	r3, [r3, #28]
 8015a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8015a1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a22:	f003 0307 	and.w	r3, r3, #7
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d053      	beq.n	8015ad2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8015a2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a2e:	f003 0301 	and.w	r3, r3, #1
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d011      	beq.n	8015a5a <UART_RxISR_16BIT_FIFOEN+0xce>
 8015a36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d00b      	beq.n	8015a5a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	2201      	movs	r2, #1
 8015a48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a50:	f043 0201 	orr.w	r2, r3, #1
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015a5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a5e:	f003 0302 	and.w	r3, r3, #2
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d011      	beq.n	8015a8a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8015a66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015a6a:	f003 0301 	and.w	r3, r3, #1
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d00b      	beq.n	8015a8a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	2202      	movs	r2, #2
 8015a78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015a7a:	687b      	ldr	r3, [r7, #4]
 8015a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a80:	f043 0204 	orr.w	r2, r3, #4
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015a8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a8e:	f003 0304 	and.w	r3, r3, #4
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d011      	beq.n	8015aba <UART_RxISR_16BIT_FIFOEN+0x12e>
 8015a96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015a9a:	f003 0301 	and.w	r3, r3, #1
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d00b      	beq.n	8015aba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	2204      	movs	r2, #4
 8015aa8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015ab0:	f043 0202 	orr.w	r2, r3, #2
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d006      	beq.n	8015ad2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015ac4:	6878      	ldr	r0, [r7, #4]
 8015ac6:	f7fe f9f5 	bl	8013eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	2200      	movs	r2, #0
 8015ace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015ad8:	b29b      	uxth	r3, r3
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	f040 80a3 	bne.w	8015c26 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015ae8:	e853 3f00 	ldrex	r3, [r3]
 8015aec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8015aee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015af0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015af4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	681b      	ldr	r3, [r3, #0]
 8015afc:	461a      	mov	r2, r3
 8015afe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015b02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015b06:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8015b0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8015b0e:	e841 2300 	strex	r3, r2, [r1]
 8015b12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8015b14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d1e2      	bne.n	8015ae0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	681b      	ldr	r3, [r3, #0]
 8015b1e:	3308      	adds	r3, #8
 8015b20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015b24:	e853 3f00 	ldrex	r3, [r3]
 8015b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8015b2a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015b2c:	4b6f      	ldr	r3, [pc, #444]	@ (8015cec <UART_RxISR_16BIT_FIFOEN+0x360>)
 8015b2e:	4013      	ands	r3, r2
 8015b30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	681b      	ldr	r3, [r3, #0]
 8015b38:	3308      	adds	r3, #8
 8015b3a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8015b3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8015b40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8015b44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8015b46:	e841 2300 	strex	r3, r2, [r1]
 8015b4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8015b4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d1e3      	bne.n	8015b1a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	2220      	movs	r2, #32
 8015b56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	2200      	movs	r2, #0
 8015b5e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	2200      	movs	r2, #0
 8015b64:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	4a61      	ldr	r2, [pc, #388]	@ (8015cf0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8015b6c:	4293      	cmp	r3, r2
 8015b6e:	d021      	beq.n	8015bb4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	681b      	ldr	r3, [r3, #0]
 8015b74:	685b      	ldr	r3, [r3, #4]
 8015b76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d01a      	beq.n	8015bb4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015b86:	e853 3f00 	ldrex	r3, [r3]
 8015b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015b8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015b8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015b92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	461a      	mov	r2, r3
 8015b9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015ba0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015ba2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ba4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015ba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015ba8:	e841 2300 	strex	r3, r2, [r1]
 8015bac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d1e4      	bne.n	8015b7e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015bb8:	2b01      	cmp	r3, #1
 8015bba:	d130      	bne.n	8015c1e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	2200      	movs	r2, #0
 8015bc0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015bca:	e853 3f00 	ldrex	r3, [r3]
 8015bce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015bd2:	f023 0310 	bic.w	r3, r3, #16
 8015bd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	461a      	mov	r2, r3
 8015be0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015be4:	647b      	str	r3, [r7, #68]	@ 0x44
 8015be6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015be8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015bea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015bec:	e841 2300 	strex	r3, r2, [r1]
 8015bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015bf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	d1e4      	bne.n	8015bc2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	69db      	ldr	r3, [r3, #28]
 8015bfe:	f003 0310 	and.w	r3, r3, #16
 8015c02:	2b10      	cmp	r3, #16
 8015c04:	d103      	bne.n	8015c0e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	681b      	ldr	r3, [r3, #0]
 8015c0a:	2210      	movs	r2, #16
 8015c0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015c14:	4619      	mov	r1, r3
 8015c16:	6878      	ldr	r0, [r7, #4]
 8015c18:	f7fe f956 	bl	8013ec8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015c1c:	e00e      	b.n	8015c3c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8015c1e:	6878      	ldr	r0, [r7, #4]
 8015c20:	f7ec fffa 	bl	8002c18 <HAL_UART_RxCpltCallback>
        break;
 8015c24:	e00a      	b.n	8015c3c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015c26:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d006      	beq.n	8015c3c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8015c2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015c32:	f003 0320 	and.w	r3, r3, #32
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	f47f aecc 	bne.w	80159d4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015c42:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015c46:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d049      	beq.n	8015ce2 <UART_RxISR_16BIT_FIFOEN+0x356>
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015c54:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8015c58:	429a      	cmp	r2, r3
 8015c5a:	d242      	bcs.n	8015ce2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	3308      	adds	r3, #8
 8015c62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c66:	e853 3f00 	ldrex	r3, [r3]
 8015c6a:	623b      	str	r3, [r7, #32]
   return(result);
 8015c6c:	6a3b      	ldr	r3, [r7, #32]
 8015c6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015c72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	681b      	ldr	r3, [r3, #0]
 8015c7a:	3308      	adds	r3, #8
 8015c7c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015c80:	633a      	str	r2, [r7, #48]	@ 0x30
 8015c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c88:	e841 2300 	strex	r3, r2, [r1]
 8015c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d1e3      	bne.n	8015c5c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	4a17      	ldr	r2, [pc, #92]	@ (8015cf4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8015c98:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	681b      	ldr	r3, [r3, #0]
 8015c9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ca0:	693b      	ldr	r3, [r7, #16]
 8015ca2:	e853 3f00 	ldrex	r3, [r3]
 8015ca6:	60fb      	str	r3, [r7, #12]
   return(result);
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	f043 0320 	orr.w	r3, r3, #32
 8015cae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	461a      	mov	r2, r3
 8015cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015cbc:	61fb      	str	r3, [r7, #28]
 8015cbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015cc0:	69b9      	ldr	r1, [r7, #24]
 8015cc2:	69fa      	ldr	r2, [r7, #28]
 8015cc4:	e841 2300 	strex	r3, r2, [r1]
 8015cc8:	617b      	str	r3, [r7, #20]
   return(result);
 8015cca:	697b      	ldr	r3, [r7, #20]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d1e4      	bne.n	8015c9a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015cd0:	e007      	b.n	8015ce2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	699a      	ldr	r2, [r3, #24]
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	f042 0208 	orr.w	r2, r2, #8
 8015ce0:	619a      	str	r2, [r3, #24]
}
 8015ce2:	bf00      	nop
 8015ce4:	37b8      	adds	r7, #184	@ 0xb8
 8015ce6:	46bd      	mov	sp, r7
 8015ce8:	bd80      	pop	{r7, pc}
 8015cea:	bf00      	nop
 8015cec:	effffffe 	.word	0xeffffffe
 8015cf0:	58000c00 	.word	0x58000c00
 8015cf4:	08015471 	.word	0x08015471

08015cf8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8015cf8:	b480      	push	{r7}
 8015cfa:	b083      	sub	sp, #12
 8015cfc:	af00      	add	r7, sp, #0
 8015cfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8015d00:	bf00      	nop
 8015d02:	370c      	adds	r7, #12
 8015d04:	46bd      	mov	sp, r7
 8015d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d0a:	4770      	bx	lr

08015d0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015d0c:	b480      	push	{r7}
 8015d0e:	b083      	sub	sp, #12
 8015d10:	af00      	add	r7, sp, #0
 8015d12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015d14:	bf00      	nop
 8015d16:	370c      	adds	r7, #12
 8015d18:	46bd      	mov	sp, r7
 8015d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d1e:	4770      	bx	lr

08015d20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015d20:	b480      	push	{r7}
 8015d22:	b083      	sub	sp, #12
 8015d24:	af00      	add	r7, sp, #0
 8015d26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015d28:	bf00      	nop
 8015d2a:	370c      	adds	r7, #12
 8015d2c:	46bd      	mov	sp, r7
 8015d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d32:	4770      	bx	lr

08015d34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015d34:	b480      	push	{r7}
 8015d36:	b085      	sub	sp, #20
 8015d38:	af00      	add	r7, sp, #0
 8015d3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015d42:	2b01      	cmp	r3, #1
 8015d44:	d101      	bne.n	8015d4a <HAL_UARTEx_DisableFifoMode+0x16>
 8015d46:	2302      	movs	r3, #2
 8015d48:	e027      	b.n	8015d9a <HAL_UARTEx_DisableFifoMode+0x66>
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	2201      	movs	r2, #1
 8015d4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	2224      	movs	r2, #36	@ 0x24
 8015d56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015d5a:	687b      	ldr	r3, [r7, #4]
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	681a      	ldr	r2, [r3, #0]
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	681b      	ldr	r3, [r3, #0]
 8015d6c:	f022 0201 	bic.w	r2, r2, #1
 8015d70:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8015d78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	2200      	movs	r2, #0
 8015d7e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	68fa      	ldr	r2, [r7, #12]
 8015d86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	2220      	movs	r2, #32
 8015d8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	2200      	movs	r2, #0
 8015d94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015d98:	2300      	movs	r3, #0
}
 8015d9a:	4618      	mov	r0, r3
 8015d9c:	3714      	adds	r7, #20
 8015d9e:	46bd      	mov	sp, r7
 8015da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da4:	4770      	bx	lr

08015da6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015da6:	b580      	push	{r7, lr}
 8015da8:	b084      	sub	sp, #16
 8015daa:	af00      	add	r7, sp, #0
 8015dac:	6078      	str	r0, [r7, #4]
 8015dae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015db6:	2b01      	cmp	r3, #1
 8015db8:	d101      	bne.n	8015dbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8015dba:	2302      	movs	r3, #2
 8015dbc:	e02d      	b.n	8015e1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	2201      	movs	r2, #1
 8015dc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	2224      	movs	r2, #36	@ 0x24
 8015dca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	681b      	ldr	r3, [r3, #0]
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	681a      	ldr	r2, [r3, #0]
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	f022 0201 	bic.w	r2, r2, #1
 8015de4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	681b      	ldr	r3, [r3, #0]
 8015dea:	689b      	ldr	r3, [r3, #8]
 8015dec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	681b      	ldr	r3, [r3, #0]
 8015df4:	683a      	ldr	r2, [r7, #0]
 8015df6:	430a      	orrs	r2, r1
 8015df8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015dfa:	6878      	ldr	r0, [r7, #4]
 8015dfc:	f000 f850 	bl	8015ea0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	68fa      	ldr	r2, [r7, #12]
 8015e06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	2220      	movs	r2, #32
 8015e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	2200      	movs	r2, #0
 8015e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015e18:	2300      	movs	r3, #0
}
 8015e1a:	4618      	mov	r0, r3
 8015e1c:	3710      	adds	r7, #16
 8015e1e:	46bd      	mov	sp, r7
 8015e20:	bd80      	pop	{r7, pc}

08015e22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015e22:	b580      	push	{r7, lr}
 8015e24:	b084      	sub	sp, #16
 8015e26:	af00      	add	r7, sp, #0
 8015e28:	6078      	str	r0, [r7, #4]
 8015e2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015e32:	2b01      	cmp	r3, #1
 8015e34:	d101      	bne.n	8015e3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015e36:	2302      	movs	r3, #2
 8015e38:	e02d      	b.n	8015e96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	2201      	movs	r2, #1
 8015e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	2224      	movs	r2, #36	@ 0x24
 8015e46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	681b      	ldr	r3, [r3, #0]
 8015e56:	681a      	ldr	r2, [r3, #0]
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	681b      	ldr	r3, [r3, #0]
 8015e5c:	f022 0201 	bic.w	r2, r2, #1
 8015e60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	681b      	ldr	r3, [r3, #0]
 8015e66:	689b      	ldr	r3, [r3, #8]
 8015e68:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	683a      	ldr	r2, [r7, #0]
 8015e72:	430a      	orrs	r2, r1
 8015e74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015e76:	6878      	ldr	r0, [r7, #4]
 8015e78:	f000 f812 	bl	8015ea0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	681b      	ldr	r3, [r3, #0]
 8015e80:	68fa      	ldr	r2, [r7, #12]
 8015e82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	2220      	movs	r2, #32
 8015e88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015e94:	2300      	movs	r3, #0
}
 8015e96:	4618      	mov	r0, r3
 8015e98:	3710      	adds	r7, #16
 8015e9a:	46bd      	mov	sp, r7
 8015e9c:	bd80      	pop	{r7, pc}
	...

08015ea0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8015ea0:	b480      	push	{r7}
 8015ea2:	b085      	sub	sp, #20
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d108      	bne.n	8015ec2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	2201      	movs	r2, #1
 8015eb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	2201      	movs	r2, #1
 8015ebc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8015ec0:	e031      	b.n	8015f26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8015ec2:	2310      	movs	r3, #16
 8015ec4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8015ec6:	2310      	movs	r3, #16
 8015ec8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	681b      	ldr	r3, [r3, #0]
 8015ece:	689b      	ldr	r3, [r3, #8]
 8015ed0:	0e5b      	lsrs	r3, r3, #25
 8015ed2:	b2db      	uxtb	r3, r3
 8015ed4:	f003 0307 	and.w	r3, r3, #7
 8015ed8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	689b      	ldr	r3, [r3, #8]
 8015ee0:	0f5b      	lsrs	r3, r3, #29
 8015ee2:	b2db      	uxtb	r3, r3
 8015ee4:	f003 0307 	and.w	r3, r3, #7
 8015ee8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015eea:	7bbb      	ldrb	r3, [r7, #14]
 8015eec:	7b3a      	ldrb	r2, [r7, #12]
 8015eee:	4911      	ldr	r1, [pc, #68]	@ (8015f34 <UARTEx_SetNbDataToProcess+0x94>)
 8015ef0:	5c8a      	ldrb	r2, [r1, r2]
 8015ef2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015ef6:	7b3a      	ldrb	r2, [r7, #12]
 8015ef8:	490f      	ldr	r1, [pc, #60]	@ (8015f38 <UARTEx_SetNbDataToProcess+0x98>)
 8015efa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015efc:	fb93 f3f2 	sdiv	r3, r3, r2
 8015f00:	b29a      	uxth	r2, r3
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015f08:	7bfb      	ldrb	r3, [r7, #15]
 8015f0a:	7b7a      	ldrb	r2, [r7, #13]
 8015f0c:	4909      	ldr	r1, [pc, #36]	@ (8015f34 <UARTEx_SetNbDataToProcess+0x94>)
 8015f0e:	5c8a      	ldrb	r2, [r1, r2]
 8015f10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015f14:	7b7a      	ldrb	r2, [r7, #13]
 8015f16:	4908      	ldr	r1, [pc, #32]	@ (8015f38 <UARTEx_SetNbDataToProcess+0x98>)
 8015f18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015f1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8015f1e:	b29a      	uxth	r2, r3
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8015f26:	bf00      	nop
 8015f28:	3714      	adds	r7, #20
 8015f2a:	46bd      	mov	sp, r7
 8015f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f30:	4770      	bx	lr
 8015f32:	bf00      	nop
 8015f34:	0801f420 	.word	0x0801f420
 8015f38:	0801f428 	.word	0x0801f428

08015f3c <__NVIC_SetPriority>:
{
 8015f3c:	b480      	push	{r7}
 8015f3e:	b083      	sub	sp, #12
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	4603      	mov	r3, r0
 8015f44:	6039      	str	r1, [r7, #0]
 8015f46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8015f48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	db0a      	blt.n	8015f66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015f50:	683b      	ldr	r3, [r7, #0]
 8015f52:	b2da      	uxtb	r2, r3
 8015f54:	490c      	ldr	r1, [pc, #48]	@ (8015f88 <__NVIC_SetPriority+0x4c>)
 8015f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015f5a:	0112      	lsls	r2, r2, #4
 8015f5c:	b2d2      	uxtb	r2, r2
 8015f5e:	440b      	add	r3, r1
 8015f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8015f64:	e00a      	b.n	8015f7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015f66:	683b      	ldr	r3, [r7, #0]
 8015f68:	b2da      	uxtb	r2, r3
 8015f6a:	4908      	ldr	r1, [pc, #32]	@ (8015f8c <__NVIC_SetPriority+0x50>)
 8015f6c:	88fb      	ldrh	r3, [r7, #6]
 8015f6e:	f003 030f 	and.w	r3, r3, #15
 8015f72:	3b04      	subs	r3, #4
 8015f74:	0112      	lsls	r2, r2, #4
 8015f76:	b2d2      	uxtb	r2, r2
 8015f78:	440b      	add	r3, r1
 8015f7a:	761a      	strb	r2, [r3, #24]
}
 8015f7c:	bf00      	nop
 8015f7e:	370c      	adds	r7, #12
 8015f80:	46bd      	mov	sp, r7
 8015f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f86:	4770      	bx	lr
 8015f88:	e000e100 	.word	0xe000e100
 8015f8c:	e000ed00 	.word	0xe000ed00

08015f90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8015f90:	b580      	push	{r7, lr}
 8015f92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8015f94:	4b05      	ldr	r3, [pc, #20]	@ (8015fac <SysTick_Handler+0x1c>)
 8015f96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8015f98:	f002 fada 	bl	8018550 <xTaskGetSchedulerState>
 8015f9c:	4603      	mov	r3, r0
 8015f9e:	2b01      	cmp	r3, #1
 8015fa0:	d001      	beq.n	8015fa6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8015fa2:	f003 f9d1 	bl	8019348 <xPortSysTickHandler>
  }
}
 8015fa6:	bf00      	nop
 8015fa8:	bd80      	pop	{r7, pc}
 8015faa:	bf00      	nop
 8015fac:	e000e010 	.word	0xe000e010

08015fb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8015fb0:	b580      	push	{r7, lr}
 8015fb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8015fb4:	2100      	movs	r1, #0
 8015fb6:	f06f 0004 	mvn.w	r0, #4
 8015fba:	f7ff ffbf 	bl	8015f3c <__NVIC_SetPriority>
#endif
}
 8015fbe:	bf00      	nop
 8015fc0:	bd80      	pop	{r7, pc}
	...

08015fc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015fc4:	b480      	push	{r7}
 8015fc6:	b083      	sub	sp, #12
 8015fc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015fca:	f3ef 8305 	mrs	r3, IPSR
 8015fce:	603b      	str	r3, [r7, #0]
  return(result);
 8015fd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	d003      	beq.n	8015fde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8015fd6:	f06f 0305 	mvn.w	r3, #5
 8015fda:	607b      	str	r3, [r7, #4]
 8015fdc:	e00c      	b.n	8015ff8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8015fde:	4b0a      	ldr	r3, [pc, #40]	@ (8016008 <osKernelInitialize+0x44>)
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d105      	bne.n	8015ff2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8015fe6:	4b08      	ldr	r3, [pc, #32]	@ (8016008 <osKernelInitialize+0x44>)
 8015fe8:	2201      	movs	r2, #1
 8015fea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015fec:	2300      	movs	r3, #0
 8015fee:	607b      	str	r3, [r7, #4]
 8015ff0:	e002      	b.n	8015ff8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8015ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8015ff6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015ff8:	687b      	ldr	r3, [r7, #4]
}
 8015ffa:	4618      	mov	r0, r3
 8015ffc:	370c      	adds	r7, #12
 8015ffe:	46bd      	mov	sp, r7
 8016000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016004:	4770      	bx	lr
 8016006:	bf00      	nop
 8016008:	24002cf0 	.word	0x24002cf0

0801600c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801600c:	b580      	push	{r7, lr}
 801600e:	b082      	sub	sp, #8
 8016010:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016012:	f3ef 8305 	mrs	r3, IPSR
 8016016:	603b      	str	r3, [r7, #0]
  return(result);
 8016018:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801601a:	2b00      	cmp	r3, #0
 801601c:	d003      	beq.n	8016026 <osKernelStart+0x1a>
    stat = osErrorISR;
 801601e:	f06f 0305 	mvn.w	r3, #5
 8016022:	607b      	str	r3, [r7, #4]
 8016024:	e010      	b.n	8016048 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8016026:	4b0b      	ldr	r3, [pc, #44]	@ (8016054 <osKernelStart+0x48>)
 8016028:	681b      	ldr	r3, [r3, #0]
 801602a:	2b01      	cmp	r3, #1
 801602c:	d109      	bne.n	8016042 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801602e:	f7ff ffbf 	bl	8015fb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8016032:	4b08      	ldr	r3, [pc, #32]	@ (8016054 <osKernelStart+0x48>)
 8016034:	2202      	movs	r2, #2
 8016036:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8016038:	f001 fdf2 	bl	8017c20 <vTaskStartScheduler>
      stat = osOK;
 801603c:	2300      	movs	r3, #0
 801603e:	607b      	str	r3, [r7, #4]
 8016040:	e002      	b.n	8016048 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8016042:	f04f 33ff 	mov.w	r3, #4294967295
 8016046:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016048:	687b      	ldr	r3, [r7, #4]
}
 801604a:	4618      	mov	r0, r3
 801604c:	3708      	adds	r7, #8
 801604e:	46bd      	mov	sp, r7
 8016050:	bd80      	pop	{r7, pc}
 8016052:	bf00      	nop
 8016054:	24002cf0 	.word	0x24002cf0

08016058 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8016058:	b580      	push	{r7, lr}
 801605a:	b08e      	sub	sp, #56	@ 0x38
 801605c:	af04      	add	r7, sp, #16
 801605e:	60f8      	str	r0, [r7, #12]
 8016060:	60b9      	str	r1, [r7, #8]
 8016062:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8016064:	2300      	movs	r3, #0
 8016066:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016068:	f3ef 8305 	mrs	r3, IPSR
 801606c:	617b      	str	r3, [r7, #20]
  return(result);
 801606e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8016070:	2b00      	cmp	r3, #0
 8016072:	d17f      	bne.n	8016174 <osThreadNew+0x11c>
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d07c      	beq.n	8016174 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 801607a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801607e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8016080:	2318      	movs	r3, #24
 8016082:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8016084:	2300      	movs	r3, #0
 8016086:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8016088:	f04f 33ff 	mov.w	r3, #4294967295
 801608c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	2b00      	cmp	r3, #0
 8016092:	d045      	beq.n	8016120 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	681b      	ldr	r3, [r3, #0]
 8016098:	2b00      	cmp	r3, #0
 801609a:	d002      	beq.n	80160a2 <osThreadNew+0x4a>
        name = attr->name;
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	681b      	ldr	r3, [r3, #0]
 80160a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	699b      	ldr	r3, [r3, #24]
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d002      	beq.n	80160b0 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	699b      	ldr	r3, [r3, #24]
 80160ae:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80160b0:	69fb      	ldr	r3, [r7, #28]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d008      	beq.n	80160c8 <osThreadNew+0x70>
 80160b6:	69fb      	ldr	r3, [r7, #28]
 80160b8:	2b38      	cmp	r3, #56	@ 0x38
 80160ba:	d805      	bhi.n	80160c8 <osThreadNew+0x70>
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	685b      	ldr	r3, [r3, #4]
 80160c0:	f003 0301 	and.w	r3, r3, #1
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d001      	beq.n	80160cc <osThreadNew+0x74>
        return (NULL);
 80160c8:	2300      	movs	r3, #0
 80160ca:	e054      	b.n	8016176 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	695b      	ldr	r3, [r3, #20]
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	d003      	beq.n	80160dc <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	695b      	ldr	r3, [r3, #20]
 80160d8:	089b      	lsrs	r3, r3, #2
 80160da:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	689b      	ldr	r3, [r3, #8]
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	d00e      	beq.n	8016102 <osThreadNew+0xaa>
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	68db      	ldr	r3, [r3, #12]
 80160e8:	2bab      	cmp	r3, #171	@ 0xab
 80160ea:	d90a      	bls.n	8016102 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80160f0:	2b00      	cmp	r3, #0
 80160f2:	d006      	beq.n	8016102 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	695b      	ldr	r3, [r3, #20]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	d002      	beq.n	8016102 <osThreadNew+0xaa>
        mem = 1;
 80160fc:	2301      	movs	r3, #1
 80160fe:	61bb      	str	r3, [r7, #24]
 8016100:	e010      	b.n	8016124 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	689b      	ldr	r3, [r3, #8]
 8016106:	2b00      	cmp	r3, #0
 8016108:	d10c      	bne.n	8016124 <osThreadNew+0xcc>
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	68db      	ldr	r3, [r3, #12]
 801610e:	2b00      	cmp	r3, #0
 8016110:	d108      	bne.n	8016124 <osThreadNew+0xcc>
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	691b      	ldr	r3, [r3, #16]
 8016116:	2b00      	cmp	r3, #0
 8016118:	d104      	bne.n	8016124 <osThreadNew+0xcc>
          mem = 0;
 801611a:	2300      	movs	r3, #0
 801611c:	61bb      	str	r3, [r7, #24]
 801611e:	e001      	b.n	8016124 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8016120:	2300      	movs	r3, #0
 8016122:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8016124:	69bb      	ldr	r3, [r7, #24]
 8016126:	2b01      	cmp	r3, #1
 8016128:	d110      	bne.n	801614c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801612e:	687a      	ldr	r2, [r7, #4]
 8016130:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8016132:	9202      	str	r2, [sp, #8]
 8016134:	9301      	str	r3, [sp, #4]
 8016136:	69fb      	ldr	r3, [r7, #28]
 8016138:	9300      	str	r3, [sp, #0]
 801613a:	68bb      	ldr	r3, [r7, #8]
 801613c:	6a3a      	ldr	r2, [r7, #32]
 801613e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016140:	68f8      	ldr	r0, [r7, #12]
 8016142:	f001 faf7 	bl	8017734 <xTaskCreateStatic>
 8016146:	4603      	mov	r3, r0
 8016148:	613b      	str	r3, [r7, #16]
 801614a:	e013      	b.n	8016174 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 801614c:	69bb      	ldr	r3, [r7, #24]
 801614e:	2b00      	cmp	r3, #0
 8016150:	d110      	bne.n	8016174 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8016152:	6a3b      	ldr	r3, [r7, #32]
 8016154:	b29a      	uxth	r2, r3
 8016156:	f107 0310 	add.w	r3, r7, #16
 801615a:	9301      	str	r3, [sp, #4]
 801615c:	69fb      	ldr	r3, [r7, #28]
 801615e:	9300      	str	r3, [sp, #0]
 8016160:	68bb      	ldr	r3, [r7, #8]
 8016162:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016164:	68f8      	ldr	r0, [r7, #12]
 8016166:	f001 fb45 	bl	80177f4 <xTaskCreate>
 801616a:	4603      	mov	r3, r0
 801616c:	2b01      	cmp	r3, #1
 801616e:	d001      	beq.n	8016174 <osThreadNew+0x11c>
            hTask = NULL;
 8016170:	2300      	movs	r3, #0
 8016172:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8016174:	693b      	ldr	r3, [r7, #16]
}
 8016176:	4618      	mov	r0, r3
 8016178:	3728      	adds	r7, #40	@ 0x28
 801617a:	46bd      	mov	sp, r7
 801617c:	bd80      	pop	{r7, pc}

0801617e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801617e:	b580      	push	{r7, lr}
 8016180:	b084      	sub	sp, #16
 8016182:	af00      	add	r7, sp, #0
 8016184:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016186:	f3ef 8305 	mrs	r3, IPSR
 801618a:	60bb      	str	r3, [r7, #8]
  return(result);
 801618c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801618e:	2b00      	cmp	r3, #0
 8016190:	d003      	beq.n	801619a <osDelay+0x1c>
    stat = osErrorISR;
 8016192:	f06f 0305 	mvn.w	r3, #5
 8016196:	60fb      	str	r3, [r7, #12]
 8016198:	e007      	b.n	80161aa <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801619a:	2300      	movs	r3, #0
 801619c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d002      	beq.n	80161aa <osDelay+0x2c>
      vTaskDelay(ticks);
 80161a4:	6878      	ldr	r0, [r7, #4]
 80161a6:	f001 fd05 	bl	8017bb4 <vTaskDelay>
    }
  }

  return (stat);
 80161aa:	68fb      	ldr	r3, [r7, #12]
}
 80161ac:	4618      	mov	r0, r3
 80161ae:	3710      	adds	r7, #16
 80161b0:	46bd      	mov	sp, r7
 80161b2:	bd80      	pop	{r7, pc}

080161b4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b088      	sub	sp, #32
 80161b8:	af00      	add	r7, sp, #0
 80161ba:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80161bc:	2300      	movs	r3, #0
 80161be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80161c0:	f3ef 8305 	mrs	r3, IPSR
 80161c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80161c6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	d174      	bne.n	80162b6 <osMutexNew+0x102>
    if (attr != NULL) {
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d003      	beq.n	80161da <osMutexNew+0x26>
      type = attr->attr_bits;
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	685b      	ldr	r3, [r3, #4]
 80161d6:	61bb      	str	r3, [r7, #24]
 80161d8:	e001      	b.n	80161de <osMutexNew+0x2a>
    } else {
      type = 0U;
 80161da:	2300      	movs	r3, #0
 80161dc:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80161de:	69bb      	ldr	r3, [r7, #24]
 80161e0:	f003 0301 	and.w	r3, r3, #1
 80161e4:	2b00      	cmp	r3, #0
 80161e6:	d002      	beq.n	80161ee <osMutexNew+0x3a>
      rmtx = 1U;
 80161e8:	2301      	movs	r3, #1
 80161ea:	617b      	str	r3, [r7, #20]
 80161ec:	e001      	b.n	80161f2 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80161ee:	2300      	movs	r3, #0
 80161f0:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80161f2:	69bb      	ldr	r3, [r7, #24]
 80161f4:	f003 0308 	and.w	r3, r3, #8
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	d15c      	bne.n	80162b6 <osMutexNew+0x102>
      mem = -1;
 80161fc:	f04f 33ff 	mov.w	r3, #4294967295
 8016200:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8016202:	687b      	ldr	r3, [r7, #4]
 8016204:	2b00      	cmp	r3, #0
 8016206:	d015      	beq.n	8016234 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	689b      	ldr	r3, [r3, #8]
 801620c:	2b00      	cmp	r3, #0
 801620e:	d006      	beq.n	801621e <osMutexNew+0x6a>
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	68db      	ldr	r3, [r3, #12]
 8016214:	2b4f      	cmp	r3, #79	@ 0x4f
 8016216:	d902      	bls.n	801621e <osMutexNew+0x6a>
          mem = 1;
 8016218:	2301      	movs	r3, #1
 801621a:	613b      	str	r3, [r7, #16]
 801621c:	e00c      	b.n	8016238 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	689b      	ldr	r3, [r3, #8]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d108      	bne.n	8016238 <osMutexNew+0x84>
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	68db      	ldr	r3, [r3, #12]
 801622a:	2b00      	cmp	r3, #0
 801622c:	d104      	bne.n	8016238 <osMutexNew+0x84>
            mem = 0;
 801622e:	2300      	movs	r3, #0
 8016230:	613b      	str	r3, [r7, #16]
 8016232:	e001      	b.n	8016238 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8016234:	2300      	movs	r3, #0
 8016236:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8016238:	693b      	ldr	r3, [r7, #16]
 801623a:	2b01      	cmp	r3, #1
 801623c:	d112      	bne.n	8016264 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 801623e:	697b      	ldr	r3, [r7, #20]
 8016240:	2b00      	cmp	r3, #0
 8016242:	d007      	beq.n	8016254 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8016244:	687b      	ldr	r3, [r7, #4]
 8016246:	689b      	ldr	r3, [r3, #8]
 8016248:	4619      	mov	r1, r3
 801624a:	2004      	movs	r0, #4
 801624c:	f000 fc51 	bl	8016af2 <xQueueCreateMutexStatic>
 8016250:	61f8      	str	r0, [r7, #28]
 8016252:	e016      	b.n	8016282 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	689b      	ldr	r3, [r3, #8]
 8016258:	4619      	mov	r1, r3
 801625a:	2001      	movs	r0, #1
 801625c:	f000 fc49 	bl	8016af2 <xQueueCreateMutexStatic>
 8016260:	61f8      	str	r0, [r7, #28]
 8016262:	e00e      	b.n	8016282 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8016264:	693b      	ldr	r3, [r7, #16]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d10b      	bne.n	8016282 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 801626a:	697b      	ldr	r3, [r7, #20]
 801626c:	2b00      	cmp	r3, #0
 801626e:	d004      	beq.n	801627a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8016270:	2004      	movs	r0, #4
 8016272:	f000 fc26 	bl	8016ac2 <xQueueCreateMutex>
 8016276:	61f8      	str	r0, [r7, #28]
 8016278:	e003      	b.n	8016282 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 801627a:	2001      	movs	r0, #1
 801627c:	f000 fc21 	bl	8016ac2 <xQueueCreateMutex>
 8016280:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8016282:	69fb      	ldr	r3, [r7, #28]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d00c      	beq.n	80162a2 <osMutexNew+0xee>
        if (attr != NULL) {
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	2b00      	cmp	r3, #0
 801628c:	d003      	beq.n	8016296 <osMutexNew+0xe2>
          name = attr->name;
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	60fb      	str	r3, [r7, #12]
 8016294:	e001      	b.n	801629a <osMutexNew+0xe6>
        } else {
          name = NULL;
 8016296:	2300      	movs	r3, #0
 8016298:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 801629a:	68f9      	ldr	r1, [r7, #12]
 801629c:	69f8      	ldr	r0, [r7, #28]
 801629e:	f001 f9eb 	bl	8017678 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80162a2:	69fb      	ldr	r3, [r7, #28]
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	d006      	beq.n	80162b6 <osMutexNew+0x102>
 80162a8:	697b      	ldr	r3, [r7, #20]
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	d003      	beq.n	80162b6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80162ae:	69fb      	ldr	r3, [r7, #28]
 80162b0:	f043 0301 	orr.w	r3, r3, #1
 80162b4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80162b6:	69fb      	ldr	r3, [r7, #28]
}
 80162b8:	4618      	mov	r0, r3
 80162ba:	3720      	adds	r7, #32
 80162bc:	46bd      	mov	sp, r7
 80162be:	bd80      	pop	{r7, pc}

080162c0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80162c0:	b580      	push	{r7, lr}
 80162c2:	b086      	sub	sp, #24
 80162c4:	af00      	add	r7, sp, #0
 80162c6:	6078      	str	r0, [r7, #4]
 80162c8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	f023 0301 	bic.w	r3, r3, #1
 80162d0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	f003 0301 	and.w	r3, r3, #1
 80162d8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80162da:	2300      	movs	r3, #0
 80162dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80162de:	f3ef 8305 	mrs	r3, IPSR
 80162e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80162e4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d003      	beq.n	80162f2 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80162ea:	f06f 0305 	mvn.w	r3, #5
 80162ee:	617b      	str	r3, [r7, #20]
 80162f0:	e02c      	b.n	801634c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80162f2:	693b      	ldr	r3, [r7, #16]
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d103      	bne.n	8016300 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80162f8:	f06f 0303 	mvn.w	r3, #3
 80162fc:	617b      	str	r3, [r7, #20]
 80162fe:	e025      	b.n	801634c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8016300:	68fb      	ldr	r3, [r7, #12]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d011      	beq.n	801632a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8016306:	6839      	ldr	r1, [r7, #0]
 8016308:	6938      	ldr	r0, [r7, #16]
 801630a:	f000 fc42 	bl	8016b92 <xQueueTakeMutexRecursive>
 801630e:	4603      	mov	r3, r0
 8016310:	2b01      	cmp	r3, #1
 8016312:	d01b      	beq.n	801634c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016314:	683b      	ldr	r3, [r7, #0]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d003      	beq.n	8016322 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 801631a:	f06f 0301 	mvn.w	r3, #1
 801631e:	617b      	str	r3, [r7, #20]
 8016320:	e014      	b.n	801634c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8016322:	f06f 0302 	mvn.w	r3, #2
 8016326:	617b      	str	r3, [r7, #20]
 8016328:	e010      	b.n	801634c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 801632a:	6839      	ldr	r1, [r7, #0]
 801632c:	6938      	ldr	r0, [r7, #16]
 801632e:	f000 fee9 	bl	8017104 <xQueueSemaphoreTake>
 8016332:	4603      	mov	r3, r0
 8016334:	2b01      	cmp	r3, #1
 8016336:	d009      	beq.n	801634c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016338:	683b      	ldr	r3, [r7, #0]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d003      	beq.n	8016346 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 801633e:	f06f 0301 	mvn.w	r3, #1
 8016342:	617b      	str	r3, [r7, #20]
 8016344:	e002      	b.n	801634c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8016346:	f06f 0302 	mvn.w	r3, #2
 801634a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 801634c:	697b      	ldr	r3, [r7, #20]
}
 801634e:	4618      	mov	r0, r3
 8016350:	3718      	adds	r7, #24
 8016352:	46bd      	mov	sp, r7
 8016354:	bd80      	pop	{r7, pc}

08016356 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8016356:	b580      	push	{r7, lr}
 8016358:	b086      	sub	sp, #24
 801635a:	af00      	add	r7, sp, #0
 801635c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	f023 0301 	bic.w	r3, r3, #1
 8016364:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	f003 0301 	and.w	r3, r3, #1
 801636c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 801636e:	2300      	movs	r3, #0
 8016370:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016372:	f3ef 8305 	mrs	r3, IPSR
 8016376:	60bb      	str	r3, [r7, #8]
  return(result);
 8016378:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 801637a:	2b00      	cmp	r3, #0
 801637c:	d003      	beq.n	8016386 <osMutexRelease+0x30>
    stat = osErrorISR;
 801637e:	f06f 0305 	mvn.w	r3, #5
 8016382:	617b      	str	r3, [r7, #20]
 8016384:	e01f      	b.n	80163c6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8016386:	693b      	ldr	r3, [r7, #16]
 8016388:	2b00      	cmp	r3, #0
 801638a:	d103      	bne.n	8016394 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 801638c:	f06f 0303 	mvn.w	r3, #3
 8016390:	617b      	str	r3, [r7, #20]
 8016392:	e018      	b.n	80163c6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8016394:	68fb      	ldr	r3, [r7, #12]
 8016396:	2b00      	cmp	r3, #0
 8016398:	d009      	beq.n	80163ae <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 801639a:	6938      	ldr	r0, [r7, #16]
 801639c:	f000 fbc4 	bl	8016b28 <xQueueGiveMutexRecursive>
 80163a0:	4603      	mov	r3, r0
 80163a2:	2b01      	cmp	r3, #1
 80163a4:	d00f      	beq.n	80163c6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80163a6:	f06f 0302 	mvn.w	r3, #2
 80163aa:	617b      	str	r3, [r7, #20]
 80163ac:	e00b      	b.n	80163c6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80163ae:	2300      	movs	r3, #0
 80163b0:	2200      	movs	r2, #0
 80163b2:	2100      	movs	r1, #0
 80163b4:	6938      	ldr	r0, [r7, #16]
 80163b6:	f000 fc23 	bl	8016c00 <xQueueGenericSend>
 80163ba:	4603      	mov	r3, r0
 80163bc:	2b01      	cmp	r3, #1
 80163be:	d002      	beq.n	80163c6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80163c0:	f06f 0302 	mvn.w	r3, #2
 80163c4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80163c6:	697b      	ldr	r3, [r7, #20]
}
 80163c8:	4618      	mov	r0, r3
 80163ca:	3718      	adds	r7, #24
 80163cc:	46bd      	mov	sp, r7
 80163ce:	bd80      	pop	{r7, pc}

080163d0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80163d0:	b580      	push	{r7, lr}
 80163d2:	b08a      	sub	sp, #40	@ 0x28
 80163d4:	af02      	add	r7, sp, #8
 80163d6:	60f8      	str	r0, [r7, #12]
 80163d8:	60b9      	str	r1, [r7, #8]
 80163da:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80163dc:	2300      	movs	r3, #0
 80163de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80163e0:	f3ef 8305 	mrs	r3, IPSR
 80163e4:	613b      	str	r3, [r7, #16]
  return(result);
 80163e6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d15f      	bne.n	80164ac <osMessageQueueNew+0xdc>
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d05c      	beq.n	80164ac <osMessageQueueNew+0xdc>
 80163f2:	68bb      	ldr	r3, [r7, #8]
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	d059      	beq.n	80164ac <osMessageQueueNew+0xdc>
    mem = -1;
 80163f8:	f04f 33ff 	mov.w	r3, #4294967295
 80163fc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d029      	beq.n	8016458 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	689b      	ldr	r3, [r3, #8]
 8016408:	2b00      	cmp	r3, #0
 801640a:	d012      	beq.n	8016432 <osMessageQueueNew+0x62>
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	68db      	ldr	r3, [r3, #12]
 8016410:	2b4f      	cmp	r3, #79	@ 0x4f
 8016412:	d90e      	bls.n	8016432 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016418:	2b00      	cmp	r3, #0
 801641a:	d00a      	beq.n	8016432 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	695a      	ldr	r2, [r3, #20]
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	68b9      	ldr	r1, [r7, #8]
 8016424:	fb01 f303 	mul.w	r3, r1, r3
 8016428:	429a      	cmp	r2, r3
 801642a:	d302      	bcc.n	8016432 <osMessageQueueNew+0x62>
        mem = 1;
 801642c:	2301      	movs	r3, #1
 801642e:	61bb      	str	r3, [r7, #24]
 8016430:	e014      	b.n	801645c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	689b      	ldr	r3, [r3, #8]
 8016436:	2b00      	cmp	r3, #0
 8016438:	d110      	bne.n	801645c <osMessageQueueNew+0x8c>
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	68db      	ldr	r3, [r3, #12]
 801643e:	2b00      	cmp	r3, #0
 8016440:	d10c      	bne.n	801645c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016446:	2b00      	cmp	r3, #0
 8016448:	d108      	bne.n	801645c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	695b      	ldr	r3, [r3, #20]
 801644e:	2b00      	cmp	r3, #0
 8016450:	d104      	bne.n	801645c <osMessageQueueNew+0x8c>
          mem = 0;
 8016452:	2300      	movs	r3, #0
 8016454:	61bb      	str	r3, [r7, #24]
 8016456:	e001      	b.n	801645c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8016458:	2300      	movs	r3, #0
 801645a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801645c:	69bb      	ldr	r3, [r7, #24]
 801645e:	2b01      	cmp	r3, #1
 8016460:	d10b      	bne.n	801647a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	691a      	ldr	r2, [r3, #16]
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	689b      	ldr	r3, [r3, #8]
 801646a:	2100      	movs	r1, #0
 801646c:	9100      	str	r1, [sp, #0]
 801646e:	68b9      	ldr	r1, [r7, #8]
 8016470:	68f8      	ldr	r0, [r7, #12]
 8016472:	f000 fa31 	bl	80168d8 <xQueueGenericCreateStatic>
 8016476:	61f8      	str	r0, [r7, #28]
 8016478:	e008      	b.n	801648c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 801647a:	69bb      	ldr	r3, [r7, #24]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d105      	bne.n	801648c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8016480:	2200      	movs	r2, #0
 8016482:	68b9      	ldr	r1, [r7, #8]
 8016484:	68f8      	ldr	r0, [r7, #12]
 8016486:	f000 faa4 	bl	80169d2 <xQueueGenericCreate>
 801648a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 801648c:	69fb      	ldr	r3, [r7, #28]
 801648e:	2b00      	cmp	r3, #0
 8016490:	d00c      	beq.n	80164ac <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8016492:	687b      	ldr	r3, [r7, #4]
 8016494:	2b00      	cmp	r3, #0
 8016496:	d003      	beq.n	80164a0 <osMessageQueueNew+0xd0>
        name = attr->name;
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	617b      	str	r3, [r7, #20]
 801649e:	e001      	b.n	80164a4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80164a0:	2300      	movs	r3, #0
 80164a2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80164a4:	6979      	ldr	r1, [r7, #20]
 80164a6:	69f8      	ldr	r0, [r7, #28]
 80164a8:	f001 f8e6 	bl	8017678 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80164ac:	69fb      	ldr	r3, [r7, #28]
}
 80164ae:	4618      	mov	r0, r3
 80164b0:	3720      	adds	r7, #32
 80164b2:	46bd      	mov	sp, r7
 80164b4:	bd80      	pop	{r7, pc}
	...

080164b8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80164b8:	b580      	push	{r7, lr}
 80164ba:	b088      	sub	sp, #32
 80164bc:	af00      	add	r7, sp, #0
 80164be:	60f8      	str	r0, [r7, #12]
 80164c0:	60b9      	str	r1, [r7, #8]
 80164c2:	603b      	str	r3, [r7, #0]
 80164c4:	4613      	mov	r3, r2
 80164c6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80164cc:	2300      	movs	r3, #0
 80164ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80164d0:	f3ef 8305 	mrs	r3, IPSR
 80164d4:	617b      	str	r3, [r7, #20]
  return(result);
 80164d6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d028      	beq.n	801652e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80164dc:	69bb      	ldr	r3, [r7, #24]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d005      	beq.n	80164ee <osMessageQueuePut+0x36>
 80164e2:	68bb      	ldr	r3, [r7, #8]
 80164e4:	2b00      	cmp	r3, #0
 80164e6:	d002      	beq.n	80164ee <osMessageQueuePut+0x36>
 80164e8:	683b      	ldr	r3, [r7, #0]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d003      	beq.n	80164f6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80164ee:	f06f 0303 	mvn.w	r3, #3
 80164f2:	61fb      	str	r3, [r7, #28]
 80164f4:	e038      	b.n	8016568 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80164f6:	2300      	movs	r3, #0
 80164f8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80164fa:	f107 0210 	add.w	r2, r7, #16
 80164fe:	2300      	movs	r3, #0
 8016500:	68b9      	ldr	r1, [r7, #8]
 8016502:	69b8      	ldr	r0, [r7, #24]
 8016504:	f000 fc7e 	bl	8016e04 <xQueueGenericSendFromISR>
 8016508:	4603      	mov	r3, r0
 801650a:	2b01      	cmp	r3, #1
 801650c:	d003      	beq.n	8016516 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801650e:	f06f 0302 	mvn.w	r3, #2
 8016512:	61fb      	str	r3, [r7, #28]
 8016514:	e028      	b.n	8016568 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8016516:	693b      	ldr	r3, [r7, #16]
 8016518:	2b00      	cmp	r3, #0
 801651a:	d025      	beq.n	8016568 <osMessageQueuePut+0xb0>
 801651c:	4b15      	ldr	r3, [pc, #84]	@ (8016574 <osMessageQueuePut+0xbc>)
 801651e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016522:	601a      	str	r2, [r3, #0]
 8016524:	f3bf 8f4f 	dsb	sy
 8016528:	f3bf 8f6f 	isb	sy
 801652c:	e01c      	b.n	8016568 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801652e:	69bb      	ldr	r3, [r7, #24]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d002      	beq.n	801653a <osMessageQueuePut+0x82>
 8016534:	68bb      	ldr	r3, [r7, #8]
 8016536:	2b00      	cmp	r3, #0
 8016538:	d103      	bne.n	8016542 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801653a:	f06f 0303 	mvn.w	r3, #3
 801653e:	61fb      	str	r3, [r7, #28]
 8016540:	e012      	b.n	8016568 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016542:	2300      	movs	r3, #0
 8016544:	683a      	ldr	r2, [r7, #0]
 8016546:	68b9      	ldr	r1, [r7, #8]
 8016548:	69b8      	ldr	r0, [r7, #24]
 801654a:	f000 fb59 	bl	8016c00 <xQueueGenericSend>
 801654e:	4603      	mov	r3, r0
 8016550:	2b01      	cmp	r3, #1
 8016552:	d009      	beq.n	8016568 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8016554:	683b      	ldr	r3, [r7, #0]
 8016556:	2b00      	cmp	r3, #0
 8016558:	d003      	beq.n	8016562 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801655a:	f06f 0301 	mvn.w	r3, #1
 801655e:	61fb      	str	r3, [r7, #28]
 8016560:	e002      	b.n	8016568 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8016562:	f06f 0302 	mvn.w	r3, #2
 8016566:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016568:	69fb      	ldr	r3, [r7, #28]
}
 801656a:	4618      	mov	r0, r3
 801656c:	3720      	adds	r7, #32
 801656e:	46bd      	mov	sp, r7
 8016570:	bd80      	pop	{r7, pc}
 8016572:	bf00      	nop
 8016574:	e000ed04 	.word	0xe000ed04

08016578 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8016578:	b580      	push	{r7, lr}
 801657a:	b088      	sub	sp, #32
 801657c:	af00      	add	r7, sp, #0
 801657e:	60f8      	str	r0, [r7, #12]
 8016580:	60b9      	str	r1, [r7, #8]
 8016582:	607a      	str	r2, [r7, #4]
 8016584:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016586:	68fb      	ldr	r3, [r7, #12]
 8016588:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801658a:	2300      	movs	r3, #0
 801658c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801658e:	f3ef 8305 	mrs	r3, IPSR
 8016592:	617b      	str	r3, [r7, #20]
  return(result);
 8016594:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016596:	2b00      	cmp	r3, #0
 8016598:	d028      	beq.n	80165ec <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801659a:	69bb      	ldr	r3, [r7, #24]
 801659c:	2b00      	cmp	r3, #0
 801659e:	d005      	beq.n	80165ac <osMessageQueueGet+0x34>
 80165a0:	68bb      	ldr	r3, [r7, #8]
 80165a2:	2b00      	cmp	r3, #0
 80165a4:	d002      	beq.n	80165ac <osMessageQueueGet+0x34>
 80165a6:	683b      	ldr	r3, [r7, #0]
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d003      	beq.n	80165b4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80165ac:	f06f 0303 	mvn.w	r3, #3
 80165b0:	61fb      	str	r3, [r7, #28]
 80165b2:	e037      	b.n	8016624 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80165b4:	2300      	movs	r3, #0
 80165b6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80165b8:	f107 0310 	add.w	r3, r7, #16
 80165bc:	461a      	mov	r2, r3
 80165be:	68b9      	ldr	r1, [r7, #8]
 80165c0:	69b8      	ldr	r0, [r7, #24]
 80165c2:	f000 feaf 	bl	8017324 <xQueueReceiveFromISR>
 80165c6:	4603      	mov	r3, r0
 80165c8:	2b01      	cmp	r3, #1
 80165ca:	d003      	beq.n	80165d4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80165cc:	f06f 0302 	mvn.w	r3, #2
 80165d0:	61fb      	str	r3, [r7, #28]
 80165d2:	e027      	b.n	8016624 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80165d4:	693b      	ldr	r3, [r7, #16]
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d024      	beq.n	8016624 <osMessageQueueGet+0xac>
 80165da:	4b15      	ldr	r3, [pc, #84]	@ (8016630 <osMessageQueueGet+0xb8>)
 80165dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80165e0:	601a      	str	r2, [r3, #0]
 80165e2:	f3bf 8f4f 	dsb	sy
 80165e6:	f3bf 8f6f 	isb	sy
 80165ea:	e01b      	b.n	8016624 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80165ec:	69bb      	ldr	r3, [r7, #24]
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d002      	beq.n	80165f8 <osMessageQueueGet+0x80>
 80165f2:	68bb      	ldr	r3, [r7, #8]
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d103      	bne.n	8016600 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80165f8:	f06f 0303 	mvn.w	r3, #3
 80165fc:	61fb      	str	r3, [r7, #28]
 80165fe:	e011      	b.n	8016624 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016600:	683a      	ldr	r2, [r7, #0]
 8016602:	68b9      	ldr	r1, [r7, #8]
 8016604:	69b8      	ldr	r0, [r7, #24]
 8016606:	f000 fc9b 	bl	8016f40 <xQueueReceive>
 801660a:	4603      	mov	r3, r0
 801660c:	2b01      	cmp	r3, #1
 801660e:	d009      	beq.n	8016624 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8016610:	683b      	ldr	r3, [r7, #0]
 8016612:	2b00      	cmp	r3, #0
 8016614:	d003      	beq.n	801661e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8016616:	f06f 0301 	mvn.w	r3, #1
 801661a:	61fb      	str	r3, [r7, #28]
 801661c:	e002      	b.n	8016624 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 801661e:	f06f 0302 	mvn.w	r3, #2
 8016622:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016624:	69fb      	ldr	r3, [r7, #28]
}
 8016626:	4618      	mov	r0, r3
 8016628:	3720      	adds	r7, #32
 801662a:	46bd      	mov	sp, r7
 801662c:	bd80      	pop	{r7, pc}
 801662e:	bf00      	nop
 8016630:	e000ed04 	.word	0xe000ed04

08016634 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8016634:	b480      	push	{r7}
 8016636:	b085      	sub	sp, #20
 8016638:	af00      	add	r7, sp, #0
 801663a:	60f8      	str	r0, [r7, #12]
 801663c:	60b9      	str	r1, [r7, #8]
 801663e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8016640:	68fb      	ldr	r3, [r7, #12]
 8016642:	4a07      	ldr	r2, [pc, #28]	@ (8016660 <vApplicationGetIdleTaskMemory+0x2c>)
 8016644:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8016646:	68bb      	ldr	r3, [r7, #8]
 8016648:	4a06      	ldr	r2, [pc, #24]	@ (8016664 <vApplicationGetIdleTaskMemory+0x30>)
 801664a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016652:	601a      	str	r2, [r3, #0]
}
 8016654:	bf00      	nop
 8016656:	3714      	adds	r7, #20
 8016658:	46bd      	mov	sp, r7
 801665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665e:	4770      	bx	lr
 8016660:	24002cf4 	.word	0x24002cf4
 8016664:	24002da0 	.word	0x24002da0

08016668 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8016668:	b480      	push	{r7}
 801666a:	b085      	sub	sp, #20
 801666c:	af00      	add	r7, sp, #0
 801666e:	60f8      	str	r0, [r7, #12]
 8016670:	60b9      	str	r1, [r7, #8]
 8016672:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016674:	68fb      	ldr	r3, [r7, #12]
 8016676:	4a07      	ldr	r2, [pc, #28]	@ (8016694 <vApplicationGetTimerTaskMemory+0x2c>)
 8016678:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801667a:	68bb      	ldr	r3, [r7, #8]
 801667c:	4a06      	ldr	r2, [pc, #24]	@ (8016698 <vApplicationGetTimerTaskMemory+0x30>)
 801667e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016686:	601a      	str	r2, [r3, #0]
}
 8016688:	bf00      	nop
 801668a:	3714      	adds	r7, #20
 801668c:	46bd      	mov	sp, r7
 801668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016692:	4770      	bx	lr
 8016694:	240031a0 	.word	0x240031a0
 8016698:	2400324c 	.word	0x2400324c

0801669c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801669c:	b480      	push	{r7}
 801669e:	b083      	sub	sp, #12
 80166a0:	af00      	add	r7, sp, #0
 80166a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	f103 0208 	add.w	r2, r3, #8
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	f04f 32ff 	mov.w	r2, #4294967295
 80166b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f103 0208 	add.w	r2, r3, #8
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	f103 0208 	add.w	r2, r3, #8
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80166ca:	687b      	ldr	r3, [r7, #4]
 80166cc:	2200      	movs	r2, #0
 80166ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80166d0:	bf00      	nop
 80166d2:	370c      	adds	r7, #12
 80166d4:	46bd      	mov	sp, r7
 80166d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166da:	4770      	bx	lr

080166dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80166dc:	b480      	push	{r7}
 80166de:	b083      	sub	sp, #12
 80166e0:	af00      	add	r7, sp, #0
 80166e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	2200      	movs	r2, #0
 80166e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80166ea:	bf00      	nop
 80166ec:	370c      	adds	r7, #12
 80166ee:	46bd      	mov	sp, r7
 80166f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166f4:	4770      	bx	lr

080166f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80166f6:	b480      	push	{r7}
 80166f8:	b085      	sub	sp, #20
 80166fa:	af00      	add	r7, sp, #0
 80166fc:	6078      	str	r0, [r7, #4]
 80166fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	685b      	ldr	r3, [r3, #4]
 8016704:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8016706:	683b      	ldr	r3, [r7, #0]
 8016708:	68fa      	ldr	r2, [r7, #12]
 801670a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	689a      	ldr	r2, [r3, #8]
 8016710:	683b      	ldr	r3, [r7, #0]
 8016712:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016714:	68fb      	ldr	r3, [r7, #12]
 8016716:	689b      	ldr	r3, [r3, #8]
 8016718:	683a      	ldr	r2, [r7, #0]
 801671a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801671c:	68fb      	ldr	r3, [r7, #12]
 801671e:	683a      	ldr	r2, [r7, #0]
 8016720:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8016722:	683b      	ldr	r3, [r7, #0]
 8016724:	687a      	ldr	r2, [r7, #4]
 8016726:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	681b      	ldr	r3, [r3, #0]
 801672c:	1c5a      	adds	r2, r3, #1
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	601a      	str	r2, [r3, #0]
}
 8016732:	bf00      	nop
 8016734:	3714      	adds	r7, #20
 8016736:	46bd      	mov	sp, r7
 8016738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801673c:	4770      	bx	lr

0801673e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801673e:	b480      	push	{r7}
 8016740:	b085      	sub	sp, #20
 8016742:	af00      	add	r7, sp, #0
 8016744:	6078      	str	r0, [r7, #4]
 8016746:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016748:	683b      	ldr	r3, [r7, #0]
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801674e:	68bb      	ldr	r3, [r7, #8]
 8016750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016754:	d103      	bne.n	801675e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	691b      	ldr	r3, [r3, #16]
 801675a:	60fb      	str	r3, [r7, #12]
 801675c:	e00c      	b.n	8016778 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	3308      	adds	r3, #8
 8016762:	60fb      	str	r3, [r7, #12]
 8016764:	e002      	b.n	801676c <vListInsert+0x2e>
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	685b      	ldr	r3, [r3, #4]
 801676a:	60fb      	str	r3, [r7, #12]
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	685b      	ldr	r3, [r3, #4]
 8016770:	681b      	ldr	r3, [r3, #0]
 8016772:	68ba      	ldr	r2, [r7, #8]
 8016774:	429a      	cmp	r2, r3
 8016776:	d2f6      	bcs.n	8016766 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	685a      	ldr	r2, [r3, #4]
 801677c:	683b      	ldr	r3, [r7, #0]
 801677e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8016780:	683b      	ldr	r3, [r7, #0]
 8016782:	685b      	ldr	r3, [r3, #4]
 8016784:	683a      	ldr	r2, [r7, #0]
 8016786:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016788:	683b      	ldr	r3, [r7, #0]
 801678a:	68fa      	ldr	r2, [r7, #12]
 801678c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801678e:	68fb      	ldr	r3, [r7, #12]
 8016790:	683a      	ldr	r2, [r7, #0]
 8016792:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016794:	683b      	ldr	r3, [r7, #0]
 8016796:	687a      	ldr	r2, [r7, #4]
 8016798:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801679a:	687b      	ldr	r3, [r7, #4]
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	1c5a      	adds	r2, r3, #1
 80167a0:	687b      	ldr	r3, [r7, #4]
 80167a2:	601a      	str	r2, [r3, #0]
}
 80167a4:	bf00      	nop
 80167a6:	3714      	adds	r7, #20
 80167a8:	46bd      	mov	sp, r7
 80167aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167ae:	4770      	bx	lr

080167b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80167b0:	b480      	push	{r7}
 80167b2:	b085      	sub	sp, #20
 80167b4:	af00      	add	r7, sp, #0
 80167b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	691b      	ldr	r3, [r3, #16]
 80167bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	685b      	ldr	r3, [r3, #4]
 80167c2:	687a      	ldr	r2, [r7, #4]
 80167c4:	6892      	ldr	r2, [r2, #8]
 80167c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	689b      	ldr	r3, [r3, #8]
 80167cc:	687a      	ldr	r2, [r7, #4]
 80167ce:	6852      	ldr	r2, [r2, #4]
 80167d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	685b      	ldr	r3, [r3, #4]
 80167d6:	687a      	ldr	r2, [r7, #4]
 80167d8:	429a      	cmp	r2, r3
 80167da:	d103      	bne.n	80167e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	689a      	ldr	r2, [r3, #8]
 80167e0:	68fb      	ldr	r3, [r7, #12]
 80167e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	2200      	movs	r2, #0
 80167e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	1e5a      	subs	r2, r3, #1
 80167f0:	68fb      	ldr	r3, [r7, #12]
 80167f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	681b      	ldr	r3, [r3, #0]
}
 80167f8:	4618      	mov	r0, r3
 80167fa:	3714      	adds	r7, #20
 80167fc:	46bd      	mov	sp, r7
 80167fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016802:	4770      	bx	lr

08016804 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016804:	b580      	push	{r7, lr}
 8016806:	b084      	sub	sp, #16
 8016808:	af00      	add	r7, sp, #0
 801680a:	6078      	str	r0, [r7, #4]
 801680c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016812:	68fb      	ldr	r3, [r7, #12]
 8016814:	2b00      	cmp	r3, #0
 8016816:	d10b      	bne.n	8016830 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801681c:	f383 8811 	msr	BASEPRI, r3
 8016820:	f3bf 8f6f 	isb	sy
 8016824:	f3bf 8f4f 	dsb	sy
 8016828:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801682a:	bf00      	nop
 801682c:	bf00      	nop
 801682e:	e7fd      	b.n	801682c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8016830:	f002 fcfa 	bl	8019228 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	681a      	ldr	r2, [r3, #0]
 8016838:	68fb      	ldr	r3, [r7, #12]
 801683a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801683c:	68f9      	ldr	r1, [r7, #12]
 801683e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016840:	fb01 f303 	mul.w	r3, r1, r3
 8016844:	441a      	add	r2, r3
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	2200      	movs	r2, #0
 801684e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016850:	68fb      	ldr	r3, [r7, #12]
 8016852:	681a      	ldr	r2, [r3, #0]
 8016854:	68fb      	ldr	r3, [r7, #12]
 8016856:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016858:	68fb      	ldr	r3, [r7, #12]
 801685a:	681a      	ldr	r2, [r3, #0]
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016860:	3b01      	subs	r3, #1
 8016862:	68f9      	ldr	r1, [r7, #12]
 8016864:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016866:	fb01 f303 	mul.w	r3, r1, r3
 801686a:	441a      	add	r2, r3
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8016870:	68fb      	ldr	r3, [r7, #12]
 8016872:	22ff      	movs	r2, #255	@ 0xff
 8016874:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016878:	68fb      	ldr	r3, [r7, #12]
 801687a:	22ff      	movs	r2, #255	@ 0xff
 801687c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8016880:	683b      	ldr	r3, [r7, #0]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d114      	bne.n	80168b0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	691b      	ldr	r3, [r3, #16]
 801688a:	2b00      	cmp	r3, #0
 801688c:	d01a      	beq.n	80168c4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801688e:	68fb      	ldr	r3, [r7, #12]
 8016890:	3310      	adds	r3, #16
 8016892:	4618      	mov	r0, r3
 8016894:	f001 fc86 	bl	80181a4 <xTaskRemoveFromEventList>
 8016898:	4603      	mov	r3, r0
 801689a:	2b00      	cmp	r3, #0
 801689c:	d012      	beq.n	80168c4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801689e:	4b0d      	ldr	r3, [pc, #52]	@ (80168d4 <xQueueGenericReset+0xd0>)
 80168a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80168a4:	601a      	str	r2, [r3, #0]
 80168a6:	f3bf 8f4f 	dsb	sy
 80168aa:	f3bf 8f6f 	isb	sy
 80168ae:	e009      	b.n	80168c4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80168b0:	68fb      	ldr	r3, [r7, #12]
 80168b2:	3310      	adds	r3, #16
 80168b4:	4618      	mov	r0, r3
 80168b6:	f7ff fef1 	bl	801669c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80168ba:	68fb      	ldr	r3, [r7, #12]
 80168bc:	3324      	adds	r3, #36	@ 0x24
 80168be:	4618      	mov	r0, r3
 80168c0:	f7ff feec 	bl	801669c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80168c4:	f002 fce2 	bl	801928c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80168c8:	2301      	movs	r3, #1
}
 80168ca:	4618      	mov	r0, r3
 80168cc:	3710      	adds	r7, #16
 80168ce:	46bd      	mov	sp, r7
 80168d0:	bd80      	pop	{r7, pc}
 80168d2:	bf00      	nop
 80168d4:	e000ed04 	.word	0xe000ed04

080168d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80168d8:	b580      	push	{r7, lr}
 80168da:	b08e      	sub	sp, #56	@ 0x38
 80168dc:	af02      	add	r7, sp, #8
 80168de:	60f8      	str	r0, [r7, #12]
 80168e0:	60b9      	str	r1, [r7, #8]
 80168e2:	607a      	str	r2, [r7, #4]
 80168e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80168e6:	68fb      	ldr	r3, [r7, #12]
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	d10b      	bne.n	8016904 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80168ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168f0:	f383 8811 	msr	BASEPRI, r3
 80168f4:	f3bf 8f6f 	isb	sy
 80168f8:	f3bf 8f4f 	dsb	sy
 80168fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80168fe:	bf00      	nop
 8016900:	bf00      	nop
 8016902:	e7fd      	b.n	8016900 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8016904:	683b      	ldr	r3, [r7, #0]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d10b      	bne.n	8016922 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801690a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801690e:	f383 8811 	msr	BASEPRI, r3
 8016912:	f3bf 8f6f 	isb	sy
 8016916:	f3bf 8f4f 	dsb	sy
 801691a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801691c:	bf00      	nop
 801691e:	bf00      	nop
 8016920:	e7fd      	b.n	801691e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	2b00      	cmp	r3, #0
 8016926:	d002      	beq.n	801692e <xQueueGenericCreateStatic+0x56>
 8016928:	68bb      	ldr	r3, [r7, #8]
 801692a:	2b00      	cmp	r3, #0
 801692c:	d001      	beq.n	8016932 <xQueueGenericCreateStatic+0x5a>
 801692e:	2301      	movs	r3, #1
 8016930:	e000      	b.n	8016934 <xQueueGenericCreateStatic+0x5c>
 8016932:	2300      	movs	r3, #0
 8016934:	2b00      	cmp	r3, #0
 8016936:	d10b      	bne.n	8016950 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8016938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801693c:	f383 8811 	msr	BASEPRI, r3
 8016940:	f3bf 8f6f 	isb	sy
 8016944:	f3bf 8f4f 	dsb	sy
 8016948:	623b      	str	r3, [r7, #32]
}
 801694a:	bf00      	nop
 801694c:	bf00      	nop
 801694e:	e7fd      	b.n	801694c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	2b00      	cmp	r3, #0
 8016954:	d102      	bne.n	801695c <xQueueGenericCreateStatic+0x84>
 8016956:	68bb      	ldr	r3, [r7, #8]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d101      	bne.n	8016960 <xQueueGenericCreateStatic+0x88>
 801695c:	2301      	movs	r3, #1
 801695e:	e000      	b.n	8016962 <xQueueGenericCreateStatic+0x8a>
 8016960:	2300      	movs	r3, #0
 8016962:	2b00      	cmp	r3, #0
 8016964:	d10b      	bne.n	801697e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8016966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801696a:	f383 8811 	msr	BASEPRI, r3
 801696e:	f3bf 8f6f 	isb	sy
 8016972:	f3bf 8f4f 	dsb	sy
 8016976:	61fb      	str	r3, [r7, #28]
}
 8016978:	bf00      	nop
 801697a:	bf00      	nop
 801697c:	e7fd      	b.n	801697a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801697e:	2350      	movs	r3, #80	@ 0x50
 8016980:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8016982:	697b      	ldr	r3, [r7, #20]
 8016984:	2b50      	cmp	r3, #80	@ 0x50
 8016986:	d00b      	beq.n	80169a0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8016988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801698c:	f383 8811 	msr	BASEPRI, r3
 8016990:	f3bf 8f6f 	isb	sy
 8016994:	f3bf 8f4f 	dsb	sy
 8016998:	61bb      	str	r3, [r7, #24]
}
 801699a:	bf00      	nop
 801699c:	bf00      	nop
 801699e:	e7fd      	b.n	801699c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80169a0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80169a2:	683b      	ldr	r3, [r7, #0]
 80169a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80169a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d00d      	beq.n	80169c8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80169ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169ae:	2201      	movs	r2, #1
 80169b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80169b4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80169b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169ba:	9300      	str	r3, [sp, #0]
 80169bc:	4613      	mov	r3, r2
 80169be:	687a      	ldr	r2, [r7, #4]
 80169c0:	68b9      	ldr	r1, [r7, #8]
 80169c2:	68f8      	ldr	r0, [r7, #12]
 80169c4:	f000 f840 	bl	8016a48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80169c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80169ca:	4618      	mov	r0, r3
 80169cc:	3730      	adds	r7, #48	@ 0x30
 80169ce:	46bd      	mov	sp, r7
 80169d0:	bd80      	pop	{r7, pc}

080169d2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80169d2:	b580      	push	{r7, lr}
 80169d4:	b08a      	sub	sp, #40	@ 0x28
 80169d6:	af02      	add	r7, sp, #8
 80169d8:	60f8      	str	r0, [r7, #12]
 80169da:	60b9      	str	r1, [r7, #8]
 80169dc:	4613      	mov	r3, r2
 80169de:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80169e0:	68fb      	ldr	r3, [r7, #12]
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d10b      	bne.n	80169fe <xQueueGenericCreate+0x2c>
	__asm volatile
 80169e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169ea:	f383 8811 	msr	BASEPRI, r3
 80169ee:	f3bf 8f6f 	isb	sy
 80169f2:	f3bf 8f4f 	dsb	sy
 80169f6:	613b      	str	r3, [r7, #16]
}
 80169f8:	bf00      	nop
 80169fa:	bf00      	nop
 80169fc:	e7fd      	b.n	80169fa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	68ba      	ldr	r2, [r7, #8]
 8016a02:	fb02 f303 	mul.w	r3, r2, r3
 8016a06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016a08:	69fb      	ldr	r3, [r7, #28]
 8016a0a:	3350      	adds	r3, #80	@ 0x50
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	f002 fd2d 	bl	801946c <pvPortMalloc>
 8016a12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8016a14:	69bb      	ldr	r3, [r7, #24]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d011      	beq.n	8016a3e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8016a1a:	69bb      	ldr	r3, [r7, #24]
 8016a1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a1e:	697b      	ldr	r3, [r7, #20]
 8016a20:	3350      	adds	r3, #80	@ 0x50
 8016a22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016a24:	69bb      	ldr	r3, [r7, #24]
 8016a26:	2200      	movs	r2, #0
 8016a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016a2c:	79fa      	ldrb	r2, [r7, #7]
 8016a2e:	69bb      	ldr	r3, [r7, #24]
 8016a30:	9300      	str	r3, [sp, #0]
 8016a32:	4613      	mov	r3, r2
 8016a34:	697a      	ldr	r2, [r7, #20]
 8016a36:	68b9      	ldr	r1, [r7, #8]
 8016a38:	68f8      	ldr	r0, [r7, #12]
 8016a3a:	f000 f805 	bl	8016a48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016a3e:	69bb      	ldr	r3, [r7, #24]
	}
 8016a40:	4618      	mov	r0, r3
 8016a42:	3720      	adds	r7, #32
 8016a44:	46bd      	mov	sp, r7
 8016a46:	bd80      	pop	{r7, pc}

08016a48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8016a48:	b580      	push	{r7, lr}
 8016a4a:	b084      	sub	sp, #16
 8016a4c:	af00      	add	r7, sp, #0
 8016a4e:	60f8      	str	r0, [r7, #12]
 8016a50:	60b9      	str	r1, [r7, #8]
 8016a52:	607a      	str	r2, [r7, #4]
 8016a54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8016a56:	68bb      	ldr	r3, [r7, #8]
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d103      	bne.n	8016a64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016a5c:	69bb      	ldr	r3, [r7, #24]
 8016a5e:	69ba      	ldr	r2, [r7, #24]
 8016a60:	601a      	str	r2, [r3, #0]
 8016a62:	e002      	b.n	8016a6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016a64:	69bb      	ldr	r3, [r7, #24]
 8016a66:	687a      	ldr	r2, [r7, #4]
 8016a68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8016a6a:	69bb      	ldr	r3, [r7, #24]
 8016a6c:	68fa      	ldr	r2, [r7, #12]
 8016a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016a70:	69bb      	ldr	r3, [r7, #24]
 8016a72:	68ba      	ldr	r2, [r7, #8]
 8016a74:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016a76:	2101      	movs	r1, #1
 8016a78:	69b8      	ldr	r0, [r7, #24]
 8016a7a:	f7ff fec3 	bl	8016804 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8016a7e:	69bb      	ldr	r3, [r7, #24]
 8016a80:	78fa      	ldrb	r2, [r7, #3]
 8016a82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8016a86:	bf00      	nop
 8016a88:	3710      	adds	r7, #16
 8016a8a:	46bd      	mov	sp, r7
 8016a8c:	bd80      	pop	{r7, pc}

08016a8e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8016a8e:	b580      	push	{r7, lr}
 8016a90:	b082      	sub	sp, #8
 8016a92:	af00      	add	r7, sp, #0
 8016a94:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d00e      	beq.n	8016aba <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	2200      	movs	r2, #0
 8016aa0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	2200      	movs	r2, #0
 8016aa6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	2200      	movs	r2, #0
 8016aac:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016aae:	2300      	movs	r3, #0
 8016ab0:	2200      	movs	r2, #0
 8016ab2:	2100      	movs	r1, #0
 8016ab4:	6878      	ldr	r0, [r7, #4]
 8016ab6:	f000 f8a3 	bl	8016c00 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8016aba:	bf00      	nop
 8016abc:	3708      	adds	r7, #8
 8016abe:	46bd      	mov	sp, r7
 8016ac0:	bd80      	pop	{r7, pc}

08016ac2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8016ac2:	b580      	push	{r7, lr}
 8016ac4:	b086      	sub	sp, #24
 8016ac6:	af00      	add	r7, sp, #0
 8016ac8:	4603      	mov	r3, r0
 8016aca:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016acc:	2301      	movs	r3, #1
 8016ace:	617b      	str	r3, [r7, #20]
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8016ad4:	79fb      	ldrb	r3, [r7, #7]
 8016ad6:	461a      	mov	r2, r3
 8016ad8:	6939      	ldr	r1, [r7, #16]
 8016ada:	6978      	ldr	r0, [r7, #20]
 8016adc:	f7ff ff79 	bl	80169d2 <xQueueGenericCreate>
 8016ae0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016ae2:	68f8      	ldr	r0, [r7, #12]
 8016ae4:	f7ff ffd3 	bl	8016a8e <prvInitialiseMutex>

		return xNewQueue;
 8016ae8:	68fb      	ldr	r3, [r7, #12]
	}
 8016aea:	4618      	mov	r0, r3
 8016aec:	3718      	adds	r7, #24
 8016aee:	46bd      	mov	sp, r7
 8016af0:	bd80      	pop	{r7, pc}

08016af2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8016af2:	b580      	push	{r7, lr}
 8016af4:	b088      	sub	sp, #32
 8016af6:	af02      	add	r7, sp, #8
 8016af8:	4603      	mov	r3, r0
 8016afa:	6039      	str	r1, [r7, #0]
 8016afc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016afe:	2301      	movs	r3, #1
 8016b00:	617b      	str	r3, [r7, #20]
 8016b02:	2300      	movs	r3, #0
 8016b04:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8016b06:	79fb      	ldrb	r3, [r7, #7]
 8016b08:	9300      	str	r3, [sp, #0]
 8016b0a:	683b      	ldr	r3, [r7, #0]
 8016b0c:	2200      	movs	r2, #0
 8016b0e:	6939      	ldr	r1, [r7, #16]
 8016b10:	6978      	ldr	r0, [r7, #20]
 8016b12:	f7ff fee1 	bl	80168d8 <xQueueGenericCreateStatic>
 8016b16:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016b18:	68f8      	ldr	r0, [r7, #12]
 8016b1a:	f7ff ffb8 	bl	8016a8e <prvInitialiseMutex>

		return xNewQueue;
 8016b1e:	68fb      	ldr	r3, [r7, #12]
	}
 8016b20:	4618      	mov	r0, r3
 8016b22:	3718      	adds	r7, #24
 8016b24:	46bd      	mov	sp, r7
 8016b26:	bd80      	pop	{r7, pc}

08016b28 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8016b28:	b590      	push	{r4, r7, lr}
 8016b2a:	b087      	sub	sp, #28
 8016b2c:	af00      	add	r7, sp, #0
 8016b2e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016b34:	693b      	ldr	r3, [r7, #16]
 8016b36:	2b00      	cmp	r3, #0
 8016b38:	d10b      	bne.n	8016b52 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8016b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b3e:	f383 8811 	msr	BASEPRI, r3
 8016b42:	f3bf 8f6f 	isb	sy
 8016b46:	f3bf 8f4f 	dsb	sy
 8016b4a:	60fb      	str	r3, [r7, #12]
}
 8016b4c:	bf00      	nop
 8016b4e:	bf00      	nop
 8016b50:	e7fd      	b.n	8016b4e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016b52:	693b      	ldr	r3, [r7, #16]
 8016b54:	689c      	ldr	r4, [r3, #8]
 8016b56:	f001 fceb 	bl	8018530 <xTaskGetCurrentTaskHandle>
 8016b5a:	4603      	mov	r3, r0
 8016b5c:	429c      	cmp	r4, r3
 8016b5e:	d111      	bne.n	8016b84 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8016b60:	693b      	ldr	r3, [r7, #16]
 8016b62:	68db      	ldr	r3, [r3, #12]
 8016b64:	1e5a      	subs	r2, r3, #1
 8016b66:	693b      	ldr	r3, [r7, #16]
 8016b68:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8016b6a:	693b      	ldr	r3, [r7, #16]
 8016b6c:	68db      	ldr	r3, [r3, #12]
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d105      	bne.n	8016b7e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8016b72:	2300      	movs	r3, #0
 8016b74:	2200      	movs	r2, #0
 8016b76:	2100      	movs	r1, #0
 8016b78:	6938      	ldr	r0, [r7, #16]
 8016b7a:	f000 f841 	bl	8016c00 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8016b7e:	2301      	movs	r3, #1
 8016b80:	617b      	str	r3, [r7, #20]
 8016b82:	e001      	b.n	8016b88 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8016b84:	2300      	movs	r3, #0
 8016b86:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8016b88:	697b      	ldr	r3, [r7, #20]
	}
 8016b8a:	4618      	mov	r0, r3
 8016b8c:	371c      	adds	r7, #28
 8016b8e:	46bd      	mov	sp, r7
 8016b90:	bd90      	pop	{r4, r7, pc}

08016b92 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8016b92:	b590      	push	{r4, r7, lr}
 8016b94:	b087      	sub	sp, #28
 8016b96:	af00      	add	r7, sp, #0
 8016b98:	6078      	str	r0, [r7, #4]
 8016b9a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016ba0:	693b      	ldr	r3, [r7, #16]
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	d10b      	bne.n	8016bbe <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8016ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016baa:	f383 8811 	msr	BASEPRI, r3
 8016bae:	f3bf 8f6f 	isb	sy
 8016bb2:	f3bf 8f4f 	dsb	sy
 8016bb6:	60fb      	str	r3, [r7, #12]
}
 8016bb8:	bf00      	nop
 8016bba:	bf00      	nop
 8016bbc:	e7fd      	b.n	8016bba <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016bbe:	693b      	ldr	r3, [r7, #16]
 8016bc0:	689c      	ldr	r4, [r3, #8]
 8016bc2:	f001 fcb5 	bl	8018530 <xTaskGetCurrentTaskHandle>
 8016bc6:	4603      	mov	r3, r0
 8016bc8:	429c      	cmp	r4, r3
 8016bca:	d107      	bne.n	8016bdc <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016bcc:	693b      	ldr	r3, [r7, #16]
 8016bce:	68db      	ldr	r3, [r3, #12]
 8016bd0:	1c5a      	adds	r2, r3, #1
 8016bd2:	693b      	ldr	r3, [r7, #16]
 8016bd4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8016bd6:	2301      	movs	r3, #1
 8016bd8:	617b      	str	r3, [r7, #20]
 8016bda:	e00c      	b.n	8016bf6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8016bdc:	6839      	ldr	r1, [r7, #0]
 8016bde:	6938      	ldr	r0, [r7, #16]
 8016be0:	f000 fa90 	bl	8017104 <xQueueSemaphoreTake>
 8016be4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8016be6:	697b      	ldr	r3, [r7, #20]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d004      	beq.n	8016bf6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016bec:	693b      	ldr	r3, [r7, #16]
 8016bee:	68db      	ldr	r3, [r3, #12]
 8016bf0:	1c5a      	adds	r2, r3, #1
 8016bf2:	693b      	ldr	r3, [r7, #16]
 8016bf4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8016bf6:	697b      	ldr	r3, [r7, #20]
	}
 8016bf8:	4618      	mov	r0, r3
 8016bfa:	371c      	adds	r7, #28
 8016bfc:	46bd      	mov	sp, r7
 8016bfe:	bd90      	pop	{r4, r7, pc}

08016c00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8016c00:	b580      	push	{r7, lr}
 8016c02:	b08e      	sub	sp, #56	@ 0x38
 8016c04:	af00      	add	r7, sp, #0
 8016c06:	60f8      	str	r0, [r7, #12]
 8016c08:	60b9      	str	r1, [r7, #8]
 8016c0a:	607a      	str	r2, [r7, #4]
 8016c0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016c0e:	2300      	movs	r3, #0
 8016c10:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016c12:	68fb      	ldr	r3, [r7, #12]
 8016c14:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8016c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d10b      	bne.n	8016c34 <xQueueGenericSend+0x34>
	__asm volatile
 8016c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c20:	f383 8811 	msr	BASEPRI, r3
 8016c24:	f3bf 8f6f 	isb	sy
 8016c28:	f3bf 8f4f 	dsb	sy
 8016c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016c2e:	bf00      	nop
 8016c30:	bf00      	nop
 8016c32:	e7fd      	b.n	8016c30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016c34:	68bb      	ldr	r3, [r7, #8]
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d103      	bne.n	8016c42 <xQueueGenericSend+0x42>
 8016c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d101      	bne.n	8016c46 <xQueueGenericSend+0x46>
 8016c42:	2301      	movs	r3, #1
 8016c44:	e000      	b.n	8016c48 <xQueueGenericSend+0x48>
 8016c46:	2300      	movs	r3, #0
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d10b      	bne.n	8016c64 <xQueueGenericSend+0x64>
	__asm volatile
 8016c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c50:	f383 8811 	msr	BASEPRI, r3
 8016c54:	f3bf 8f6f 	isb	sy
 8016c58:	f3bf 8f4f 	dsb	sy
 8016c5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016c5e:	bf00      	nop
 8016c60:	bf00      	nop
 8016c62:	e7fd      	b.n	8016c60 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016c64:	683b      	ldr	r3, [r7, #0]
 8016c66:	2b02      	cmp	r3, #2
 8016c68:	d103      	bne.n	8016c72 <xQueueGenericSend+0x72>
 8016c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016c6e:	2b01      	cmp	r3, #1
 8016c70:	d101      	bne.n	8016c76 <xQueueGenericSend+0x76>
 8016c72:	2301      	movs	r3, #1
 8016c74:	e000      	b.n	8016c78 <xQueueGenericSend+0x78>
 8016c76:	2300      	movs	r3, #0
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d10b      	bne.n	8016c94 <xQueueGenericSend+0x94>
	__asm volatile
 8016c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c80:	f383 8811 	msr	BASEPRI, r3
 8016c84:	f3bf 8f6f 	isb	sy
 8016c88:	f3bf 8f4f 	dsb	sy
 8016c8c:	623b      	str	r3, [r7, #32]
}
 8016c8e:	bf00      	nop
 8016c90:	bf00      	nop
 8016c92:	e7fd      	b.n	8016c90 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016c94:	f001 fc5c 	bl	8018550 <xTaskGetSchedulerState>
 8016c98:	4603      	mov	r3, r0
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	d102      	bne.n	8016ca4 <xQueueGenericSend+0xa4>
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d101      	bne.n	8016ca8 <xQueueGenericSend+0xa8>
 8016ca4:	2301      	movs	r3, #1
 8016ca6:	e000      	b.n	8016caa <xQueueGenericSend+0xaa>
 8016ca8:	2300      	movs	r3, #0
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d10b      	bne.n	8016cc6 <xQueueGenericSend+0xc6>
	__asm volatile
 8016cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cb2:	f383 8811 	msr	BASEPRI, r3
 8016cb6:	f3bf 8f6f 	isb	sy
 8016cba:	f3bf 8f4f 	dsb	sy
 8016cbe:	61fb      	str	r3, [r7, #28]
}
 8016cc0:	bf00      	nop
 8016cc2:	bf00      	nop
 8016cc4:	e7fd      	b.n	8016cc2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016cc6:	f002 faaf 	bl	8019228 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ccc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016cd2:	429a      	cmp	r2, r3
 8016cd4:	d302      	bcc.n	8016cdc <xQueueGenericSend+0xdc>
 8016cd6:	683b      	ldr	r3, [r7, #0]
 8016cd8:	2b02      	cmp	r3, #2
 8016cda:	d129      	bne.n	8016d30 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016cdc:	683a      	ldr	r2, [r7, #0]
 8016cde:	68b9      	ldr	r1, [r7, #8]
 8016ce0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016ce2:	f000 fbb9 	bl	8017458 <prvCopyDataToQueue>
 8016ce6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d010      	beq.n	8016d12 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cf2:	3324      	adds	r3, #36	@ 0x24
 8016cf4:	4618      	mov	r0, r3
 8016cf6:	f001 fa55 	bl	80181a4 <xTaskRemoveFromEventList>
 8016cfa:	4603      	mov	r3, r0
 8016cfc:	2b00      	cmp	r3, #0
 8016cfe:	d013      	beq.n	8016d28 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016d00:	4b3f      	ldr	r3, [pc, #252]	@ (8016e00 <xQueueGenericSend+0x200>)
 8016d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d06:	601a      	str	r2, [r3, #0]
 8016d08:	f3bf 8f4f 	dsb	sy
 8016d0c:	f3bf 8f6f 	isb	sy
 8016d10:	e00a      	b.n	8016d28 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d14:	2b00      	cmp	r3, #0
 8016d16:	d007      	beq.n	8016d28 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016d18:	4b39      	ldr	r3, [pc, #228]	@ (8016e00 <xQueueGenericSend+0x200>)
 8016d1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d1e:	601a      	str	r2, [r3, #0]
 8016d20:	f3bf 8f4f 	dsb	sy
 8016d24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016d28:	f002 fab0 	bl	801928c <vPortExitCritical>
				return pdPASS;
 8016d2c:	2301      	movs	r3, #1
 8016d2e:	e063      	b.n	8016df8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	2b00      	cmp	r3, #0
 8016d34:	d103      	bne.n	8016d3e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016d36:	f002 faa9 	bl	801928c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016d3a:	2300      	movs	r3, #0
 8016d3c:	e05c      	b.n	8016df8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d106      	bne.n	8016d52 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016d44:	f107 0314 	add.w	r3, r7, #20
 8016d48:	4618      	mov	r0, r3
 8016d4a:	f001 fa8f 	bl	801826c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016d4e:	2301      	movs	r3, #1
 8016d50:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016d52:	f002 fa9b 	bl	801928c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016d56:	f000 ffd3 	bl	8017d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016d5a:	f002 fa65 	bl	8019228 <vPortEnterCritical>
 8016d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016d64:	b25b      	sxtb	r3, r3
 8016d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d6a:	d103      	bne.n	8016d74 <xQueueGenericSend+0x174>
 8016d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d6e:	2200      	movs	r2, #0
 8016d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016d7a:	b25b      	sxtb	r3, r3
 8016d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d80:	d103      	bne.n	8016d8a <xQueueGenericSend+0x18a>
 8016d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d84:	2200      	movs	r2, #0
 8016d86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8016d8a:	f002 fa7f 	bl	801928c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016d8e:	1d3a      	adds	r2, r7, #4
 8016d90:	f107 0314 	add.w	r3, r7, #20
 8016d94:	4611      	mov	r1, r2
 8016d96:	4618      	mov	r0, r3
 8016d98:	f001 fa7e 	bl	8018298 <xTaskCheckForTimeOut>
 8016d9c:	4603      	mov	r3, r0
 8016d9e:	2b00      	cmp	r3, #0
 8016da0:	d124      	bne.n	8016dec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016da2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016da4:	f000 fc50 	bl	8017648 <prvIsQueueFull>
 8016da8:	4603      	mov	r3, r0
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d018      	beq.n	8016de0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016db0:	3310      	adds	r3, #16
 8016db2:	687a      	ldr	r2, [r7, #4]
 8016db4:	4611      	mov	r1, r2
 8016db6:	4618      	mov	r0, r3
 8016db8:	f001 f9a2 	bl	8018100 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016dbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016dbe:	f000 fbdb 	bl	8017578 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016dc2:	f000 ffab 	bl	8017d1c <xTaskResumeAll>
 8016dc6:	4603      	mov	r3, r0
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	f47f af7c 	bne.w	8016cc6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8016dce:	4b0c      	ldr	r3, [pc, #48]	@ (8016e00 <xQueueGenericSend+0x200>)
 8016dd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016dd4:	601a      	str	r2, [r3, #0]
 8016dd6:	f3bf 8f4f 	dsb	sy
 8016dda:	f3bf 8f6f 	isb	sy
 8016dde:	e772      	b.n	8016cc6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016de0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016de2:	f000 fbc9 	bl	8017578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016de6:	f000 ff99 	bl	8017d1c <xTaskResumeAll>
 8016dea:	e76c      	b.n	8016cc6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016dec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016dee:	f000 fbc3 	bl	8017578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016df2:	f000 ff93 	bl	8017d1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016df6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016df8:	4618      	mov	r0, r3
 8016dfa:	3738      	adds	r7, #56	@ 0x38
 8016dfc:	46bd      	mov	sp, r7
 8016dfe:	bd80      	pop	{r7, pc}
 8016e00:	e000ed04 	.word	0xe000ed04

08016e04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b090      	sub	sp, #64	@ 0x40
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	60f8      	str	r0, [r7, #12]
 8016e0c:	60b9      	str	r1, [r7, #8]
 8016e0e:	607a      	str	r2, [r7, #4]
 8016e10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016e12:	68fb      	ldr	r3, [r7, #12]
 8016e14:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8016e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e18:	2b00      	cmp	r3, #0
 8016e1a:	d10b      	bne.n	8016e34 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8016e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e20:	f383 8811 	msr	BASEPRI, r3
 8016e24:	f3bf 8f6f 	isb	sy
 8016e28:	f3bf 8f4f 	dsb	sy
 8016e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016e2e:	bf00      	nop
 8016e30:	bf00      	nop
 8016e32:	e7fd      	b.n	8016e30 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016e34:	68bb      	ldr	r3, [r7, #8]
 8016e36:	2b00      	cmp	r3, #0
 8016e38:	d103      	bne.n	8016e42 <xQueueGenericSendFromISR+0x3e>
 8016e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d101      	bne.n	8016e46 <xQueueGenericSendFromISR+0x42>
 8016e42:	2301      	movs	r3, #1
 8016e44:	e000      	b.n	8016e48 <xQueueGenericSendFromISR+0x44>
 8016e46:	2300      	movs	r3, #0
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d10b      	bne.n	8016e64 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8016e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e50:	f383 8811 	msr	BASEPRI, r3
 8016e54:	f3bf 8f6f 	isb	sy
 8016e58:	f3bf 8f4f 	dsb	sy
 8016e5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016e5e:	bf00      	nop
 8016e60:	bf00      	nop
 8016e62:	e7fd      	b.n	8016e60 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016e64:	683b      	ldr	r3, [r7, #0]
 8016e66:	2b02      	cmp	r3, #2
 8016e68:	d103      	bne.n	8016e72 <xQueueGenericSendFromISR+0x6e>
 8016e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016e6e:	2b01      	cmp	r3, #1
 8016e70:	d101      	bne.n	8016e76 <xQueueGenericSendFromISR+0x72>
 8016e72:	2301      	movs	r3, #1
 8016e74:	e000      	b.n	8016e78 <xQueueGenericSendFromISR+0x74>
 8016e76:	2300      	movs	r3, #0
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d10b      	bne.n	8016e94 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8016e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e80:	f383 8811 	msr	BASEPRI, r3
 8016e84:	f3bf 8f6f 	isb	sy
 8016e88:	f3bf 8f4f 	dsb	sy
 8016e8c:	623b      	str	r3, [r7, #32]
}
 8016e8e:	bf00      	nop
 8016e90:	bf00      	nop
 8016e92:	e7fd      	b.n	8016e90 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016e94:	f002 faa8 	bl	80193e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016e98:	f3ef 8211 	mrs	r2, BASEPRI
 8016e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ea0:	f383 8811 	msr	BASEPRI, r3
 8016ea4:	f3bf 8f6f 	isb	sy
 8016ea8:	f3bf 8f4f 	dsb	sy
 8016eac:	61fa      	str	r2, [r7, #28]
 8016eae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016eb0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016eb2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016ebc:	429a      	cmp	r2, r3
 8016ebe:	d302      	bcc.n	8016ec6 <xQueueGenericSendFromISR+0xc2>
 8016ec0:	683b      	ldr	r3, [r7, #0]
 8016ec2:	2b02      	cmp	r3, #2
 8016ec4:	d12f      	bne.n	8016f26 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ec8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016ecc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016ed6:	683a      	ldr	r2, [r7, #0]
 8016ed8:	68b9      	ldr	r1, [r7, #8]
 8016eda:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016edc:	f000 fabc 	bl	8017458 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016ee0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8016ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016ee8:	d112      	bne.n	8016f10 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d016      	beq.n	8016f20 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ef4:	3324      	adds	r3, #36	@ 0x24
 8016ef6:	4618      	mov	r0, r3
 8016ef8:	f001 f954 	bl	80181a4 <xTaskRemoveFromEventList>
 8016efc:	4603      	mov	r3, r0
 8016efe:	2b00      	cmp	r3, #0
 8016f00:	d00e      	beq.n	8016f20 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d00b      	beq.n	8016f20 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	2201      	movs	r2, #1
 8016f0c:	601a      	str	r2, [r3, #0]
 8016f0e:	e007      	b.n	8016f20 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016f10:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016f14:	3301      	adds	r3, #1
 8016f16:	b2db      	uxtb	r3, r3
 8016f18:	b25a      	sxtb	r2, r3
 8016f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8016f20:	2301      	movs	r3, #1
 8016f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8016f24:	e001      	b.n	8016f2a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016f26:	2300      	movs	r3, #0
 8016f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f2c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016f2e:	697b      	ldr	r3, [r7, #20]
 8016f30:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016f34:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8016f38:	4618      	mov	r0, r3
 8016f3a:	3740      	adds	r7, #64	@ 0x40
 8016f3c:	46bd      	mov	sp, r7
 8016f3e:	bd80      	pop	{r7, pc}

08016f40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016f40:	b580      	push	{r7, lr}
 8016f42:	b08c      	sub	sp, #48	@ 0x30
 8016f44:	af00      	add	r7, sp, #0
 8016f46:	60f8      	str	r0, [r7, #12]
 8016f48:	60b9      	str	r1, [r7, #8]
 8016f4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d10b      	bne.n	8016f72 <xQueueReceive+0x32>
	__asm volatile
 8016f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f5e:	f383 8811 	msr	BASEPRI, r3
 8016f62:	f3bf 8f6f 	isb	sy
 8016f66:	f3bf 8f4f 	dsb	sy
 8016f6a:	623b      	str	r3, [r7, #32]
}
 8016f6c:	bf00      	nop
 8016f6e:	bf00      	nop
 8016f70:	e7fd      	b.n	8016f6e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016f72:	68bb      	ldr	r3, [r7, #8]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d103      	bne.n	8016f80 <xQueueReceive+0x40>
 8016f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	d101      	bne.n	8016f84 <xQueueReceive+0x44>
 8016f80:	2301      	movs	r3, #1
 8016f82:	e000      	b.n	8016f86 <xQueueReceive+0x46>
 8016f84:	2300      	movs	r3, #0
 8016f86:	2b00      	cmp	r3, #0
 8016f88:	d10b      	bne.n	8016fa2 <xQueueReceive+0x62>
	__asm volatile
 8016f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f8e:	f383 8811 	msr	BASEPRI, r3
 8016f92:	f3bf 8f6f 	isb	sy
 8016f96:	f3bf 8f4f 	dsb	sy
 8016f9a:	61fb      	str	r3, [r7, #28]
}
 8016f9c:	bf00      	nop
 8016f9e:	bf00      	nop
 8016fa0:	e7fd      	b.n	8016f9e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016fa2:	f001 fad5 	bl	8018550 <xTaskGetSchedulerState>
 8016fa6:	4603      	mov	r3, r0
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d102      	bne.n	8016fb2 <xQueueReceive+0x72>
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d101      	bne.n	8016fb6 <xQueueReceive+0x76>
 8016fb2:	2301      	movs	r3, #1
 8016fb4:	e000      	b.n	8016fb8 <xQueueReceive+0x78>
 8016fb6:	2300      	movs	r3, #0
 8016fb8:	2b00      	cmp	r3, #0
 8016fba:	d10b      	bne.n	8016fd4 <xQueueReceive+0x94>
	__asm volatile
 8016fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fc0:	f383 8811 	msr	BASEPRI, r3
 8016fc4:	f3bf 8f6f 	isb	sy
 8016fc8:	f3bf 8f4f 	dsb	sy
 8016fcc:	61bb      	str	r3, [r7, #24]
}
 8016fce:	bf00      	nop
 8016fd0:	bf00      	nop
 8016fd2:	e7fd      	b.n	8016fd0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016fd4:	f002 f928 	bl	8019228 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016fdc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	d01f      	beq.n	8017024 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016fe4:	68b9      	ldr	r1, [r7, #8]
 8016fe6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016fe8:	f000 faa0 	bl	801752c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fee:	1e5a      	subs	r2, r3, #1
 8016ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ff2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ff6:	691b      	ldr	r3, [r3, #16]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d00f      	beq.n	801701c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ffe:	3310      	adds	r3, #16
 8017000:	4618      	mov	r0, r3
 8017002:	f001 f8cf 	bl	80181a4 <xTaskRemoveFromEventList>
 8017006:	4603      	mov	r3, r0
 8017008:	2b00      	cmp	r3, #0
 801700a:	d007      	beq.n	801701c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801700c:	4b3c      	ldr	r3, [pc, #240]	@ (8017100 <xQueueReceive+0x1c0>)
 801700e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017012:	601a      	str	r2, [r3, #0]
 8017014:	f3bf 8f4f 	dsb	sy
 8017018:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801701c:	f002 f936 	bl	801928c <vPortExitCritical>
				return pdPASS;
 8017020:	2301      	movs	r3, #1
 8017022:	e069      	b.n	80170f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	2b00      	cmp	r3, #0
 8017028:	d103      	bne.n	8017032 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801702a:	f002 f92f 	bl	801928c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801702e:	2300      	movs	r3, #0
 8017030:	e062      	b.n	80170f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017034:	2b00      	cmp	r3, #0
 8017036:	d106      	bne.n	8017046 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017038:	f107 0310 	add.w	r3, r7, #16
 801703c:	4618      	mov	r0, r3
 801703e:	f001 f915 	bl	801826c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017042:	2301      	movs	r3, #1
 8017044:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017046:	f002 f921 	bl	801928c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801704a:	f000 fe59 	bl	8017d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801704e:	f002 f8eb 	bl	8019228 <vPortEnterCritical>
 8017052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017054:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017058:	b25b      	sxtb	r3, r3
 801705a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801705e:	d103      	bne.n	8017068 <xQueueReceive+0x128>
 8017060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017062:	2200      	movs	r2, #0
 8017064:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801706a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801706e:	b25b      	sxtb	r3, r3
 8017070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017074:	d103      	bne.n	801707e <xQueueReceive+0x13e>
 8017076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017078:	2200      	movs	r2, #0
 801707a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801707e:	f002 f905 	bl	801928c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017082:	1d3a      	adds	r2, r7, #4
 8017084:	f107 0310 	add.w	r3, r7, #16
 8017088:	4611      	mov	r1, r2
 801708a:	4618      	mov	r0, r3
 801708c:	f001 f904 	bl	8018298 <xTaskCheckForTimeOut>
 8017090:	4603      	mov	r3, r0
 8017092:	2b00      	cmp	r3, #0
 8017094:	d123      	bne.n	80170de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017096:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017098:	f000 fac0 	bl	801761c <prvIsQueueEmpty>
 801709c:	4603      	mov	r3, r0
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d017      	beq.n	80170d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80170a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170a4:	3324      	adds	r3, #36	@ 0x24
 80170a6:	687a      	ldr	r2, [r7, #4]
 80170a8:	4611      	mov	r1, r2
 80170aa:	4618      	mov	r0, r3
 80170ac:	f001 f828 	bl	8018100 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80170b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170b2:	f000 fa61 	bl	8017578 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80170b6:	f000 fe31 	bl	8017d1c <xTaskResumeAll>
 80170ba:	4603      	mov	r3, r0
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d189      	bne.n	8016fd4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80170c0:	4b0f      	ldr	r3, [pc, #60]	@ (8017100 <xQueueReceive+0x1c0>)
 80170c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80170c6:	601a      	str	r2, [r3, #0]
 80170c8:	f3bf 8f4f 	dsb	sy
 80170cc:	f3bf 8f6f 	isb	sy
 80170d0:	e780      	b.n	8016fd4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80170d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170d4:	f000 fa50 	bl	8017578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80170d8:	f000 fe20 	bl	8017d1c <xTaskResumeAll>
 80170dc:	e77a      	b.n	8016fd4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80170de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170e0:	f000 fa4a 	bl	8017578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80170e4:	f000 fe1a 	bl	8017d1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80170e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170ea:	f000 fa97 	bl	801761c <prvIsQueueEmpty>
 80170ee:	4603      	mov	r3, r0
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	f43f af6f 	beq.w	8016fd4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80170f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80170f8:	4618      	mov	r0, r3
 80170fa:	3730      	adds	r7, #48	@ 0x30
 80170fc:	46bd      	mov	sp, r7
 80170fe:	bd80      	pop	{r7, pc}
 8017100:	e000ed04 	.word	0xe000ed04

08017104 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8017104:	b580      	push	{r7, lr}
 8017106:	b08e      	sub	sp, #56	@ 0x38
 8017108:	af00      	add	r7, sp, #0
 801710a:	6078      	str	r0, [r7, #4]
 801710c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801710e:	2300      	movs	r3, #0
 8017110:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017112:	687b      	ldr	r3, [r7, #4]
 8017114:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8017116:	2300      	movs	r3, #0
 8017118:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801711a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801711c:	2b00      	cmp	r3, #0
 801711e:	d10b      	bne.n	8017138 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8017120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017124:	f383 8811 	msr	BASEPRI, r3
 8017128:	f3bf 8f6f 	isb	sy
 801712c:	f3bf 8f4f 	dsb	sy
 8017130:	623b      	str	r3, [r7, #32]
}
 8017132:	bf00      	nop
 8017134:	bf00      	nop
 8017136:	e7fd      	b.n	8017134 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8017138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801713a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801713c:	2b00      	cmp	r3, #0
 801713e:	d00b      	beq.n	8017158 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8017140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017144:	f383 8811 	msr	BASEPRI, r3
 8017148:	f3bf 8f6f 	isb	sy
 801714c:	f3bf 8f4f 	dsb	sy
 8017150:	61fb      	str	r3, [r7, #28]
}
 8017152:	bf00      	nop
 8017154:	bf00      	nop
 8017156:	e7fd      	b.n	8017154 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017158:	f001 f9fa 	bl	8018550 <xTaskGetSchedulerState>
 801715c:	4603      	mov	r3, r0
 801715e:	2b00      	cmp	r3, #0
 8017160:	d102      	bne.n	8017168 <xQueueSemaphoreTake+0x64>
 8017162:	683b      	ldr	r3, [r7, #0]
 8017164:	2b00      	cmp	r3, #0
 8017166:	d101      	bne.n	801716c <xQueueSemaphoreTake+0x68>
 8017168:	2301      	movs	r3, #1
 801716a:	e000      	b.n	801716e <xQueueSemaphoreTake+0x6a>
 801716c:	2300      	movs	r3, #0
 801716e:	2b00      	cmp	r3, #0
 8017170:	d10b      	bne.n	801718a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8017172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017176:	f383 8811 	msr	BASEPRI, r3
 801717a:	f3bf 8f6f 	isb	sy
 801717e:	f3bf 8f4f 	dsb	sy
 8017182:	61bb      	str	r3, [r7, #24]
}
 8017184:	bf00      	nop
 8017186:	bf00      	nop
 8017188:	e7fd      	b.n	8017186 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801718a:	f002 f84d 	bl	8019228 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801718e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017192:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8017194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017196:	2b00      	cmp	r3, #0
 8017198:	d024      	beq.n	80171e4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801719a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801719c:	1e5a      	subs	r2, r3, #1
 801719e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171a0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80171a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	2b00      	cmp	r3, #0
 80171a8:	d104      	bne.n	80171b4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80171aa:	f001 fb4b 	bl	8018844 <pvTaskIncrementMutexHeldCount>
 80171ae:	4602      	mov	r2, r0
 80171b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171b2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80171b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171b6:	691b      	ldr	r3, [r3, #16]
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d00f      	beq.n	80171dc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80171bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171be:	3310      	adds	r3, #16
 80171c0:	4618      	mov	r0, r3
 80171c2:	f000 ffef 	bl	80181a4 <xTaskRemoveFromEventList>
 80171c6:	4603      	mov	r3, r0
 80171c8:	2b00      	cmp	r3, #0
 80171ca:	d007      	beq.n	80171dc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80171cc:	4b54      	ldr	r3, [pc, #336]	@ (8017320 <xQueueSemaphoreTake+0x21c>)
 80171ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80171d2:	601a      	str	r2, [r3, #0]
 80171d4:	f3bf 8f4f 	dsb	sy
 80171d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80171dc:	f002 f856 	bl	801928c <vPortExitCritical>
				return pdPASS;
 80171e0:	2301      	movs	r3, #1
 80171e2:	e098      	b.n	8017316 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80171e4:	683b      	ldr	r3, [r7, #0]
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	d112      	bne.n	8017210 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80171ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d00b      	beq.n	8017208 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80171f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171f4:	f383 8811 	msr	BASEPRI, r3
 80171f8:	f3bf 8f6f 	isb	sy
 80171fc:	f3bf 8f4f 	dsb	sy
 8017200:	617b      	str	r3, [r7, #20]
}
 8017202:	bf00      	nop
 8017204:	bf00      	nop
 8017206:	e7fd      	b.n	8017204 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8017208:	f002 f840 	bl	801928c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801720c:	2300      	movs	r3, #0
 801720e:	e082      	b.n	8017316 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017212:	2b00      	cmp	r3, #0
 8017214:	d106      	bne.n	8017224 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017216:	f107 030c 	add.w	r3, r7, #12
 801721a:	4618      	mov	r0, r3
 801721c:	f001 f826 	bl	801826c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017220:	2301      	movs	r3, #1
 8017222:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017224:	f002 f832 	bl	801928c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8017228:	f000 fd6a 	bl	8017d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801722c:	f001 fffc 	bl	8019228 <vPortEnterCritical>
 8017230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017232:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017236:	b25b      	sxtb	r3, r3
 8017238:	f1b3 3fff 	cmp.w	r3, #4294967295
 801723c:	d103      	bne.n	8017246 <xQueueSemaphoreTake+0x142>
 801723e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017240:	2200      	movs	r2, #0
 8017242:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017248:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801724c:	b25b      	sxtb	r3, r3
 801724e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017252:	d103      	bne.n	801725c <xQueueSemaphoreTake+0x158>
 8017254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017256:	2200      	movs	r2, #0
 8017258:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801725c:	f002 f816 	bl	801928c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017260:	463a      	mov	r2, r7
 8017262:	f107 030c 	add.w	r3, r7, #12
 8017266:	4611      	mov	r1, r2
 8017268:	4618      	mov	r0, r3
 801726a:	f001 f815 	bl	8018298 <xTaskCheckForTimeOut>
 801726e:	4603      	mov	r3, r0
 8017270:	2b00      	cmp	r3, #0
 8017272:	d132      	bne.n	80172da <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017274:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017276:	f000 f9d1 	bl	801761c <prvIsQueueEmpty>
 801727a:	4603      	mov	r3, r0
 801727c:	2b00      	cmp	r3, #0
 801727e:	d026      	beq.n	80172ce <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017282:	681b      	ldr	r3, [r3, #0]
 8017284:	2b00      	cmp	r3, #0
 8017286:	d109      	bne.n	801729c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8017288:	f001 ffce 	bl	8019228 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801728c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801728e:	689b      	ldr	r3, [r3, #8]
 8017290:	4618      	mov	r0, r3
 8017292:	f001 f97b 	bl	801858c <xTaskPriorityInherit>
 8017296:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8017298:	f001 fff8 	bl	801928c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801729c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801729e:	3324      	adds	r3, #36	@ 0x24
 80172a0:	683a      	ldr	r2, [r7, #0]
 80172a2:	4611      	mov	r1, r2
 80172a4:	4618      	mov	r0, r3
 80172a6:	f000 ff2b 	bl	8018100 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80172aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172ac:	f000 f964 	bl	8017578 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80172b0:	f000 fd34 	bl	8017d1c <xTaskResumeAll>
 80172b4:	4603      	mov	r3, r0
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	f47f af67 	bne.w	801718a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80172bc:	4b18      	ldr	r3, [pc, #96]	@ (8017320 <xQueueSemaphoreTake+0x21c>)
 80172be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80172c2:	601a      	str	r2, [r3, #0]
 80172c4:	f3bf 8f4f 	dsb	sy
 80172c8:	f3bf 8f6f 	isb	sy
 80172cc:	e75d      	b.n	801718a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80172ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172d0:	f000 f952 	bl	8017578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80172d4:	f000 fd22 	bl	8017d1c <xTaskResumeAll>
 80172d8:	e757      	b.n	801718a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80172da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172dc:	f000 f94c 	bl	8017578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80172e0:	f000 fd1c 	bl	8017d1c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80172e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172e6:	f000 f999 	bl	801761c <prvIsQueueEmpty>
 80172ea:	4603      	mov	r3, r0
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	f43f af4c 	beq.w	801718a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80172f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172f4:	2b00      	cmp	r3, #0
 80172f6:	d00d      	beq.n	8017314 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80172f8:	f001 ff96 	bl	8019228 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80172fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172fe:	f000 f893 	bl	8017428 <prvGetDisinheritPriorityAfterTimeout>
 8017302:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8017304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017306:	689b      	ldr	r3, [r3, #8]
 8017308:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801730a:	4618      	mov	r0, r3
 801730c:	f001 fa16 	bl	801873c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8017310:	f001 ffbc 	bl	801928c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8017314:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8017316:	4618      	mov	r0, r3
 8017318:	3738      	adds	r7, #56	@ 0x38
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}
 801731e:	bf00      	nop
 8017320:	e000ed04 	.word	0xe000ed04

08017324 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8017324:	b580      	push	{r7, lr}
 8017326:	b08e      	sub	sp, #56	@ 0x38
 8017328:	af00      	add	r7, sp, #0
 801732a:	60f8      	str	r0, [r7, #12]
 801732c:	60b9      	str	r1, [r7, #8]
 801732e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017330:	68fb      	ldr	r3, [r7, #12]
 8017332:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8017334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017336:	2b00      	cmp	r3, #0
 8017338:	d10b      	bne.n	8017352 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801733a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801733e:	f383 8811 	msr	BASEPRI, r3
 8017342:	f3bf 8f6f 	isb	sy
 8017346:	f3bf 8f4f 	dsb	sy
 801734a:	623b      	str	r3, [r7, #32]
}
 801734c:	bf00      	nop
 801734e:	bf00      	nop
 8017350:	e7fd      	b.n	801734e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017352:	68bb      	ldr	r3, [r7, #8]
 8017354:	2b00      	cmp	r3, #0
 8017356:	d103      	bne.n	8017360 <xQueueReceiveFromISR+0x3c>
 8017358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801735a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801735c:	2b00      	cmp	r3, #0
 801735e:	d101      	bne.n	8017364 <xQueueReceiveFromISR+0x40>
 8017360:	2301      	movs	r3, #1
 8017362:	e000      	b.n	8017366 <xQueueReceiveFromISR+0x42>
 8017364:	2300      	movs	r3, #0
 8017366:	2b00      	cmp	r3, #0
 8017368:	d10b      	bne.n	8017382 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801736a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801736e:	f383 8811 	msr	BASEPRI, r3
 8017372:	f3bf 8f6f 	isb	sy
 8017376:	f3bf 8f4f 	dsb	sy
 801737a:	61fb      	str	r3, [r7, #28]
}
 801737c:	bf00      	nop
 801737e:	bf00      	nop
 8017380:	e7fd      	b.n	801737e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017382:	f002 f831 	bl	80193e8 <vPortValidateInterruptPriority>
	__asm volatile
 8017386:	f3ef 8211 	mrs	r2, BASEPRI
 801738a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801738e:	f383 8811 	msr	BASEPRI, r3
 8017392:	f3bf 8f6f 	isb	sy
 8017396:	f3bf 8f4f 	dsb	sy
 801739a:	61ba      	str	r2, [r7, #24]
 801739c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801739e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80173a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80173a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80173a6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80173a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	d02f      	beq.n	801740e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80173ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80173b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80173b8:	68b9      	ldr	r1, [r7, #8]
 80173ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80173bc:	f000 f8b6 	bl	801752c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80173c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173c2:	1e5a      	subs	r2, r3, #1
 80173c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80173c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80173cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80173d0:	d112      	bne.n	80173f8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80173d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173d4:	691b      	ldr	r3, [r3, #16]
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	d016      	beq.n	8017408 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80173da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173dc:	3310      	adds	r3, #16
 80173de:	4618      	mov	r0, r3
 80173e0:	f000 fee0 	bl	80181a4 <xTaskRemoveFromEventList>
 80173e4:	4603      	mov	r3, r0
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d00e      	beq.n	8017408 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d00b      	beq.n	8017408 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	2201      	movs	r2, #1
 80173f4:	601a      	str	r2, [r3, #0]
 80173f6:	e007      	b.n	8017408 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80173f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80173fc:	3301      	adds	r3, #1
 80173fe:	b2db      	uxtb	r3, r3
 8017400:	b25a      	sxtb	r2, r3
 8017402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8017408:	2301      	movs	r3, #1
 801740a:	637b      	str	r3, [r7, #52]	@ 0x34
 801740c:	e001      	b.n	8017412 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 801740e:	2300      	movs	r3, #0
 8017410:	637b      	str	r3, [r7, #52]	@ 0x34
 8017412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017414:	613b      	str	r3, [r7, #16]
	__asm volatile
 8017416:	693b      	ldr	r3, [r7, #16]
 8017418:	f383 8811 	msr	BASEPRI, r3
}
 801741c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801741e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8017420:	4618      	mov	r0, r3
 8017422:	3738      	adds	r7, #56	@ 0x38
 8017424:	46bd      	mov	sp, r7
 8017426:	bd80      	pop	{r7, pc}

08017428 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8017428:	b480      	push	{r7}
 801742a:	b085      	sub	sp, #20
 801742c:	af00      	add	r7, sp, #0
 801742e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017434:	2b00      	cmp	r3, #0
 8017436:	d006      	beq.n	8017446 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801743c:	681b      	ldr	r3, [r3, #0]
 801743e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8017442:	60fb      	str	r3, [r7, #12]
 8017444:	e001      	b.n	801744a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8017446:	2300      	movs	r3, #0
 8017448:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801744a:	68fb      	ldr	r3, [r7, #12]
	}
 801744c:	4618      	mov	r0, r3
 801744e:	3714      	adds	r7, #20
 8017450:	46bd      	mov	sp, r7
 8017452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017456:	4770      	bx	lr

08017458 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8017458:	b580      	push	{r7, lr}
 801745a:	b086      	sub	sp, #24
 801745c:	af00      	add	r7, sp, #0
 801745e:	60f8      	str	r0, [r7, #12]
 8017460:	60b9      	str	r1, [r7, #8]
 8017462:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8017464:	2300      	movs	r3, #0
 8017466:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017468:	68fb      	ldr	r3, [r7, #12]
 801746a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801746c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801746e:	68fb      	ldr	r3, [r7, #12]
 8017470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017472:	2b00      	cmp	r3, #0
 8017474:	d10d      	bne.n	8017492 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017476:	68fb      	ldr	r3, [r7, #12]
 8017478:	681b      	ldr	r3, [r3, #0]
 801747a:	2b00      	cmp	r3, #0
 801747c:	d14d      	bne.n	801751a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801747e:	68fb      	ldr	r3, [r7, #12]
 8017480:	689b      	ldr	r3, [r3, #8]
 8017482:	4618      	mov	r0, r3
 8017484:	f001 f8ea 	bl	801865c <xTaskPriorityDisinherit>
 8017488:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	2200      	movs	r2, #0
 801748e:	609a      	str	r2, [r3, #8]
 8017490:	e043      	b.n	801751a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	2b00      	cmp	r3, #0
 8017496:	d119      	bne.n	80174cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017498:	68fb      	ldr	r3, [r7, #12]
 801749a:	6858      	ldr	r0, [r3, #4]
 801749c:	68fb      	ldr	r3, [r7, #12]
 801749e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174a0:	461a      	mov	r2, r3
 80174a2:	68b9      	ldr	r1, [r7, #8]
 80174a4:	f003 fd05 	bl	801aeb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80174a8:	68fb      	ldr	r3, [r7, #12]
 80174aa:	685a      	ldr	r2, [r3, #4]
 80174ac:	68fb      	ldr	r3, [r7, #12]
 80174ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174b0:	441a      	add	r2, r3
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80174b6:	68fb      	ldr	r3, [r7, #12]
 80174b8:	685a      	ldr	r2, [r3, #4]
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	689b      	ldr	r3, [r3, #8]
 80174be:	429a      	cmp	r2, r3
 80174c0:	d32b      	bcc.n	801751a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80174c2:	68fb      	ldr	r3, [r7, #12]
 80174c4:	681a      	ldr	r2, [r3, #0]
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	605a      	str	r2, [r3, #4]
 80174ca:	e026      	b.n	801751a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	68d8      	ldr	r0, [r3, #12]
 80174d0:	68fb      	ldr	r3, [r7, #12]
 80174d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174d4:	461a      	mov	r2, r3
 80174d6:	68b9      	ldr	r1, [r7, #8]
 80174d8:	f003 fceb 	bl	801aeb2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	68da      	ldr	r2, [r3, #12]
 80174e0:	68fb      	ldr	r3, [r7, #12]
 80174e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174e4:	425b      	negs	r3, r3
 80174e6:	441a      	add	r2, r3
 80174e8:	68fb      	ldr	r3, [r7, #12]
 80174ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80174ec:	68fb      	ldr	r3, [r7, #12]
 80174ee:	68da      	ldr	r2, [r3, #12]
 80174f0:	68fb      	ldr	r3, [r7, #12]
 80174f2:	681b      	ldr	r3, [r3, #0]
 80174f4:	429a      	cmp	r2, r3
 80174f6:	d207      	bcs.n	8017508 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80174f8:	68fb      	ldr	r3, [r7, #12]
 80174fa:	689a      	ldr	r2, [r3, #8]
 80174fc:	68fb      	ldr	r3, [r7, #12]
 80174fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017500:	425b      	negs	r3, r3
 8017502:	441a      	add	r2, r3
 8017504:	68fb      	ldr	r3, [r7, #12]
 8017506:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	2b02      	cmp	r3, #2
 801750c:	d105      	bne.n	801751a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801750e:	693b      	ldr	r3, [r7, #16]
 8017510:	2b00      	cmp	r3, #0
 8017512:	d002      	beq.n	801751a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8017514:	693b      	ldr	r3, [r7, #16]
 8017516:	3b01      	subs	r3, #1
 8017518:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801751a:	693b      	ldr	r3, [r7, #16]
 801751c:	1c5a      	adds	r2, r3, #1
 801751e:	68fb      	ldr	r3, [r7, #12]
 8017520:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8017522:	697b      	ldr	r3, [r7, #20]
}
 8017524:	4618      	mov	r0, r3
 8017526:	3718      	adds	r7, #24
 8017528:	46bd      	mov	sp, r7
 801752a:	bd80      	pop	{r7, pc}

0801752c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801752c:	b580      	push	{r7, lr}
 801752e:	b082      	sub	sp, #8
 8017530:	af00      	add	r7, sp, #0
 8017532:	6078      	str	r0, [r7, #4]
 8017534:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801753a:	2b00      	cmp	r3, #0
 801753c:	d018      	beq.n	8017570 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	68da      	ldr	r2, [r3, #12]
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017546:	441a      	add	r2, r3
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801754c:	687b      	ldr	r3, [r7, #4]
 801754e:	68da      	ldr	r2, [r3, #12]
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	689b      	ldr	r3, [r3, #8]
 8017554:	429a      	cmp	r2, r3
 8017556:	d303      	bcc.n	8017560 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	681a      	ldr	r2, [r3, #0]
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	68d9      	ldr	r1, [r3, #12]
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017568:	461a      	mov	r2, r3
 801756a:	6838      	ldr	r0, [r7, #0]
 801756c:	f003 fca1 	bl	801aeb2 <memcpy>
	}
}
 8017570:	bf00      	nop
 8017572:	3708      	adds	r7, #8
 8017574:	46bd      	mov	sp, r7
 8017576:	bd80      	pop	{r7, pc}

08017578 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017578:	b580      	push	{r7, lr}
 801757a:	b084      	sub	sp, #16
 801757c:	af00      	add	r7, sp, #0
 801757e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8017580:	f001 fe52 	bl	8019228 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801758a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801758c:	e011      	b.n	80175b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017592:	2b00      	cmp	r3, #0
 8017594:	d012      	beq.n	80175bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	3324      	adds	r3, #36	@ 0x24
 801759a:	4618      	mov	r0, r3
 801759c:	f000 fe02 	bl	80181a4 <xTaskRemoveFromEventList>
 80175a0:	4603      	mov	r3, r0
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d001      	beq.n	80175aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80175a6:	f000 fedb 	bl	8018360 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80175aa:	7bfb      	ldrb	r3, [r7, #15]
 80175ac:	3b01      	subs	r3, #1
 80175ae:	b2db      	uxtb	r3, r3
 80175b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80175b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	dce9      	bgt.n	801758e <prvUnlockQueue+0x16>
 80175ba:	e000      	b.n	80175be <prvUnlockQueue+0x46>
					break;
 80175bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	22ff      	movs	r2, #255	@ 0xff
 80175c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80175c6:	f001 fe61 	bl	801928c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80175ca:	f001 fe2d 	bl	8019228 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80175d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80175d6:	e011      	b.n	80175fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	691b      	ldr	r3, [r3, #16]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d012      	beq.n	8017606 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	3310      	adds	r3, #16
 80175e4:	4618      	mov	r0, r3
 80175e6:	f000 fddd 	bl	80181a4 <xTaskRemoveFromEventList>
 80175ea:	4603      	mov	r3, r0
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d001      	beq.n	80175f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80175f0:	f000 feb6 	bl	8018360 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80175f4:	7bbb      	ldrb	r3, [r7, #14]
 80175f6:	3b01      	subs	r3, #1
 80175f8:	b2db      	uxtb	r3, r3
 80175fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80175fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017600:	2b00      	cmp	r3, #0
 8017602:	dce9      	bgt.n	80175d8 <prvUnlockQueue+0x60>
 8017604:	e000      	b.n	8017608 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8017606:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	22ff      	movs	r2, #255	@ 0xff
 801760c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8017610:	f001 fe3c 	bl	801928c <vPortExitCritical>
}
 8017614:	bf00      	nop
 8017616:	3710      	adds	r7, #16
 8017618:	46bd      	mov	sp, r7
 801761a:	bd80      	pop	{r7, pc}

0801761c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801761c:	b580      	push	{r7, lr}
 801761e:	b084      	sub	sp, #16
 8017620:	af00      	add	r7, sp, #0
 8017622:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017624:	f001 fe00 	bl	8019228 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801762c:	2b00      	cmp	r3, #0
 801762e:	d102      	bne.n	8017636 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8017630:	2301      	movs	r3, #1
 8017632:	60fb      	str	r3, [r7, #12]
 8017634:	e001      	b.n	801763a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8017636:	2300      	movs	r3, #0
 8017638:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801763a:	f001 fe27 	bl	801928c <vPortExitCritical>

	return xReturn;
 801763e:	68fb      	ldr	r3, [r7, #12]
}
 8017640:	4618      	mov	r0, r3
 8017642:	3710      	adds	r7, #16
 8017644:	46bd      	mov	sp, r7
 8017646:	bd80      	pop	{r7, pc}

08017648 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8017648:	b580      	push	{r7, lr}
 801764a:	b084      	sub	sp, #16
 801764c:	af00      	add	r7, sp, #0
 801764e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017650:	f001 fdea 	bl	8019228 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801765c:	429a      	cmp	r2, r3
 801765e:	d102      	bne.n	8017666 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8017660:	2301      	movs	r3, #1
 8017662:	60fb      	str	r3, [r7, #12]
 8017664:	e001      	b.n	801766a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8017666:	2300      	movs	r3, #0
 8017668:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801766a:	f001 fe0f 	bl	801928c <vPortExitCritical>

	return xReturn;
 801766e:	68fb      	ldr	r3, [r7, #12]
}
 8017670:	4618      	mov	r0, r3
 8017672:	3710      	adds	r7, #16
 8017674:	46bd      	mov	sp, r7
 8017676:	bd80      	pop	{r7, pc}

08017678 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8017678:	b480      	push	{r7}
 801767a:	b085      	sub	sp, #20
 801767c:	af00      	add	r7, sp, #0
 801767e:	6078      	str	r0, [r7, #4]
 8017680:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017682:	2300      	movs	r3, #0
 8017684:	60fb      	str	r3, [r7, #12]
 8017686:	e014      	b.n	80176b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8017688:	4a0f      	ldr	r2, [pc, #60]	@ (80176c8 <vQueueAddToRegistry+0x50>)
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8017690:	2b00      	cmp	r3, #0
 8017692:	d10b      	bne.n	80176ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8017694:	490c      	ldr	r1, [pc, #48]	@ (80176c8 <vQueueAddToRegistry+0x50>)
 8017696:	68fb      	ldr	r3, [r7, #12]
 8017698:	683a      	ldr	r2, [r7, #0]
 801769a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801769e:	4a0a      	ldr	r2, [pc, #40]	@ (80176c8 <vQueueAddToRegistry+0x50>)
 80176a0:	68fb      	ldr	r3, [r7, #12]
 80176a2:	00db      	lsls	r3, r3, #3
 80176a4:	4413      	add	r3, r2
 80176a6:	687a      	ldr	r2, [r7, #4]
 80176a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80176aa:	e006      	b.n	80176ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80176ac:	68fb      	ldr	r3, [r7, #12]
 80176ae:	3301      	adds	r3, #1
 80176b0:	60fb      	str	r3, [r7, #12]
 80176b2:	68fb      	ldr	r3, [r7, #12]
 80176b4:	2b07      	cmp	r3, #7
 80176b6:	d9e7      	bls.n	8017688 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80176b8:	bf00      	nop
 80176ba:	bf00      	nop
 80176bc:	3714      	adds	r7, #20
 80176be:	46bd      	mov	sp, r7
 80176c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176c4:	4770      	bx	lr
 80176c6:	bf00      	nop
 80176c8:	24003a4c 	.word	0x24003a4c

080176cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80176cc:	b580      	push	{r7, lr}
 80176ce:	b086      	sub	sp, #24
 80176d0:	af00      	add	r7, sp, #0
 80176d2:	60f8      	str	r0, [r7, #12]
 80176d4:	60b9      	str	r1, [r7, #8]
 80176d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80176d8:	68fb      	ldr	r3, [r7, #12]
 80176da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80176dc:	f001 fda4 	bl	8019228 <vPortEnterCritical>
 80176e0:	697b      	ldr	r3, [r7, #20]
 80176e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80176e6:	b25b      	sxtb	r3, r3
 80176e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176ec:	d103      	bne.n	80176f6 <vQueueWaitForMessageRestricted+0x2a>
 80176ee:	697b      	ldr	r3, [r7, #20]
 80176f0:	2200      	movs	r2, #0
 80176f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80176f6:	697b      	ldr	r3, [r7, #20]
 80176f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80176fc:	b25b      	sxtb	r3, r3
 80176fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017702:	d103      	bne.n	801770c <vQueueWaitForMessageRestricted+0x40>
 8017704:	697b      	ldr	r3, [r7, #20]
 8017706:	2200      	movs	r2, #0
 8017708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801770c:	f001 fdbe 	bl	801928c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8017710:	697b      	ldr	r3, [r7, #20]
 8017712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017714:	2b00      	cmp	r3, #0
 8017716:	d106      	bne.n	8017726 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8017718:	697b      	ldr	r3, [r7, #20]
 801771a:	3324      	adds	r3, #36	@ 0x24
 801771c:	687a      	ldr	r2, [r7, #4]
 801771e:	68b9      	ldr	r1, [r7, #8]
 8017720:	4618      	mov	r0, r3
 8017722:	f000 fd13 	bl	801814c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8017726:	6978      	ldr	r0, [r7, #20]
 8017728:	f7ff ff26 	bl	8017578 <prvUnlockQueue>
	}
 801772c:	bf00      	nop
 801772e:	3718      	adds	r7, #24
 8017730:	46bd      	mov	sp, r7
 8017732:	bd80      	pop	{r7, pc}

08017734 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8017734:	b580      	push	{r7, lr}
 8017736:	b08e      	sub	sp, #56	@ 0x38
 8017738:	af04      	add	r7, sp, #16
 801773a:	60f8      	str	r0, [r7, #12]
 801773c:	60b9      	str	r1, [r7, #8]
 801773e:	607a      	str	r2, [r7, #4]
 8017740:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8017742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017744:	2b00      	cmp	r3, #0
 8017746:	d10b      	bne.n	8017760 <xTaskCreateStatic+0x2c>
	__asm volatile
 8017748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801774c:	f383 8811 	msr	BASEPRI, r3
 8017750:	f3bf 8f6f 	isb	sy
 8017754:	f3bf 8f4f 	dsb	sy
 8017758:	623b      	str	r3, [r7, #32]
}
 801775a:	bf00      	nop
 801775c:	bf00      	nop
 801775e:	e7fd      	b.n	801775c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8017760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017762:	2b00      	cmp	r3, #0
 8017764:	d10b      	bne.n	801777e <xTaskCreateStatic+0x4a>
	__asm volatile
 8017766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801776a:	f383 8811 	msr	BASEPRI, r3
 801776e:	f3bf 8f6f 	isb	sy
 8017772:	f3bf 8f4f 	dsb	sy
 8017776:	61fb      	str	r3, [r7, #28]
}
 8017778:	bf00      	nop
 801777a:	bf00      	nop
 801777c:	e7fd      	b.n	801777a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801777e:	23ac      	movs	r3, #172	@ 0xac
 8017780:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8017782:	693b      	ldr	r3, [r7, #16]
 8017784:	2bac      	cmp	r3, #172	@ 0xac
 8017786:	d00b      	beq.n	80177a0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8017788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801778c:	f383 8811 	msr	BASEPRI, r3
 8017790:	f3bf 8f6f 	isb	sy
 8017794:	f3bf 8f4f 	dsb	sy
 8017798:	61bb      	str	r3, [r7, #24]
}
 801779a:	bf00      	nop
 801779c:	bf00      	nop
 801779e:	e7fd      	b.n	801779c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80177a0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80177a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d01e      	beq.n	80177e6 <xTaskCreateStatic+0xb2>
 80177a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d01b      	beq.n	80177e6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80177ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177b0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80177b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80177b6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80177b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177ba:	2202      	movs	r2, #2
 80177bc:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80177c0:	2300      	movs	r3, #0
 80177c2:	9303      	str	r3, [sp, #12]
 80177c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177c6:	9302      	str	r3, [sp, #8]
 80177c8:	f107 0314 	add.w	r3, r7, #20
 80177cc:	9301      	str	r3, [sp, #4]
 80177ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177d0:	9300      	str	r3, [sp, #0]
 80177d2:	683b      	ldr	r3, [r7, #0]
 80177d4:	687a      	ldr	r2, [r7, #4]
 80177d6:	68b9      	ldr	r1, [r7, #8]
 80177d8:	68f8      	ldr	r0, [r7, #12]
 80177da:	f000 f851 	bl	8017880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80177de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80177e0:	f000 f8f8 	bl	80179d4 <prvAddNewTaskToReadyList>
 80177e4:	e001      	b.n	80177ea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80177e6:	2300      	movs	r3, #0
 80177e8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80177ea:	697b      	ldr	r3, [r7, #20]
	}
 80177ec:	4618      	mov	r0, r3
 80177ee:	3728      	adds	r7, #40	@ 0x28
 80177f0:	46bd      	mov	sp, r7
 80177f2:	bd80      	pop	{r7, pc}

080177f4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80177f4:	b580      	push	{r7, lr}
 80177f6:	b08c      	sub	sp, #48	@ 0x30
 80177f8:	af04      	add	r7, sp, #16
 80177fa:	60f8      	str	r0, [r7, #12]
 80177fc:	60b9      	str	r1, [r7, #8]
 80177fe:	603b      	str	r3, [r7, #0]
 8017800:	4613      	mov	r3, r2
 8017802:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8017804:	88fb      	ldrh	r3, [r7, #6]
 8017806:	009b      	lsls	r3, r3, #2
 8017808:	4618      	mov	r0, r3
 801780a:	f001 fe2f 	bl	801946c <pvPortMalloc>
 801780e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8017810:	697b      	ldr	r3, [r7, #20]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d00e      	beq.n	8017834 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8017816:	20ac      	movs	r0, #172	@ 0xac
 8017818:	f001 fe28 	bl	801946c <pvPortMalloc>
 801781c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801781e:	69fb      	ldr	r3, [r7, #28]
 8017820:	2b00      	cmp	r3, #0
 8017822:	d003      	beq.n	801782c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8017824:	69fb      	ldr	r3, [r7, #28]
 8017826:	697a      	ldr	r2, [r7, #20]
 8017828:	631a      	str	r2, [r3, #48]	@ 0x30
 801782a:	e005      	b.n	8017838 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801782c:	6978      	ldr	r0, [r7, #20]
 801782e:	f001 feeb 	bl	8019608 <vPortFree>
 8017832:	e001      	b.n	8017838 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8017834:	2300      	movs	r3, #0
 8017836:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8017838:	69fb      	ldr	r3, [r7, #28]
 801783a:	2b00      	cmp	r3, #0
 801783c:	d017      	beq.n	801786e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801783e:	69fb      	ldr	r3, [r7, #28]
 8017840:	2200      	movs	r2, #0
 8017842:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8017846:	88fa      	ldrh	r2, [r7, #6]
 8017848:	2300      	movs	r3, #0
 801784a:	9303      	str	r3, [sp, #12]
 801784c:	69fb      	ldr	r3, [r7, #28]
 801784e:	9302      	str	r3, [sp, #8]
 8017850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017852:	9301      	str	r3, [sp, #4]
 8017854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017856:	9300      	str	r3, [sp, #0]
 8017858:	683b      	ldr	r3, [r7, #0]
 801785a:	68b9      	ldr	r1, [r7, #8]
 801785c:	68f8      	ldr	r0, [r7, #12]
 801785e:	f000 f80f 	bl	8017880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017862:	69f8      	ldr	r0, [r7, #28]
 8017864:	f000 f8b6 	bl	80179d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017868:	2301      	movs	r3, #1
 801786a:	61bb      	str	r3, [r7, #24]
 801786c:	e002      	b.n	8017874 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801786e:	f04f 33ff 	mov.w	r3, #4294967295
 8017872:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8017874:	69bb      	ldr	r3, [r7, #24]
	}
 8017876:	4618      	mov	r0, r3
 8017878:	3720      	adds	r7, #32
 801787a:	46bd      	mov	sp, r7
 801787c:	bd80      	pop	{r7, pc}
	...

08017880 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8017880:	b580      	push	{r7, lr}
 8017882:	b088      	sub	sp, #32
 8017884:	af00      	add	r7, sp, #0
 8017886:	60f8      	str	r0, [r7, #12]
 8017888:	60b9      	str	r1, [r7, #8]
 801788a:	607a      	str	r2, [r7, #4]
 801788c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801788e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017890:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	009b      	lsls	r3, r3, #2
 8017896:	461a      	mov	r2, r3
 8017898:	21a5      	movs	r1, #165	@ 0xa5
 801789a:	f003 fa21 	bl	801ace0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801789e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80178a2:	6879      	ldr	r1, [r7, #4]
 80178a4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80178a8:	440b      	add	r3, r1
 80178aa:	009b      	lsls	r3, r3, #2
 80178ac:	4413      	add	r3, r2
 80178ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80178b0:	69bb      	ldr	r3, [r7, #24]
 80178b2:	f023 0307 	bic.w	r3, r3, #7
 80178b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80178b8:	69bb      	ldr	r3, [r7, #24]
 80178ba:	f003 0307 	and.w	r3, r3, #7
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d00b      	beq.n	80178da <prvInitialiseNewTask+0x5a>
	__asm volatile
 80178c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178c6:	f383 8811 	msr	BASEPRI, r3
 80178ca:	f3bf 8f6f 	isb	sy
 80178ce:	f3bf 8f4f 	dsb	sy
 80178d2:	617b      	str	r3, [r7, #20]
}
 80178d4:	bf00      	nop
 80178d6:	bf00      	nop
 80178d8:	e7fd      	b.n	80178d6 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80178da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178dc:	69ba      	ldr	r2, [r7, #24]
 80178de:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80178e0:	68bb      	ldr	r3, [r7, #8]
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d01f      	beq.n	8017926 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80178e6:	2300      	movs	r3, #0
 80178e8:	61fb      	str	r3, [r7, #28]
 80178ea:	e012      	b.n	8017912 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80178ec:	68ba      	ldr	r2, [r7, #8]
 80178ee:	69fb      	ldr	r3, [r7, #28]
 80178f0:	4413      	add	r3, r2
 80178f2:	7819      	ldrb	r1, [r3, #0]
 80178f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80178f6:	69fb      	ldr	r3, [r7, #28]
 80178f8:	4413      	add	r3, r2
 80178fa:	3334      	adds	r3, #52	@ 0x34
 80178fc:	460a      	mov	r2, r1
 80178fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8017900:	68ba      	ldr	r2, [r7, #8]
 8017902:	69fb      	ldr	r3, [r7, #28]
 8017904:	4413      	add	r3, r2
 8017906:	781b      	ldrb	r3, [r3, #0]
 8017908:	2b00      	cmp	r3, #0
 801790a:	d006      	beq.n	801791a <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801790c:	69fb      	ldr	r3, [r7, #28]
 801790e:	3301      	adds	r3, #1
 8017910:	61fb      	str	r3, [r7, #28]
 8017912:	69fb      	ldr	r3, [r7, #28]
 8017914:	2b0f      	cmp	r3, #15
 8017916:	d9e9      	bls.n	80178ec <prvInitialiseNewTask+0x6c>
 8017918:	e000      	b.n	801791c <prvInitialiseNewTask+0x9c>
			{
				break;
 801791a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801791e:	2200      	movs	r2, #0
 8017920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017924:	e003      	b.n	801792e <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8017926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017928:	2200      	movs	r2, #0
 801792a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801792e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017930:	2b37      	cmp	r3, #55	@ 0x37
 8017932:	d901      	bls.n	8017938 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8017934:	2337      	movs	r3, #55	@ 0x37
 8017936:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8017938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801793a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801793c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801793e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017940:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017942:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8017944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017946:	2200      	movs	r2, #0
 8017948:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801794c:	3304      	adds	r3, #4
 801794e:	4618      	mov	r0, r3
 8017950:	f7fe fec4 	bl	80166dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8017954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017956:	3318      	adds	r3, #24
 8017958:	4618      	mov	r0, r3
 801795a:	f7fe febf 	bl	80166dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801795e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017962:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017966:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801796a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801796c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801796e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017972:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8017974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017976:	2200      	movs	r2, #0
 8017978:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801797c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801797e:	2200      	movs	r2, #0
 8017980:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8017984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017986:	3358      	adds	r3, #88	@ 0x58
 8017988:	224c      	movs	r2, #76	@ 0x4c
 801798a:	2100      	movs	r1, #0
 801798c:	4618      	mov	r0, r3
 801798e:	f003 f9a7 	bl	801ace0 <memset>
 8017992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017994:	4a0c      	ldr	r2, [pc, #48]	@ (80179c8 <prvInitialiseNewTask+0x148>)
 8017996:	65da      	str	r2, [r3, #92]	@ 0x5c
 8017998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801799a:	4a0c      	ldr	r2, [pc, #48]	@ (80179cc <prvInitialiseNewTask+0x14c>)
 801799c:	661a      	str	r2, [r3, #96]	@ 0x60
 801799e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179a0:	4a0b      	ldr	r2, [pc, #44]	@ (80179d0 <prvInitialiseNewTask+0x150>)
 80179a2:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80179a4:	683a      	ldr	r2, [r7, #0]
 80179a6:	68f9      	ldr	r1, [r7, #12]
 80179a8:	69b8      	ldr	r0, [r7, #24]
 80179aa:	f001 fb0d 	bl	8018fc8 <pxPortInitialiseStack>
 80179ae:	4602      	mov	r2, r0
 80179b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80179b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d002      	beq.n	80179c0 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80179ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80179be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80179c0:	bf00      	nop
 80179c2:	3720      	adds	r7, #32
 80179c4:	46bd      	mov	sp, r7
 80179c6:	bd80      	pop	{r7, pc}
 80179c8:	240140e0 	.word	0x240140e0
 80179cc:	24014148 	.word	0x24014148
 80179d0:	240141b0 	.word	0x240141b0

080179d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80179d4:	b580      	push	{r7, lr}
 80179d6:	b082      	sub	sp, #8
 80179d8:	af00      	add	r7, sp, #0
 80179da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80179dc:	f001 fc24 	bl	8019228 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80179e0:	4b2d      	ldr	r3, [pc, #180]	@ (8017a98 <prvAddNewTaskToReadyList+0xc4>)
 80179e2:	681b      	ldr	r3, [r3, #0]
 80179e4:	3301      	adds	r3, #1
 80179e6:	4a2c      	ldr	r2, [pc, #176]	@ (8017a98 <prvAddNewTaskToReadyList+0xc4>)
 80179e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80179ea:	4b2c      	ldr	r3, [pc, #176]	@ (8017a9c <prvAddNewTaskToReadyList+0xc8>)
 80179ec:	681b      	ldr	r3, [r3, #0]
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d109      	bne.n	8017a06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80179f2:	4a2a      	ldr	r2, [pc, #168]	@ (8017a9c <prvAddNewTaskToReadyList+0xc8>)
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80179f8:	4b27      	ldr	r3, [pc, #156]	@ (8017a98 <prvAddNewTaskToReadyList+0xc4>)
 80179fa:	681b      	ldr	r3, [r3, #0]
 80179fc:	2b01      	cmp	r3, #1
 80179fe:	d110      	bne.n	8017a22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8017a00:	f000 fcd2 	bl	80183a8 <prvInitialiseTaskLists>
 8017a04:	e00d      	b.n	8017a22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017a06:	4b26      	ldr	r3, [pc, #152]	@ (8017aa0 <prvAddNewTaskToReadyList+0xcc>)
 8017a08:	681b      	ldr	r3, [r3, #0]
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d109      	bne.n	8017a22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8017a0e:	4b23      	ldr	r3, [pc, #140]	@ (8017a9c <prvAddNewTaskToReadyList+0xc8>)
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a18:	429a      	cmp	r2, r3
 8017a1a:	d802      	bhi.n	8017a22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8017a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8017a9c <prvAddNewTaskToReadyList+0xc8>)
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8017a22:	4b20      	ldr	r3, [pc, #128]	@ (8017aa4 <prvAddNewTaskToReadyList+0xd0>)
 8017a24:	681b      	ldr	r3, [r3, #0]
 8017a26:	3301      	adds	r3, #1
 8017a28:	4a1e      	ldr	r2, [pc, #120]	@ (8017aa4 <prvAddNewTaskToReadyList+0xd0>)
 8017a2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8017a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8017aa4 <prvAddNewTaskToReadyList+0xd0>)
 8017a2e:	681a      	ldr	r2, [r3, #0]
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a38:	4b1b      	ldr	r3, [pc, #108]	@ (8017aa8 <prvAddNewTaskToReadyList+0xd4>)
 8017a3a:	681b      	ldr	r3, [r3, #0]
 8017a3c:	429a      	cmp	r2, r3
 8017a3e:	d903      	bls.n	8017a48 <prvAddNewTaskToReadyList+0x74>
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a44:	4a18      	ldr	r2, [pc, #96]	@ (8017aa8 <prvAddNewTaskToReadyList+0xd4>)
 8017a46:	6013      	str	r3, [r2, #0]
 8017a48:	687b      	ldr	r3, [r7, #4]
 8017a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a4c:	4613      	mov	r3, r2
 8017a4e:	009b      	lsls	r3, r3, #2
 8017a50:	4413      	add	r3, r2
 8017a52:	009b      	lsls	r3, r3, #2
 8017a54:	4a15      	ldr	r2, [pc, #84]	@ (8017aac <prvAddNewTaskToReadyList+0xd8>)
 8017a56:	441a      	add	r2, r3
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	3304      	adds	r3, #4
 8017a5c:	4619      	mov	r1, r3
 8017a5e:	4610      	mov	r0, r2
 8017a60:	f7fe fe49 	bl	80166f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017a64:	f001 fc12 	bl	801928c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017a68:	4b0d      	ldr	r3, [pc, #52]	@ (8017aa0 <prvAddNewTaskToReadyList+0xcc>)
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d00e      	beq.n	8017a8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8017a70:	4b0a      	ldr	r3, [pc, #40]	@ (8017a9c <prvAddNewTaskToReadyList+0xc8>)
 8017a72:	681b      	ldr	r3, [r3, #0]
 8017a74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a7a:	429a      	cmp	r2, r3
 8017a7c:	d207      	bcs.n	8017a8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8017ab0 <prvAddNewTaskToReadyList+0xdc>)
 8017a80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017a84:	601a      	str	r2, [r3, #0]
 8017a86:	f3bf 8f4f 	dsb	sy
 8017a8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017a8e:	bf00      	nop
 8017a90:	3708      	adds	r7, #8
 8017a92:	46bd      	mov	sp, r7
 8017a94:	bd80      	pop	{r7, pc}
 8017a96:	bf00      	nop
 8017a98:	24003f60 	.word	0x24003f60
 8017a9c:	24003a8c 	.word	0x24003a8c
 8017aa0:	24003f6c 	.word	0x24003f6c
 8017aa4:	24003f7c 	.word	0x24003f7c
 8017aa8:	24003f68 	.word	0x24003f68
 8017aac:	24003a90 	.word	0x24003a90
 8017ab0:	e000ed04 	.word	0xe000ed04

08017ab4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8017ab4:	b580      	push	{r7, lr}
 8017ab6:	b08a      	sub	sp, #40	@ 0x28
 8017ab8:	af00      	add	r7, sp, #0
 8017aba:	6078      	str	r0, [r7, #4]
 8017abc:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8017abe:	2300      	movs	r3, #0
 8017ac0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8017ac2:	687b      	ldr	r3, [r7, #4]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d10b      	bne.n	8017ae0 <vTaskDelayUntil+0x2c>
	__asm volatile
 8017ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017acc:	f383 8811 	msr	BASEPRI, r3
 8017ad0:	f3bf 8f6f 	isb	sy
 8017ad4:	f3bf 8f4f 	dsb	sy
 8017ad8:	617b      	str	r3, [r7, #20]
}
 8017ada:	bf00      	nop
 8017adc:	bf00      	nop
 8017ade:	e7fd      	b.n	8017adc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8017ae0:	683b      	ldr	r3, [r7, #0]
 8017ae2:	2b00      	cmp	r3, #0
 8017ae4:	d10b      	bne.n	8017afe <vTaskDelayUntil+0x4a>
	__asm volatile
 8017ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017aea:	f383 8811 	msr	BASEPRI, r3
 8017aee:	f3bf 8f6f 	isb	sy
 8017af2:	f3bf 8f4f 	dsb	sy
 8017af6:	613b      	str	r3, [r7, #16]
}
 8017af8:	bf00      	nop
 8017afa:	bf00      	nop
 8017afc:	e7fd      	b.n	8017afa <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8017afe:	4b2a      	ldr	r3, [pc, #168]	@ (8017ba8 <vTaskDelayUntil+0xf4>)
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	d00b      	beq.n	8017b1e <vTaskDelayUntil+0x6a>
	__asm volatile
 8017b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b0a:	f383 8811 	msr	BASEPRI, r3
 8017b0e:	f3bf 8f6f 	isb	sy
 8017b12:	f3bf 8f4f 	dsb	sy
 8017b16:	60fb      	str	r3, [r7, #12]
}
 8017b18:	bf00      	nop
 8017b1a:	bf00      	nop
 8017b1c:	e7fd      	b.n	8017b1a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8017b1e:	f000 f8ef 	bl	8017d00 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8017b22:	4b22      	ldr	r3, [pc, #136]	@ (8017bac <vTaskDelayUntil+0xf8>)
 8017b24:	681b      	ldr	r3, [r3, #0]
 8017b26:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	681b      	ldr	r3, [r3, #0]
 8017b2c:	683a      	ldr	r2, [r7, #0]
 8017b2e:	4413      	add	r3, r2
 8017b30:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	681b      	ldr	r3, [r3, #0]
 8017b36:	6a3a      	ldr	r2, [r7, #32]
 8017b38:	429a      	cmp	r2, r3
 8017b3a:	d20b      	bcs.n	8017b54 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	69fa      	ldr	r2, [r7, #28]
 8017b42:	429a      	cmp	r2, r3
 8017b44:	d211      	bcs.n	8017b6a <vTaskDelayUntil+0xb6>
 8017b46:	69fa      	ldr	r2, [r7, #28]
 8017b48:	6a3b      	ldr	r3, [r7, #32]
 8017b4a:	429a      	cmp	r2, r3
 8017b4c:	d90d      	bls.n	8017b6a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017b4e:	2301      	movs	r3, #1
 8017b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8017b52:	e00a      	b.n	8017b6a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8017b54:	687b      	ldr	r3, [r7, #4]
 8017b56:	681b      	ldr	r3, [r3, #0]
 8017b58:	69fa      	ldr	r2, [r7, #28]
 8017b5a:	429a      	cmp	r2, r3
 8017b5c:	d303      	bcc.n	8017b66 <vTaskDelayUntil+0xb2>
 8017b5e:	69fa      	ldr	r2, [r7, #28]
 8017b60:	6a3b      	ldr	r3, [r7, #32]
 8017b62:	429a      	cmp	r2, r3
 8017b64:	d901      	bls.n	8017b6a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017b66:	2301      	movs	r3, #1
 8017b68:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	69fa      	ldr	r2, [r7, #28]
 8017b6e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8017b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d006      	beq.n	8017b84 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8017b76:	69fa      	ldr	r2, [r7, #28]
 8017b78:	6a3b      	ldr	r3, [r7, #32]
 8017b7a:	1ad3      	subs	r3, r2, r3
 8017b7c:	2100      	movs	r1, #0
 8017b7e:	4618      	mov	r0, r3
 8017b80:	f000 fe74 	bl	801886c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8017b84:	f000 f8ca 	bl	8017d1c <xTaskResumeAll>
 8017b88:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017b8a:	69bb      	ldr	r3, [r7, #24]
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	d107      	bne.n	8017ba0 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8017b90:	4b07      	ldr	r3, [pc, #28]	@ (8017bb0 <vTaskDelayUntil+0xfc>)
 8017b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017b96:	601a      	str	r2, [r3, #0]
 8017b98:	f3bf 8f4f 	dsb	sy
 8017b9c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017ba0:	bf00      	nop
 8017ba2:	3728      	adds	r7, #40	@ 0x28
 8017ba4:	46bd      	mov	sp, r7
 8017ba6:	bd80      	pop	{r7, pc}
 8017ba8:	24003f88 	.word	0x24003f88
 8017bac:	24003f64 	.word	0x24003f64
 8017bb0:	e000ed04 	.word	0xe000ed04

08017bb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017bb4:	b580      	push	{r7, lr}
 8017bb6:	b084      	sub	sp, #16
 8017bb8:	af00      	add	r7, sp, #0
 8017bba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017bbc:	2300      	movs	r3, #0
 8017bbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	2b00      	cmp	r3, #0
 8017bc4:	d018      	beq.n	8017bf8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017bc6:	4b14      	ldr	r3, [pc, #80]	@ (8017c18 <vTaskDelay+0x64>)
 8017bc8:	681b      	ldr	r3, [r3, #0]
 8017bca:	2b00      	cmp	r3, #0
 8017bcc:	d00b      	beq.n	8017be6 <vTaskDelay+0x32>
	__asm volatile
 8017bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017bd2:	f383 8811 	msr	BASEPRI, r3
 8017bd6:	f3bf 8f6f 	isb	sy
 8017bda:	f3bf 8f4f 	dsb	sy
 8017bde:	60bb      	str	r3, [r7, #8]
}
 8017be0:	bf00      	nop
 8017be2:	bf00      	nop
 8017be4:	e7fd      	b.n	8017be2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8017be6:	f000 f88b 	bl	8017d00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017bea:	2100      	movs	r1, #0
 8017bec:	6878      	ldr	r0, [r7, #4]
 8017bee:	f000 fe3d 	bl	801886c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017bf2:	f000 f893 	bl	8017d1c <xTaskResumeAll>
 8017bf6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017bf8:	68fb      	ldr	r3, [r7, #12]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d107      	bne.n	8017c0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8017bfe:	4b07      	ldr	r3, [pc, #28]	@ (8017c1c <vTaskDelay+0x68>)
 8017c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017c04:	601a      	str	r2, [r3, #0]
 8017c06:	f3bf 8f4f 	dsb	sy
 8017c0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017c0e:	bf00      	nop
 8017c10:	3710      	adds	r7, #16
 8017c12:	46bd      	mov	sp, r7
 8017c14:	bd80      	pop	{r7, pc}
 8017c16:	bf00      	nop
 8017c18:	24003f88 	.word	0x24003f88
 8017c1c:	e000ed04 	.word	0xe000ed04

08017c20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8017c20:	b580      	push	{r7, lr}
 8017c22:	b08a      	sub	sp, #40	@ 0x28
 8017c24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017c26:	2300      	movs	r3, #0
 8017c28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017c2a:	2300      	movs	r3, #0
 8017c2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017c2e:	463a      	mov	r2, r7
 8017c30:	1d39      	adds	r1, r7, #4
 8017c32:	f107 0308 	add.w	r3, r7, #8
 8017c36:	4618      	mov	r0, r3
 8017c38:	f7fe fcfc 	bl	8016634 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017c3c:	6839      	ldr	r1, [r7, #0]
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	68ba      	ldr	r2, [r7, #8]
 8017c42:	9202      	str	r2, [sp, #8]
 8017c44:	9301      	str	r3, [sp, #4]
 8017c46:	2300      	movs	r3, #0
 8017c48:	9300      	str	r3, [sp, #0]
 8017c4a:	2300      	movs	r3, #0
 8017c4c:	460a      	mov	r2, r1
 8017c4e:	4924      	ldr	r1, [pc, #144]	@ (8017ce0 <vTaskStartScheduler+0xc0>)
 8017c50:	4824      	ldr	r0, [pc, #144]	@ (8017ce4 <vTaskStartScheduler+0xc4>)
 8017c52:	f7ff fd6f 	bl	8017734 <xTaskCreateStatic>
 8017c56:	4603      	mov	r3, r0
 8017c58:	4a23      	ldr	r2, [pc, #140]	@ (8017ce8 <vTaskStartScheduler+0xc8>)
 8017c5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8017c5c:	4b22      	ldr	r3, [pc, #136]	@ (8017ce8 <vTaskStartScheduler+0xc8>)
 8017c5e:	681b      	ldr	r3, [r3, #0]
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d002      	beq.n	8017c6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017c64:	2301      	movs	r3, #1
 8017c66:	617b      	str	r3, [r7, #20]
 8017c68:	e001      	b.n	8017c6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8017c6e:	697b      	ldr	r3, [r7, #20]
 8017c70:	2b01      	cmp	r3, #1
 8017c72:	d102      	bne.n	8017c7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017c74:	f000 fe4e 	bl	8018914 <xTimerCreateTimerTask>
 8017c78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8017c7a:	697b      	ldr	r3, [r7, #20]
 8017c7c:	2b01      	cmp	r3, #1
 8017c7e:	d11b      	bne.n	8017cb8 <vTaskStartScheduler+0x98>
	__asm volatile
 8017c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c84:	f383 8811 	msr	BASEPRI, r3
 8017c88:	f3bf 8f6f 	isb	sy
 8017c8c:	f3bf 8f4f 	dsb	sy
 8017c90:	613b      	str	r3, [r7, #16]
}
 8017c92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017c94:	4b15      	ldr	r3, [pc, #84]	@ (8017cec <vTaskStartScheduler+0xcc>)
 8017c96:	681b      	ldr	r3, [r3, #0]
 8017c98:	3358      	adds	r3, #88	@ 0x58
 8017c9a:	4a15      	ldr	r2, [pc, #84]	@ (8017cf0 <vTaskStartScheduler+0xd0>)
 8017c9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017c9e:	4b15      	ldr	r3, [pc, #84]	@ (8017cf4 <vTaskStartScheduler+0xd4>)
 8017ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8017ca4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017ca6:	4b14      	ldr	r3, [pc, #80]	@ (8017cf8 <vTaskStartScheduler+0xd8>)
 8017ca8:	2201      	movs	r2, #1
 8017caa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017cac:	4b13      	ldr	r3, [pc, #76]	@ (8017cfc <vTaskStartScheduler+0xdc>)
 8017cae:	2200      	movs	r2, #0
 8017cb0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8017cb2:	f001 fa15 	bl	80190e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017cb6:	e00f      	b.n	8017cd8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017cb8:	697b      	ldr	r3, [r7, #20]
 8017cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017cbe:	d10b      	bne.n	8017cd8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8017cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017cc4:	f383 8811 	msr	BASEPRI, r3
 8017cc8:	f3bf 8f6f 	isb	sy
 8017ccc:	f3bf 8f4f 	dsb	sy
 8017cd0:	60fb      	str	r3, [r7, #12]
}
 8017cd2:	bf00      	nop
 8017cd4:	bf00      	nop
 8017cd6:	e7fd      	b.n	8017cd4 <vTaskStartScheduler+0xb4>
}
 8017cd8:	bf00      	nop
 8017cda:	3718      	adds	r7, #24
 8017cdc:	46bd      	mov	sp, r7
 8017cde:	bd80      	pop	{r7, pc}
 8017ce0:	0801f164 	.word	0x0801f164
 8017ce4:	08018379 	.word	0x08018379
 8017ce8:	24003f84 	.word	0x24003f84
 8017cec:	24003a8c 	.word	0x24003a8c
 8017cf0:	24000020 	.word	0x24000020
 8017cf4:	24003f80 	.word	0x24003f80
 8017cf8:	24003f6c 	.word	0x24003f6c
 8017cfc:	24003f64 	.word	0x24003f64

08017d00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017d00:	b480      	push	{r7}
 8017d02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017d04:	4b04      	ldr	r3, [pc, #16]	@ (8017d18 <vTaskSuspendAll+0x18>)
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	3301      	adds	r3, #1
 8017d0a:	4a03      	ldr	r2, [pc, #12]	@ (8017d18 <vTaskSuspendAll+0x18>)
 8017d0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8017d0e:	bf00      	nop
 8017d10:	46bd      	mov	sp, r7
 8017d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d16:	4770      	bx	lr
 8017d18:	24003f88 	.word	0x24003f88

08017d1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017d1c:	b580      	push	{r7, lr}
 8017d1e:	b084      	sub	sp, #16
 8017d20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017d22:	2300      	movs	r3, #0
 8017d24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017d26:	2300      	movs	r3, #0
 8017d28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017d2a:	4b42      	ldr	r3, [pc, #264]	@ (8017e34 <xTaskResumeAll+0x118>)
 8017d2c:	681b      	ldr	r3, [r3, #0]
 8017d2e:	2b00      	cmp	r3, #0
 8017d30:	d10b      	bne.n	8017d4a <xTaskResumeAll+0x2e>
	__asm volatile
 8017d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d36:	f383 8811 	msr	BASEPRI, r3
 8017d3a:	f3bf 8f6f 	isb	sy
 8017d3e:	f3bf 8f4f 	dsb	sy
 8017d42:	603b      	str	r3, [r7, #0]
}
 8017d44:	bf00      	nop
 8017d46:	bf00      	nop
 8017d48:	e7fd      	b.n	8017d46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017d4a:	f001 fa6d 	bl	8019228 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8017d4e:	4b39      	ldr	r3, [pc, #228]	@ (8017e34 <xTaskResumeAll+0x118>)
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	3b01      	subs	r3, #1
 8017d54:	4a37      	ldr	r2, [pc, #220]	@ (8017e34 <xTaskResumeAll+0x118>)
 8017d56:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017d58:	4b36      	ldr	r3, [pc, #216]	@ (8017e34 <xTaskResumeAll+0x118>)
 8017d5a:	681b      	ldr	r3, [r3, #0]
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d162      	bne.n	8017e26 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017d60:	4b35      	ldr	r3, [pc, #212]	@ (8017e38 <xTaskResumeAll+0x11c>)
 8017d62:	681b      	ldr	r3, [r3, #0]
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d05e      	beq.n	8017e26 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017d68:	e02f      	b.n	8017dca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d6a:	4b34      	ldr	r3, [pc, #208]	@ (8017e3c <xTaskResumeAll+0x120>)
 8017d6c:	68db      	ldr	r3, [r3, #12]
 8017d6e:	68db      	ldr	r3, [r3, #12]
 8017d70:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017d72:	68fb      	ldr	r3, [r7, #12]
 8017d74:	3318      	adds	r3, #24
 8017d76:	4618      	mov	r0, r3
 8017d78:	f7fe fd1a 	bl	80167b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017d7c:	68fb      	ldr	r3, [r7, #12]
 8017d7e:	3304      	adds	r3, #4
 8017d80:	4618      	mov	r0, r3
 8017d82:	f7fe fd15 	bl	80167b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017d86:	68fb      	ldr	r3, [r7, #12]
 8017d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8017e40 <xTaskResumeAll+0x124>)
 8017d8c:	681b      	ldr	r3, [r3, #0]
 8017d8e:	429a      	cmp	r2, r3
 8017d90:	d903      	bls.n	8017d9a <xTaskResumeAll+0x7e>
 8017d92:	68fb      	ldr	r3, [r7, #12]
 8017d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017d96:	4a2a      	ldr	r2, [pc, #168]	@ (8017e40 <xTaskResumeAll+0x124>)
 8017d98:	6013      	str	r3, [r2, #0]
 8017d9a:	68fb      	ldr	r3, [r7, #12]
 8017d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017d9e:	4613      	mov	r3, r2
 8017da0:	009b      	lsls	r3, r3, #2
 8017da2:	4413      	add	r3, r2
 8017da4:	009b      	lsls	r3, r3, #2
 8017da6:	4a27      	ldr	r2, [pc, #156]	@ (8017e44 <xTaskResumeAll+0x128>)
 8017da8:	441a      	add	r2, r3
 8017daa:	68fb      	ldr	r3, [r7, #12]
 8017dac:	3304      	adds	r3, #4
 8017dae:	4619      	mov	r1, r3
 8017db0:	4610      	mov	r0, r2
 8017db2:	f7fe fca0 	bl	80166f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017db6:	68fb      	ldr	r3, [r7, #12]
 8017db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017dba:	4b23      	ldr	r3, [pc, #140]	@ (8017e48 <xTaskResumeAll+0x12c>)
 8017dbc:	681b      	ldr	r3, [r3, #0]
 8017dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017dc0:	429a      	cmp	r2, r3
 8017dc2:	d302      	bcc.n	8017dca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017dc4:	4b21      	ldr	r3, [pc, #132]	@ (8017e4c <xTaskResumeAll+0x130>)
 8017dc6:	2201      	movs	r2, #1
 8017dc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017dca:	4b1c      	ldr	r3, [pc, #112]	@ (8017e3c <xTaskResumeAll+0x120>)
 8017dcc:	681b      	ldr	r3, [r3, #0]
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	d1cb      	bne.n	8017d6a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017dd2:	68fb      	ldr	r3, [r7, #12]
 8017dd4:	2b00      	cmp	r3, #0
 8017dd6:	d001      	beq.n	8017ddc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017dd8:	f000 fb8a 	bl	80184f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8017e50 <xTaskResumeAll+0x134>)
 8017dde:	681b      	ldr	r3, [r3, #0]
 8017de0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8017de2:	687b      	ldr	r3, [r7, #4]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d010      	beq.n	8017e0a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017de8:	f000 f846 	bl	8017e78 <xTaskIncrementTick>
 8017dec:	4603      	mov	r3, r0
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d002      	beq.n	8017df8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8017df2:	4b16      	ldr	r3, [pc, #88]	@ (8017e4c <xTaskResumeAll+0x130>)
 8017df4:	2201      	movs	r2, #1
 8017df6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	3b01      	subs	r3, #1
 8017dfc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	2b00      	cmp	r3, #0
 8017e02:	d1f1      	bne.n	8017de8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8017e04:	4b12      	ldr	r3, [pc, #72]	@ (8017e50 <xTaskResumeAll+0x134>)
 8017e06:	2200      	movs	r2, #0
 8017e08:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017e0a:	4b10      	ldr	r3, [pc, #64]	@ (8017e4c <xTaskResumeAll+0x130>)
 8017e0c:	681b      	ldr	r3, [r3, #0]
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d009      	beq.n	8017e26 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017e12:	2301      	movs	r3, #1
 8017e14:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017e16:	4b0f      	ldr	r3, [pc, #60]	@ (8017e54 <xTaskResumeAll+0x138>)
 8017e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017e1c:	601a      	str	r2, [r3, #0]
 8017e1e:	f3bf 8f4f 	dsb	sy
 8017e22:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017e26:	f001 fa31 	bl	801928c <vPortExitCritical>

	return xAlreadyYielded;
 8017e2a:	68bb      	ldr	r3, [r7, #8]
}
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	3710      	adds	r7, #16
 8017e30:	46bd      	mov	sp, r7
 8017e32:	bd80      	pop	{r7, pc}
 8017e34:	24003f88 	.word	0x24003f88
 8017e38:	24003f60 	.word	0x24003f60
 8017e3c:	24003f20 	.word	0x24003f20
 8017e40:	24003f68 	.word	0x24003f68
 8017e44:	24003a90 	.word	0x24003a90
 8017e48:	24003a8c 	.word	0x24003a8c
 8017e4c:	24003f74 	.word	0x24003f74
 8017e50:	24003f70 	.word	0x24003f70
 8017e54:	e000ed04 	.word	0xe000ed04

08017e58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017e58:	b480      	push	{r7}
 8017e5a:	b083      	sub	sp, #12
 8017e5c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017e5e:	4b05      	ldr	r3, [pc, #20]	@ (8017e74 <xTaskGetTickCount+0x1c>)
 8017e60:	681b      	ldr	r3, [r3, #0]
 8017e62:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017e64:	687b      	ldr	r3, [r7, #4]
}
 8017e66:	4618      	mov	r0, r3
 8017e68:	370c      	adds	r7, #12
 8017e6a:	46bd      	mov	sp, r7
 8017e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e70:	4770      	bx	lr
 8017e72:	bf00      	nop
 8017e74:	24003f64 	.word	0x24003f64

08017e78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017e78:	b580      	push	{r7, lr}
 8017e7a:	b086      	sub	sp, #24
 8017e7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017e7e:	2300      	movs	r3, #0
 8017e80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017e82:	4b4f      	ldr	r3, [pc, #316]	@ (8017fc0 <xTaskIncrementTick+0x148>)
 8017e84:	681b      	ldr	r3, [r3, #0]
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	f040 8090 	bne.w	8017fac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017e8c:	4b4d      	ldr	r3, [pc, #308]	@ (8017fc4 <xTaskIncrementTick+0x14c>)
 8017e8e:	681b      	ldr	r3, [r3, #0]
 8017e90:	3301      	adds	r3, #1
 8017e92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017e94:	4a4b      	ldr	r2, [pc, #300]	@ (8017fc4 <xTaskIncrementTick+0x14c>)
 8017e96:	693b      	ldr	r3, [r7, #16]
 8017e98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017e9a:	693b      	ldr	r3, [r7, #16]
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d121      	bne.n	8017ee4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8017ea0:	4b49      	ldr	r3, [pc, #292]	@ (8017fc8 <xTaskIncrementTick+0x150>)
 8017ea2:	681b      	ldr	r3, [r3, #0]
 8017ea4:	681b      	ldr	r3, [r3, #0]
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d00b      	beq.n	8017ec2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8017eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017eae:	f383 8811 	msr	BASEPRI, r3
 8017eb2:	f3bf 8f6f 	isb	sy
 8017eb6:	f3bf 8f4f 	dsb	sy
 8017eba:	603b      	str	r3, [r7, #0]
}
 8017ebc:	bf00      	nop
 8017ebe:	bf00      	nop
 8017ec0:	e7fd      	b.n	8017ebe <xTaskIncrementTick+0x46>
 8017ec2:	4b41      	ldr	r3, [pc, #260]	@ (8017fc8 <xTaskIncrementTick+0x150>)
 8017ec4:	681b      	ldr	r3, [r3, #0]
 8017ec6:	60fb      	str	r3, [r7, #12]
 8017ec8:	4b40      	ldr	r3, [pc, #256]	@ (8017fcc <xTaskIncrementTick+0x154>)
 8017eca:	681b      	ldr	r3, [r3, #0]
 8017ecc:	4a3e      	ldr	r2, [pc, #248]	@ (8017fc8 <xTaskIncrementTick+0x150>)
 8017ece:	6013      	str	r3, [r2, #0]
 8017ed0:	4a3e      	ldr	r2, [pc, #248]	@ (8017fcc <xTaskIncrementTick+0x154>)
 8017ed2:	68fb      	ldr	r3, [r7, #12]
 8017ed4:	6013      	str	r3, [r2, #0]
 8017ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8017fd0 <xTaskIncrementTick+0x158>)
 8017ed8:	681b      	ldr	r3, [r3, #0]
 8017eda:	3301      	adds	r3, #1
 8017edc:	4a3c      	ldr	r2, [pc, #240]	@ (8017fd0 <xTaskIncrementTick+0x158>)
 8017ede:	6013      	str	r3, [r2, #0]
 8017ee0:	f000 fb06 	bl	80184f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8017fd4 <xTaskIncrementTick+0x15c>)
 8017ee6:	681b      	ldr	r3, [r3, #0]
 8017ee8:	693a      	ldr	r2, [r7, #16]
 8017eea:	429a      	cmp	r2, r3
 8017eec:	d349      	bcc.n	8017f82 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017eee:	4b36      	ldr	r3, [pc, #216]	@ (8017fc8 <xTaskIncrementTick+0x150>)
 8017ef0:	681b      	ldr	r3, [r3, #0]
 8017ef2:	681b      	ldr	r3, [r3, #0]
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d104      	bne.n	8017f02 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017ef8:	4b36      	ldr	r3, [pc, #216]	@ (8017fd4 <xTaskIncrementTick+0x15c>)
 8017efa:	f04f 32ff 	mov.w	r2, #4294967295
 8017efe:	601a      	str	r2, [r3, #0]
					break;
 8017f00:	e03f      	b.n	8017f82 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017f02:	4b31      	ldr	r3, [pc, #196]	@ (8017fc8 <xTaskIncrementTick+0x150>)
 8017f04:	681b      	ldr	r3, [r3, #0]
 8017f06:	68db      	ldr	r3, [r3, #12]
 8017f08:	68db      	ldr	r3, [r3, #12]
 8017f0a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017f0c:	68bb      	ldr	r3, [r7, #8]
 8017f0e:	685b      	ldr	r3, [r3, #4]
 8017f10:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017f12:	693a      	ldr	r2, [r7, #16]
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	429a      	cmp	r2, r3
 8017f18:	d203      	bcs.n	8017f22 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017f1a:	4a2e      	ldr	r2, [pc, #184]	@ (8017fd4 <xTaskIncrementTick+0x15c>)
 8017f1c:	687b      	ldr	r3, [r7, #4]
 8017f1e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017f20:	e02f      	b.n	8017f82 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017f22:	68bb      	ldr	r3, [r7, #8]
 8017f24:	3304      	adds	r3, #4
 8017f26:	4618      	mov	r0, r3
 8017f28:	f7fe fc42 	bl	80167b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017f2c:	68bb      	ldr	r3, [r7, #8]
 8017f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d004      	beq.n	8017f3e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017f34:	68bb      	ldr	r3, [r7, #8]
 8017f36:	3318      	adds	r3, #24
 8017f38:	4618      	mov	r0, r3
 8017f3a:	f7fe fc39 	bl	80167b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017f3e:	68bb      	ldr	r3, [r7, #8]
 8017f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f42:	4b25      	ldr	r3, [pc, #148]	@ (8017fd8 <xTaskIncrementTick+0x160>)
 8017f44:	681b      	ldr	r3, [r3, #0]
 8017f46:	429a      	cmp	r2, r3
 8017f48:	d903      	bls.n	8017f52 <xTaskIncrementTick+0xda>
 8017f4a:	68bb      	ldr	r3, [r7, #8]
 8017f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f4e:	4a22      	ldr	r2, [pc, #136]	@ (8017fd8 <xTaskIncrementTick+0x160>)
 8017f50:	6013      	str	r3, [r2, #0]
 8017f52:	68bb      	ldr	r3, [r7, #8]
 8017f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f56:	4613      	mov	r3, r2
 8017f58:	009b      	lsls	r3, r3, #2
 8017f5a:	4413      	add	r3, r2
 8017f5c:	009b      	lsls	r3, r3, #2
 8017f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8017fdc <xTaskIncrementTick+0x164>)
 8017f60:	441a      	add	r2, r3
 8017f62:	68bb      	ldr	r3, [r7, #8]
 8017f64:	3304      	adds	r3, #4
 8017f66:	4619      	mov	r1, r3
 8017f68:	4610      	mov	r0, r2
 8017f6a:	f7fe fbc4 	bl	80166f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017f6e:	68bb      	ldr	r3, [r7, #8]
 8017f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f72:	4b1b      	ldr	r3, [pc, #108]	@ (8017fe0 <xTaskIncrementTick+0x168>)
 8017f74:	681b      	ldr	r3, [r3, #0]
 8017f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f78:	429a      	cmp	r2, r3
 8017f7a:	d3b8      	bcc.n	8017eee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8017f7c:	2301      	movs	r3, #1
 8017f7e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017f80:	e7b5      	b.n	8017eee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017f82:	4b17      	ldr	r3, [pc, #92]	@ (8017fe0 <xTaskIncrementTick+0x168>)
 8017f84:	681b      	ldr	r3, [r3, #0]
 8017f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f88:	4914      	ldr	r1, [pc, #80]	@ (8017fdc <xTaskIncrementTick+0x164>)
 8017f8a:	4613      	mov	r3, r2
 8017f8c:	009b      	lsls	r3, r3, #2
 8017f8e:	4413      	add	r3, r2
 8017f90:	009b      	lsls	r3, r3, #2
 8017f92:	440b      	add	r3, r1
 8017f94:	681b      	ldr	r3, [r3, #0]
 8017f96:	2b01      	cmp	r3, #1
 8017f98:	d901      	bls.n	8017f9e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8017f9a:	2301      	movs	r3, #1
 8017f9c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8017f9e:	4b11      	ldr	r3, [pc, #68]	@ (8017fe4 <xTaskIncrementTick+0x16c>)
 8017fa0:	681b      	ldr	r3, [r3, #0]
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	d007      	beq.n	8017fb6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8017fa6:	2301      	movs	r3, #1
 8017fa8:	617b      	str	r3, [r7, #20]
 8017faa:	e004      	b.n	8017fb6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8017fac:	4b0e      	ldr	r3, [pc, #56]	@ (8017fe8 <xTaskIncrementTick+0x170>)
 8017fae:	681b      	ldr	r3, [r3, #0]
 8017fb0:	3301      	adds	r3, #1
 8017fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8017fe8 <xTaskIncrementTick+0x170>)
 8017fb4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8017fb6:	697b      	ldr	r3, [r7, #20]
}
 8017fb8:	4618      	mov	r0, r3
 8017fba:	3718      	adds	r7, #24
 8017fbc:	46bd      	mov	sp, r7
 8017fbe:	bd80      	pop	{r7, pc}
 8017fc0:	24003f88 	.word	0x24003f88
 8017fc4:	24003f64 	.word	0x24003f64
 8017fc8:	24003f18 	.word	0x24003f18
 8017fcc:	24003f1c 	.word	0x24003f1c
 8017fd0:	24003f78 	.word	0x24003f78
 8017fd4:	24003f80 	.word	0x24003f80
 8017fd8:	24003f68 	.word	0x24003f68
 8017fdc:	24003a90 	.word	0x24003a90
 8017fe0:	24003a8c 	.word	0x24003a8c
 8017fe4:	24003f74 	.word	0x24003f74
 8017fe8:	24003f70 	.word	0x24003f70

08017fec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017fec:	b580      	push	{r7, lr}
 8017fee:	b086      	sub	sp, #24
 8017ff0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017ff2:	4b3d      	ldr	r3, [pc, #244]	@ (80180e8 <vTaskSwitchContext+0xfc>)
 8017ff4:	681b      	ldr	r3, [r3, #0]
 8017ff6:	2b00      	cmp	r3, #0
 8017ff8:	d003      	beq.n	8018002 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017ffa:	4b3c      	ldr	r3, [pc, #240]	@ (80180ec <vTaskSwitchContext+0x100>)
 8017ffc:	2201      	movs	r2, #1
 8017ffe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8018000:	e06e      	b.n	80180e0 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8018002:	4b3a      	ldr	r3, [pc, #232]	@ (80180ec <vTaskSwitchContext+0x100>)
 8018004:	2200      	movs	r2, #0
 8018006:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8018008:	4b39      	ldr	r3, [pc, #228]	@ (80180f0 <vTaskSwitchContext+0x104>)
 801800a:	681b      	ldr	r3, [r3, #0]
 801800c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801800e:	613b      	str	r3, [r7, #16]
 8018010:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8018014:	60fb      	str	r3, [r7, #12]
 8018016:	693b      	ldr	r3, [r7, #16]
 8018018:	681b      	ldr	r3, [r3, #0]
 801801a:	68fa      	ldr	r2, [r7, #12]
 801801c:	429a      	cmp	r2, r3
 801801e:	d111      	bne.n	8018044 <vTaskSwitchContext+0x58>
 8018020:	693b      	ldr	r3, [r7, #16]
 8018022:	3304      	adds	r3, #4
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	68fa      	ldr	r2, [r7, #12]
 8018028:	429a      	cmp	r2, r3
 801802a:	d10b      	bne.n	8018044 <vTaskSwitchContext+0x58>
 801802c:	693b      	ldr	r3, [r7, #16]
 801802e:	3308      	adds	r3, #8
 8018030:	681b      	ldr	r3, [r3, #0]
 8018032:	68fa      	ldr	r2, [r7, #12]
 8018034:	429a      	cmp	r2, r3
 8018036:	d105      	bne.n	8018044 <vTaskSwitchContext+0x58>
 8018038:	693b      	ldr	r3, [r7, #16]
 801803a:	330c      	adds	r3, #12
 801803c:	681b      	ldr	r3, [r3, #0]
 801803e:	68fa      	ldr	r2, [r7, #12]
 8018040:	429a      	cmp	r2, r3
 8018042:	d008      	beq.n	8018056 <vTaskSwitchContext+0x6a>
 8018044:	4b2a      	ldr	r3, [pc, #168]	@ (80180f0 <vTaskSwitchContext+0x104>)
 8018046:	681a      	ldr	r2, [r3, #0]
 8018048:	4b29      	ldr	r3, [pc, #164]	@ (80180f0 <vTaskSwitchContext+0x104>)
 801804a:	681b      	ldr	r3, [r3, #0]
 801804c:	3334      	adds	r3, #52	@ 0x34
 801804e:	4619      	mov	r1, r3
 8018050:	4610      	mov	r0, r2
 8018052:	f7ea fa23 	bl	800249c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018056:	4b27      	ldr	r3, [pc, #156]	@ (80180f4 <vTaskSwitchContext+0x108>)
 8018058:	681b      	ldr	r3, [r3, #0]
 801805a:	617b      	str	r3, [r7, #20]
 801805c:	e011      	b.n	8018082 <vTaskSwitchContext+0x96>
 801805e:	697b      	ldr	r3, [r7, #20]
 8018060:	2b00      	cmp	r3, #0
 8018062:	d10b      	bne.n	801807c <vTaskSwitchContext+0x90>
	__asm volatile
 8018064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018068:	f383 8811 	msr	BASEPRI, r3
 801806c:	f3bf 8f6f 	isb	sy
 8018070:	f3bf 8f4f 	dsb	sy
 8018074:	607b      	str	r3, [r7, #4]
}
 8018076:	bf00      	nop
 8018078:	bf00      	nop
 801807a:	e7fd      	b.n	8018078 <vTaskSwitchContext+0x8c>
 801807c:	697b      	ldr	r3, [r7, #20]
 801807e:	3b01      	subs	r3, #1
 8018080:	617b      	str	r3, [r7, #20]
 8018082:	491d      	ldr	r1, [pc, #116]	@ (80180f8 <vTaskSwitchContext+0x10c>)
 8018084:	697a      	ldr	r2, [r7, #20]
 8018086:	4613      	mov	r3, r2
 8018088:	009b      	lsls	r3, r3, #2
 801808a:	4413      	add	r3, r2
 801808c:	009b      	lsls	r3, r3, #2
 801808e:	440b      	add	r3, r1
 8018090:	681b      	ldr	r3, [r3, #0]
 8018092:	2b00      	cmp	r3, #0
 8018094:	d0e3      	beq.n	801805e <vTaskSwitchContext+0x72>
 8018096:	697a      	ldr	r2, [r7, #20]
 8018098:	4613      	mov	r3, r2
 801809a:	009b      	lsls	r3, r3, #2
 801809c:	4413      	add	r3, r2
 801809e:	009b      	lsls	r3, r3, #2
 80180a0:	4a15      	ldr	r2, [pc, #84]	@ (80180f8 <vTaskSwitchContext+0x10c>)
 80180a2:	4413      	add	r3, r2
 80180a4:	60bb      	str	r3, [r7, #8]
 80180a6:	68bb      	ldr	r3, [r7, #8]
 80180a8:	685b      	ldr	r3, [r3, #4]
 80180aa:	685a      	ldr	r2, [r3, #4]
 80180ac:	68bb      	ldr	r3, [r7, #8]
 80180ae:	605a      	str	r2, [r3, #4]
 80180b0:	68bb      	ldr	r3, [r7, #8]
 80180b2:	685a      	ldr	r2, [r3, #4]
 80180b4:	68bb      	ldr	r3, [r7, #8]
 80180b6:	3308      	adds	r3, #8
 80180b8:	429a      	cmp	r2, r3
 80180ba:	d104      	bne.n	80180c6 <vTaskSwitchContext+0xda>
 80180bc:	68bb      	ldr	r3, [r7, #8]
 80180be:	685b      	ldr	r3, [r3, #4]
 80180c0:	685a      	ldr	r2, [r3, #4]
 80180c2:	68bb      	ldr	r3, [r7, #8]
 80180c4:	605a      	str	r2, [r3, #4]
 80180c6:	68bb      	ldr	r3, [r7, #8]
 80180c8:	685b      	ldr	r3, [r3, #4]
 80180ca:	68db      	ldr	r3, [r3, #12]
 80180cc:	4a08      	ldr	r2, [pc, #32]	@ (80180f0 <vTaskSwitchContext+0x104>)
 80180ce:	6013      	str	r3, [r2, #0]
 80180d0:	4a08      	ldr	r2, [pc, #32]	@ (80180f4 <vTaskSwitchContext+0x108>)
 80180d2:	697b      	ldr	r3, [r7, #20]
 80180d4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80180d6:	4b06      	ldr	r3, [pc, #24]	@ (80180f0 <vTaskSwitchContext+0x104>)
 80180d8:	681b      	ldr	r3, [r3, #0]
 80180da:	3358      	adds	r3, #88	@ 0x58
 80180dc:	4a07      	ldr	r2, [pc, #28]	@ (80180fc <vTaskSwitchContext+0x110>)
 80180de:	6013      	str	r3, [r2, #0]
}
 80180e0:	bf00      	nop
 80180e2:	3718      	adds	r7, #24
 80180e4:	46bd      	mov	sp, r7
 80180e6:	bd80      	pop	{r7, pc}
 80180e8:	24003f88 	.word	0x24003f88
 80180ec:	24003f74 	.word	0x24003f74
 80180f0:	24003a8c 	.word	0x24003a8c
 80180f4:	24003f68 	.word	0x24003f68
 80180f8:	24003a90 	.word	0x24003a90
 80180fc:	24000020 	.word	0x24000020

08018100 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8018100:	b580      	push	{r7, lr}
 8018102:	b084      	sub	sp, #16
 8018104:	af00      	add	r7, sp, #0
 8018106:	6078      	str	r0, [r7, #4]
 8018108:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	2b00      	cmp	r3, #0
 801810e:	d10b      	bne.n	8018128 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8018110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018114:	f383 8811 	msr	BASEPRI, r3
 8018118:	f3bf 8f6f 	isb	sy
 801811c:	f3bf 8f4f 	dsb	sy
 8018120:	60fb      	str	r3, [r7, #12]
}
 8018122:	bf00      	nop
 8018124:	bf00      	nop
 8018126:	e7fd      	b.n	8018124 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018128:	4b07      	ldr	r3, [pc, #28]	@ (8018148 <vTaskPlaceOnEventList+0x48>)
 801812a:	681b      	ldr	r3, [r3, #0]
 801812c:	3318      	adds	r3, #24
 801812e:	4619      	mov	r1, r3
 8018130:	6878      	ldr	r0, [r7, #4]
 8018132:	f7fe fb04 	bl	801673e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8018136:	2101      	movs	r1, #1
 8018138:	6838      	ldr	r0, [r7, #0]
 801813a:	f000 fb97 	bl	801886c <prvAddCurrentTaskToDelayedList>
}
 801813e:	bf00      	nop
 8018140:	3710      	adds	r7, #16
 8018142:	46bd      	mov	sp, r7
 8018144:	bd80      	pop	{r7, pc}
 8018146:	bf00      	nop
 8018148:	24003a8c 	.word	0x24003a8c

0801814c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801814c:	b580      	push	{r7, lr}
 801814e:	b086      	sub	sp, #24
 8018150:	af00      	add	r7, sp, #0
 8018152:	60f8      	str	r0, [r7, #12]
 8018154:	60b9      	str	r1, [r7, #8]
 8018156:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d10b      	bne.n	8018176 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801815e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018162:	f383 8811 	msr	BASEPRI, r3
 8018166:	f3bf 8f6f 	isb	sy
 801816a:	f3bf 8f4f 	dsb	sy
 801816e:	617b      	str	r3, [r7, #20]
}
 8018170:	bf00      	nop
 8018172:	bf00      	nop
 8018174:	e7fd      	b.n	8018172 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018176:	4b0a      	ldr	r3, [pc, #40]	@ (80181a0 <vTaskPlaceOnEventListRestricted+0x54>)
 8018178:	681b      	ldr	r3, [r3, #0]
 801817a:	3318      	adds	r3, #24
 801817c:	4619      	mov	r1, r3
 801817e:	68f8      	ldr	r0, [r7, #12]
 8018180:	f7fe fab9 	bl	80166f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8018184:	687b      	ldr	r3, [r7, #4]
 8018186:	2b00      	cmp	r3, #0
 8018188:	d002      	beq.n	8018190 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801818a:	f04f 33ff 	mov.w	r3, #4294967295
 801818e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8018190:	6879      	ldr	r1, [r7, #4]
 8018192:	68b8      	ldr	r0, [r7, #8]
 8018194:	f000 fb6a 	bl	801886c <prvAddCurrentTaskToDelayedList>
	}
 8018198:	bf00      	nop
 801819a:	3718      	adds	r7, #24
 801819c:	46bd      	mov	sp, r7
 801819e:	bd80      	pop	{r7, pc}
 80181a0:	24003a8c 	.word	0x24003a8c

080181a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80181a4:	b580      	push	{r7, lr}
 80181a6:	b086      	sub	sp, #24
 80181a8:	af00      	add	r7, sp, #0
 80181aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	68db      	ldr	r3, [r3, #12]
 80181b0:	68db      	ldr	r3, [r3, #12]
 80181b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80181b4:	693b      	ldr	r3, [r7, #16]
 80181b6:	2b00      	cmp	r3, #0
 80181b8:	d10b      	bne.n	80181d2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80181ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181be:	f383 8811 	msr	BASEPRI, r3
 80181c2:	f3bf 8f6f 	isb	sy
 80181c6:	f3bf 8f4f 	dsb	sy
 80181ca:	60fb      	str	r3, [r7, #12]
}
 80181cc:	bf00      	nop
 80181ce:	bf00      	nop
 80181d0:	e7fd      	b.n	80181ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80181d2:	693b      	ldr	r3, [r7, #16]
 80181d4:	3318      	adds	r3, #24
 80181d6:	4618      	mov	r0, r3
 80181d8:	f7fe faea 	bl	80167b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80181dc:	4b1d      	ldr	r3, [pc, #116]	@ (8018254 <xTaskRemoveFromEventList+0xb0>)
 80181de:	681b      	ldr	r3, [r3, #0]
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	d11d      	bne.n	8018220 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80181e4:	693b      	ldr	r3, [r7, #16]
 80181e6:	3304      	adds	r3, #4
 80181e8:	4618      	mov	r0, r3
 80181ea:	f7fe fae1 	bl	80167b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80181ee:	693b      	ldr	r3, [r7, #16]
 80181f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80181f2:	4b19      	ldr	r3, [pc, #100]	@ (8018258 <xTaskRemoveFromEventList+0xb4>)
 80181f4:	681b      	ldr	r3, [r3, #0]
 80181f6:	429a      	cmp	r2, r3
 80181f8:	d903      	bls.n	8018202 <xTaskRemoveFromEventList+0x5e>
 80181fa:	693b      	ldr	r3, [r7, #16]
 80181fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80181fe:	4a16      	ldr	r2, [pc, #88]	@ (8018258 <xTaskRemoveFromEventList+0xb4>)
 8018200:	6013      	str	r3, [r2, #0]
 8018202:	693b      	ldr	r3, [r7, #16]
 8018204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018206:	4613      	mov	r3, r2
 8018208:	009b      	lsls	r3, r3, #2
 801820a:	4413      	add	r3, r2
 801820c:	009b      	lsls	r3, r3, #2
 801820e:	4a13      	ldr	r2, [pc, #76]	@ (801825c <xTaskRemoveFromEventList+0xb8>)
 8018210:	441a      	add	r2, r3
 8018212:	693b      	ldr	r3, [r7, #16]
 8018214:	3304      	adds	r3, #4
 8018216:	4619      	mov	r1, r3
 8018218:	4610      	mov	r0, r2
 801821a:	f7fe fa6c 	bl	80166f6 <vListInsertEnd>
 801821e:	e005      	b.n	801822c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8018220:	693b      	ldr	r3, [r7, #16]
 8018222:	3318      	adds	r3, #24
 8018224:	4619      	mov	r1, r3
 8018226:	480e      	ldr	r0, [pc, #56]	@ (8018260 <xTaskRemoveFromEventList+0xbc>)
 8018228:	f7fe fa65 	bl	80166f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801822c:	693b      	ldr	r3, [r7, #16]
 801822e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018230:	4b0c      	ldr	r3, [pc, #48]	@ (8018264 <xTaskRemoveFromEventList+0xc0>)
 8018232:	681b      	ldr	r3, [r3, #0]
 8018234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018236:	429a      	cmp	r2, r3
 8018238:	d905      	bls.n	8018246 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801823a:	2301      	movs	r3, #1
 801823c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801823e:	4b0a      	ldr	r3, [pc, #40]	@ (8018268 <xTaskRemoveFromEventList+0xc4>)
 8018240:	2201      	movs	r2, #1
 8018242:	601a      	str	r2, [r3, #0]
 8018244:	e001      	b.n	801824a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8018246:	2300      	movs	r3, #0
 8018248:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801824a:	697b      	ldr	r3, [r7, #20]
}
 801824c:	4618      	mov	r0, r3
 801824e:	3718      	adds	r7, #24
 8018250:	46bd      	mov	sp, r7
 8018252:	bd80      	pop	{r7, pc}
 8018254:	24003f88 	.word	0x24003f88
 8018258:	24003f68 	.word	0x24003f68
 801825c:	24003a90 	.word	0x24003a90
 8018260:	24003f20 	.word	0x24003f20
 8018264:	24003a8c 	.word	0x24003a8c
 8018268:	24003f74 	.word	0x24003f74

0801826c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801826c:	b480      	push	{r7}
 801826e:	b083      	sub	sp, #12
 8018270:	af00      	add	r7, sp, #0
 8018272:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8018274:	4b06      	ldr	r3, [pc, #24]	@ (8018290 <vTaskInternalSetTimeOutState+0x24>)
 8018276:	681a      	ldr	r2, [r3, #0]
 8018278:	687b      	ldr	r3, [r7, #4]
 801827a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801827c:	4b05      	ldr	r3, [pc, #20]	@ (8018294 <vTaskInternalSetTimeOutState+0x28>)
 801827e:	681a      	ldr	r2, [r3, #0]
 8018280:	687b      	ldr	r3, [r7, #4]
 8018282:	605a      	str	r2, [r3, #4]
}
 8018284:	bf00      	nop
 8018286:	370c      	adds	r7, #12
 8018288:	46bd      	mov	sp, r7
 801828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801828e:	4770      	bx	lr
 8018290:	24003f78 	.word	0x24003f78
 8018294:	24003f64 	.word	0x24003f64

08018298 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8018298:	b580      	push	{r7, lr}
 801829a:	b088      	sub	sp, #32
 801829c:	af00      	add	r7, sp, #0
 801829e:	6078      	str	r0, [r7, #4]
 80182a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d10b      	bne.n	80182c0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80182a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182ac:	f383 8811 	msr	BASEPRI, r3
 80182b0:	f3bf 8f6f 	isb	sy
 80182b4:	f3bf 8f4f 	dsb	sy
 80182b8:	613b      	str	r3, [r7, #16]
}
 80182ba:	bf00      	nop
 80182bc:	bf00      	nop
 80182be:	e7fd      	b.n	80182bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80182c0:	683b      	ldr	r3, [r7, #0]
 80182c2:	2b00      	cmp	r3, #0
 80182c4:	d10b      	bne.n	80182de <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80182c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182ca:	f383 8811 	msr	BASEPRI, r3
 80182ce:	f3bf 8f6f 	isb	sy
 80182d2:	f3bf 8f4f 	dsb	sy
 80182d6:	60fb      	str	r3, [r7, #12]
}
 80182d8:	bf00      	nop
 80182da:	bf00      	nop
 80182dc:	e7fd      	b.n	80182da <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80182de:	f000 ffa3 	bl	8019228 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80182e2:	4b1d      	ldr	r3, [pc, #116]	@ (8018358 <xTaskCheckForTimeOut+0xc0>)
 80182e4:	681b      	ldr	r3, [r3, #0]
 80182e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	685b      	ldr	r3, [r3, #4]
 80182ec:	69ba      	ldr	r2, [r7, #24]
 80182ee:	1ad3      	subs	r3, r2, r3
 80182f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80182f2:	683b      	ldr	r3, [r7, #0]
 80182f4:	681b      	ldr	r3, [r3, #0]
 80182f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80182fa:	d102      	bne.n	8018302 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80182fc:	2300      	movs	r3, #0
 80182fe:	61fb      	str	r3, [r7, #28]
 8018300:	e023      	b.n	801834a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	681a      	ldr	r2, [r3, #0]
 8018306:	4b15      	ldr	r3, [pc, #84]	@ (801835c <xTaskCheckForTimeOut+0xc4>)
 8018308:	681b      	ldr	r3, [r3, #0]
 801830a:	429a      	cmp	r2, r3
 801830c:	d007      	beq.n	801831e <xTaskCheckForTimeOut+0x86>
 801830e:	687b      	ldr	r3, [r7, #4]
 8018310:	685b      	ldr	r3, [r3, #4]
 8018312:	69ba      	ldr	r2, [r7, #24]
 8018314:	429a      	cmp	r2, r3
 8018316:	d302      	bcc.n	801831e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8018318:	2301      	movs	r3, #1
 801831a:	61fb      	str	r3, [r7, #28]
 801831c:	e015      	b.n	801834a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801831e:	683b      	ldr	r3, [r7, #0]
 8018320:	681b      	ldr	r3, [r3, #0]
 8018322:	697a      	ldr	r2, [r7, #20]
 8018324:	429a      	cmp	r2, r3
 8018326:	d20b      	bcs.n	8018340 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8018328:	683b      	ldr	r3, [r7, #0]
 801832a:	681a      	ldr	r2, [r3, #0]
 801832c:	697b      	ldr	r3, [r7, #20]
 801832e:	1ad2      	subs	r2, r2, r3
 8018330:	683b      	ldr	r3, [r7, #0]
 8018332:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8018334:	6878      	ldr	r0, [r7, #4]
 8018336:	f7ff ff99 	bl	801826c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801833a:	2300      	movs	r3, #0
 801833c:	61fb      	str	r3, [r7, #28]
 801833e:	e004      	b.n	801834a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8018340:	683b      	ldr	r3, [r7, #0]
 8018342:	2200      	movs	r2, #0
 8018344:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8018346:	2301      	movs	r3, #1
 8018348:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801834a:	f000 ff9f 	bl	801928c <vPortExitCritical>

	return xReturn;
 801834e:	69fb      	ldr	r3, [r7, #28]
}
 8018350:	4618      	mov	r0, r3
 8018352:	3720      	adds	r7, #32
 8018354:	46bd      	mov	sp, r7
 8018356:	bd80      	pop	{r7, pc}
 8018358:	24003f64 	.word	0x24003f64
 801835c:	24003f78 	.word	0x24003f78

08018360 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018360:	b480      	push	{r7}
 8018362:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8018364:	4b03      	ldr	r3, [pc, #12]	@ (8018374 <vTaskMissedYield+0x14>)
 8018366:	2201      	movs	r2, #1
 8018368:	601a      	str	r2, [r3, #0]
}
 801836a:	bf00      	nop
 801836c:	46bd      	mov	sp, r7
 801836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018372:	4770      	bx	lr
 8018374:	24003f74 	.word	0x24003f74

08018378 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8018378:	b580      	push	{r7, lr}
 801837a:	b082      	sub	sp, #8
 801837c:	af00      	add	r7, sp, #0
 801837e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8018380:	f000 f852 	bl	8018428 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8018384:	4b06      	ldr	r3, [pc, #24]	@ (80183a0 <prvIdleTask+0x28>)
 8018386:	681b      	ldr	r3, [r3, #0]
 8018388:	2b01      	cmp	r3, #1
 801838a:	d9f9      	bls.n	8018380 <prvIdleTask+0x8>
			{
				taskYIELD();
 801838c:	4b05      	ldr	r3, [pc, #20]	@ (80183a4 <prvIdleTask+0x2c>)
 801838e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018392:	601a      	str	r2, [r3, #0]
 8018394:	f3bf 8f4f 	dsb	sy
 8018398:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801839c:	e7f0      	b.n	8018380 <prvIdleTask+0x8>
 801839e:	bf00      	nop
 80183a0:	24003a90 	.word	0x24003a90
 80183a4:	e000ed04 	.word	0xe000ed04

080183a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80183a8:	b580      	push	{r7, lr}
 80183aa:	b082      	sub	sp, #8
 80183ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80183ae:	2300      	movs	r3, #0
 80183b0:	607b      	str	r3, [r7, #4]
 80183b2:	e00c      	b.n	80183ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80183b4:	687a      	ldr	r2, [r7, #4]
 80183b6:	4613      	mov	r3, r2
 80183b8:	009b      	lsls	r3, r3, #2
 80183ba:	4413      	add	r3, r2
 80183bc:	009b      	lsls	r3, r3, #2
 80183be:	4a12      	ldr	r2, [pc, #72]	@ (8018408 <prvInitialiseTaskLists+0x60>)
 80183c0:	4413      	add	r3, r2
 80183c2:	4618      	mov	r0, r3
 80183c4:	f7fe f96a 	bl	801669c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80183c8:	687b      	ldr	r3, [r7, #4]
 80183ca:	3301      	adds	r3, #1
 80183cc:	607b      	str	r3, [r7, #4]
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	2b37      	cmp	r3, #55	@ 0x37
 80183d2:	d9ef      	bls.n	80183b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80183d4:	480d      	ldr	r0, [pc, #52]	@ (801840c <prvInitialiseTaskLists+0x64>)
 80183d6:	f7fe f961 	bl	801669c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80183da:	480d      	ldr	r0, [pc, #52]	@ (8018410 <prvInitialiseTaskLists+0x68>)
 80183dc:	f7fe f95e 	bl	801669c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80183e0:	480c      	ldr	r0, [pc, #48]	@ (8018414 <prvInitialiseTaskLists+0x6c>)
 80183e2:	f7fe f95b 	bl	801669c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80183e6:	480c      	ldr	r0, [pc, #48]	@ (8018418 <prvInitialiseTaskLists+0x70>)
 80183e8:	f7fe f958 	bl	801669c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80183ec:	480b      	ldr	r0, [pc, #44]	@ (801841c <prvInitialiseTaskLists+0x74>)
 80183ee:	f7fe f955 	bl	801669c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80183f2:	4b0b      	ldr	r3, [pc, #44]	@ (8018420 <prvInitialiseTaskLists+0x78>)
 80183f4:	4a05      	ldr	r2, [pc, #20]	@ (801840c <prvInitialiseTaskLists+0x64>)
 80183f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80183f8:	4b0a      	ldr	r3, [pc, #40]	@ (8018424 <prvInitialiseTaskLists+0x7c>)
 80183fa:	4a05      	ldr	r2, [pc, #20]	@ (8018410 <prvInitialiseTaskLists+0x68>)
 80183fc:	601a      	str	r2, [r3, #0]
}
 80183fe:	bf00      	nop
 8018400:	3708      	adds	r7, #8
 8018402:	46bd      	mov	sp, r7
 8018404:	bd80      	pop	{r7, pc}
 8018406:	bf00      	nop
 8018408:	24003a90 	.word	0x24003a90
 801840c:	24003ef0 	.word	0x24003ef0
 8018410:	24003f04 	.word	0x24003f04
 8018414:	24003f20 	.word	0x24003f20
 8018418:	24003f34 	.word	0x24003f34
 801841c:	24003f4c 	.word	0x24003f4c
 8018420:	24003f18 	.word	0x24003f18
 8018424:	24003f1c 	.word	0x24003f1c

08018428 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8018428:	b580      	push	{r7, lr}
 801842a:	b082      	sub	sp, #8
 801842c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801842e:	e019      	b.n	8018464 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8018430:	f000 fefa 	bl	8019228 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018434:	4b10      	ldr	r3, [pc, #64]	@ (8018478 <prvCheckTasksWaitingTermination+0x50>)
 8018436:	68db      	ldr	r3, [r3, #12]
 8018438:	68db      	ldr	r3, [r3, #12]
 801843a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	3304      	adds	r3, #4
 8018440:	4618      	mov	r0, r3
 8018442:	f7fe f9b5 	bl	80167b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8018446:	4b0d      	ldr	r3, [pc, #52]	@ (801847c <prvCheckTasksWaitingTermination+0x54>)
 8018448:	681b      	ldr	r3, [r3, #0]
 801844a:	3b01      	subs	r3, #1
 801844c:	4a0b      	ldr	r2, [pc, #44]	@ (801847c <prvCheckTasksWaitingTermination+0x54>)
 801844e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018450:	4b0b      	ldr	r3, [pc, #44]	@ (8018480 <prvCheckTasksWaitingTermination+0x58>)
 8018452:	681b      	ldr	r3, [r3, #0]
 8018454:	3b01      	subs	r3, #1
 8018456:	4a0a      	ldr	r2, [pc, #40]	@ (8018480 <prvCheckTasksWaitingTermination+0x58>)
 8018458:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801845a:	f000 ff17 	bl	801928c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801845e:	6878      	ldr	r0, [r7, #4]
 8018460:	f000 f810 	bl	8018484 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018464:	4b06      	ldr	r3, [pc, #24]	@ (8018480 <prvCheckTasksWaitingTermination+0x58>)
 8018466:	681b      	ldr	r3, [r3, #0]
 8018468:	2b00      	cmp	r3, #0
 801846a:	d1e1      	bne.n	8018430 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801846c:	bf00      	nop
 801846e:	bf00      	nop
 8018470:	3708      	adds	r7, #8
 8018472:	46bd      	mov	sp, r7
 8018474:	bd80      	pop	{r7, pc}
 8018476:	bf00      	nop
 8018478:	24003f34 	.word	0x24003f34
 801847c:	24003f60 	.word	0x24003f60
 8018480:	24003f48 	.word	0x24003f48

08018484 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8018484:	b580      	push	{r7, lr}
 8018486:	b084      	sub	sp, #16
 8018488:	af00      	add	r7, sp, #0
 801848a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	3358      	adds	r3, #88	@ 0x58
 8018490:	4618      	mov	r0, r3
 8018492:	f002 fc4d 	bl	801ad30 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 801849c:	2b00      	cmp	r3, #0
 801849e:	d108      	bne.n	80184b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80184a4:	4618      	mov	r0, r3
 80184a6:	f001 f8af 	bl	8019608 <vPortFree>
				vPortFree( pxTCB );
 80184aa:	6878      	ldr	r0, [r7, #4]
 80184ac:	f001 f8ac 	bl	8019608 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80184b0:	e019      	b.n	80184e6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80184b8:	2b01      	cmp	r3, #1
 80184ba:	d103      	bne.n	80184c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80184bc:	6878      	ldr	r0, [r7, #4]
 80184be:	f001 f8a3 	bl	8019608 <vPortFree>
	}
 80184c2:	e010      	b.n	80184e6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80184ca:	2b02      	cmp	r3, #2
 80184cc:	d00b      	beq.n	80184e6 <prvDeleteTCB+0x62>
	__asm volatile
 80184ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80184d2:	f383 8811 	msr	BASEPRI, r3
 80184d6:	f3bf 8f6f 	isb	sy
 80184da:	f3bf 8f4f 	dsb	sy
 80184de:	60fb      	str	r3, [r7, #12]
}
 80184e0:	bf00      	nop
 80184e2:	bf00      	nop
 80184e4:	e7fd      	b.n	80184e2 <prvDeleteTCB+0x5e>
	}
 80184e6:	bf00      	nop
 80184e8:	3710      	adds	r7, #16
 80184ea:	46bd      	mov	sp, r7
 80184ec:	bd80      	pop	{r7, pc}
	...

080184f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80184f0:	b480      	push	{r7}
 80184f2:	b083      	sub	sp, #12
 80184f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80184f6:	4b0c      	ldr	r3, [pc, #48]	@ (8018528 <prvResetNextTaskUnblockTime+0x38>)
 80184f8:	681b      	ldr	r3, [r3, #0]
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	2b00      	cmp	r3, #0
 80184fe:	d104      	bne.n	801850a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8018500:	4b0a      	ldr	r3, [pc, #40]	@ (801852c <prvResetNextTaskUnblockTime+0x3c>)
 8018502:	f04f 32ff 	mov.w	r2, #4294967295
 8018506:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8018508:	e008      	b.n	801851c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801850a:	4b07      	ldr	r3, [pc, #28]	@ (8018528 <prvResetNextTaskUnblockTime+0x38>)
 801850c:	681b      	ldr	r3, [r3, #0]
 801850e:	68db      	ldr	r3, [r3, #12]
 8018510:	68db      	ldr	r3, [r3, #12]
 8018512:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8018514:	687b      	ldr	r3, [r7, #4]
 8018516:	685b      	ldr	r3, [r3, #4]
 8018518:	4a04      	ldr	r2, [pc, #16]	@ (801852c <prvResetNextTaskUnblockTime+0x3c>)
 801851a:	6013      	str	r3, [r2, #0]
}
 801851c:	bf00      	nop
 801851e:	370c      	adds	r7, #12
 8018520:	46bd      	mov	sp, r7
 8018522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018526:	4770      	bx	lr
 8018528:	24003f18 	.word	0x24003f18
 801852c:	24003f80 	.word	0x24003f80

08018530 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8018530:	b480      	push	{r7}
 8018532:	b083      	sub	sp, #12
 8018534:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8018536:	4b05      	ldr	r3, [pc, #20]	@ (801854c <xTaskGetCurrentTaskHandle+0x1c>)
 8018538:	681b      	ldr	r3, [r3, #0]
 801853a:	607b      	str	r3, [r7, #4]

		return xReturn;
 801853c:	687b      	ldr	r3, [r7, #4]
	}
 801853e:	4618      	mov	r0, r3
 8018540:	370c      	adds	r7, #12
 8018542:	46bd      	mov	sp, r7
 8018544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018548:	4770      	bx	lr
 801854a:	bf00      	nop
 801854c:	24003a8c 	.word	0x24003a8c

08018550 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018550:	b480      	push	{r7}
 8018552:	b083      	sub	sp, #12
 8018554:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8018556:	4b0b      	ldr	r3, [pc, #44]	@ (8018584 <xTaskGetSchedulerState+0x34>)
 8018558:	681b      	ldr	r3, [r3, #0]
 801855a:	2b00      	cmp	r3, #0
 801855c:	d102      	bne.n	8018564 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801855e:	2301      	movs	r3, #1
 8018560:	607b      	str	r3, [r7, #4]
 8018562:	e008      	b.n	8018576 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018564:	4b08      	ldr	r3, [pc, #32]	@ (8018588 <xTaskGetSchedulerState+0x38>)
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	2b00      	cmp	r3, #0
 801856a:	d102      	bne.n	8018572 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801856c:	2302      	movs	r3, #2
 801856e:	607b      	str	r3, [r7, #4]
 8018570:	e001      	b.n	8018576 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8018572:	2300      	movs	r3, #0
 8018574:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8018576:	687b      	ldr	r3, [r7, #4]
	}
 8018578:	4618      	mov	r0, r3
 801857a:	370c      	adds	r7, #12
 801857c:	46bd      	mov	sp, r7
 801857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018582:	4770      	bx	lr
 8018584:	24003f6c 	.word	0x24003f6c
 8018588:	24003f88 	.word	0x24003f88

0801858c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801858c:	b580      	push	{r7, lr}
 801858e:	b084      	sub	sp, #16
 8018590:	af00      	add	r7, sp, #0
 8018592:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8018598:	2300      	movs	r3, #0
 801859a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d051      	beq.n	8018646 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80185a2:	68bb      	ldr	r3, [r7, #8]
 80185a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185a6:	4b2a      	ldr	r3, [pc, #168]	@ (8018650 <xTaskPriorityInherit+0xc4>)
 80185a8:	681b      	ldr	r3, [r3, #0]
 80185aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80185ac:	429a      	cmp	r2, r3
 80185ae:	d241      	bcs.n	8018634 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80185b0:	68bb      	ldr	r3, [r7, #8]
 80185b2:	699b      	ldr	r3, [r3, #24]
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	db06      	blt.n	80185c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80185b8:	4b25      	ldr	r3, [pc, #148]	@ (8018650 <xTaskPriorityInherit+0xc4>)
 80185ba:	681b      	ldr	r3, [r3, #0]
 80185bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80185be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80185c2:	68bb      	ldr	r3, [r7, #8]
 80185c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80185c6:	68bb      	ldr	r3, [r7, #8]
 80185c8:	6959      	ldr	r1, [r3, #20]
 80185ca:	68bb      	ldr	r3, [r7, #8]
 80185cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185ce:	4613      	mov	r3, r2
 80185d0:	009b      	lsls	r3, r3, #2
 80185d2:	4413      	add	r3, r2
 80185d4:	009b      	lsls	r3, r3, #2
 80185d6:	4a1f      	ldr	r2, [pc, #124]	@ (8018654 <xTaskPriorityInherit+0xc8>)
 80185d8:	4413      	add	r3, r2
 80185da:	4299      	cmp	r1, r3
 80185dc:	d122      	bne.n	8018624 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80185de:	68bb      	ldr	r3, [r7, #8]
 80185e0:	3304      	adds	r3, #4
 80185e2:	4618      	mov	r0, r3
 80185e4:	f7fe f8e4 	bl	80167b0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80185e8:	4b19      	ldr	r3, [pc, #100]	@ (8018650 <xTaskPriorityInherit+0xc4>)
 80185ea:	681b      	ldr	r3, [r3, #0]
 80185ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185ee:	68bb      	ldr	r3, [r7, #8]
 80185f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80185f2:	68bb      	ldr	r3, [r7, #8]
 80185f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185f6:	4b18      	ldr	r3, [pc, #96]	@ (8018658 <xTaskPriorityInherit+0xcc>)
 80185f8:	681b      	ldr	r3, [r3, #0]
 80185fa:	429a      	cmp	r2, r3
 80185fc:	d903      	bls.n	8018606 <xTaskPriorityInherit+0x7a>
 80185fe:	68bb      	ldr	r3, [r7, #8]
 8018600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018602:	4a15      	ldr	r2, [pc, #84]	@ (8018658 <xTaskPriorityInherit+0xcc>)
 8018604:	6013      	str	r3, [r2, #0]
 8018606:	68bb      	ldr	r3, [r7, #8]
 8018608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801860a:	4613      	mov	r3, r2
 801860c:	009b      	lsls	r3, r3, #2
 801860e:	4413      	add	r3, r2
 8018610:	009b      	lsls	r3, r3, #2
 8018612:	4a10      	ldr	r2, [pc, #64]	@ (8018654 <xTaskPriorityInherit+0xc8>)
 8018614:	441a      	add	r2, r3
 8018616:	68bb      	ldr	r3, [r7, #8]
 8018618:	3304      	adds	r3, #4
 801861a:	4619      	mov	r1, r3
 801861c:	4610      	mov	r0, r2
 801861e:	f7fe f86a 	bl	80166f6 <vListInsertEnd>
 8018622:	e004      	b.n	801862e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018624:	4b0a      	ldr	r3, [pc, #40]	@ (8018650 <xTaskPriorityInherit+0xc4>)
 8018626:	681b      	ldr	r3, [r3, #0]
 8018628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801862a:	68bb      	ldr	r3, [r7, #8]
 801862c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801862e:	2301      	movs	r3, #1
 8018630:	60fb      	str	r3, [r7, #12]
 8018632:	e008      	b.n	8018646 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8018634:	68bb      	ldr	r3, [r7, #8]
 8018636:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018638:	4b05      	ldr	r3, [pc, #20]	@ (8018650 <xTaskPriorityInherit+0xc4>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801863e:	429a      	cmp	r2, r3
 8018640:	d201      	bcs.n	8018646 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8018642:	2301      	movs	r3, #1
 8018644:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018646:	68fb      	ldr	r3, [r7, #12]
	}
 8018648:	4618      	mov	r0, r3
 801864a:	3710      	adds	r7, #16
 801864c:	46bd      	mov	sp, r7
 801864e:	bd80      	pop	{r7, pc}
 8018650:	24003a8c 	.word	0x24003a8c
 8018654:	24003a90 	.word	0x24003a90
 8018658:	24003f68 	.word	0x24003f68

0801865c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801865c:	b580      	push	{r7, lr}
 801865e:	b086      	sub	sp, #24
 8018660:	af00      	add	r7, sp, #0
 8018662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8018664:	687b      	ldr	r3, [r7, #4]
 8018666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8018668:	2300      	movs	r3, #0
 801866a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801866c:	687b      	ldr	r3, [r7, #4]
 801866e:	2b00      	cmp	r3, #0
 8018670:	d058      	beq.n	8018724 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8018672:	4b2f      	ldr	r3, [pc, #188]	@ (8018730 <xTaskPriorityDisinherit+0xd4>)
 8018674:	681b      	ldr	r3, [r3, #0]
 8018676:	693a      	ldr	r2, [r7, #16]
 8018678:	429a      	cmp	r2, r3
 801867a:	d00b      	beq.n	8018694 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801867c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018680:	f383 8811 	msr	BASEPRI, r3
 8018684:	f3bf 8f6f 	isb	sy
 8018688:	f3bf 8f4f 	dsb	sy
 801868c:	60fb      	str	r3, [r7, #12]
}
 801868e:	bf00      	nop
 8018690:	bf00      	nop
 8018692:	e7fd      	b.n	8018690 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8018694:	693b      	ldr	r3, [r7, #16]
 8018696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018698:	2b00      	cmp	r3, #0
 801869a:	d10b      	bne.n	80186b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801869c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80186a0:	f383 8811 	msr	BASEPRI, r3
 80186a4:	f3bf 8f6f 	isb	sy
 80186a8:	f3bf 8f4f 	dsb	sy
 80186ac:	60bb      	str	r3, [r7, #8]
}
 80186ae:	bf00      	nop
 80186b0:	bf00      	nop
 80186b2:	e7fd      	b.n	80186b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80186b4:	693b      	ldr	r3, [r7, #16]
 80186b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80186b8:	1e5a      	subs	r2, r3, #1
 80186ba:	693b      	ldr	r3, [r7, #16]
 80186bc:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80186be:	693b      	ldr	r3, [r7, #16]
 80186c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186c2:	693b      	ldr	r3, [r7, #16]
 80186c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80186c6:	429a      	cmp	r2, r3
 80186c8:	d02c      	beq.n	8018724 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80186ca:	693b      	ldr	r3, [r7, #16]
 80186cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80186ce:	2b00      	cmp	r3, #0
 80186d0:	d128      	bne.n	8018724 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80186d2:	693b      	ldr	r3, [r7, #16]
 80186d4:	3304      	adds	r3, #4
 80186d6:	4618      	mov	r0, r3
 80186d8:	f7fe f86a 	bl	80167b0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80186dc:	693b      	ldr	r3, [r7, #16]
 80186de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80186e0:	693b      	ldr	r3, [r7, #16]
 80186e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80186e4:	693b      	ldr	r3, [r7, #16]
 80186e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80186e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80186ec:	693b      	ldr	r3, [r7, #16]
 80186ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80186f0:	693b      	ldr	r3, [r7, #16]
 80186f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186f4:	4b0f      	ldr	r3, [pc, #60]	@ (8018734 <xTaskPriorityDisinherit+0xd8>)
 80186f6:	681b      	ldr	r3, [r3, #0]
 80186f8:	429a      	cmp	r2, r3
 80186fa:	d903      	bls.n	8018704 <xTaskPriorityDisinherit+0xa8>
 80186fc:	693b      	ldr	r3, [r7, #16]
 80186fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018700:	4a0c      	ldr	r2, [pc, #48]	@ (8018734 <xTaskPriorityDisinherit+0xd8>)
 8018702:	6013      	str	r3, [r2, #0]
 8018704:	693b      	ldr	r3, [r7, #16]
 8018706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018708:	4613      	mov	r3, r2
 801870a:	009b      	lsls	r3, r3, #2
 801870c:	4413      	add	r3, r2
 801870e:	009b      	lsls	r3, r3, #2
 8018710:	4a09      	ldr	r2, [pc, #36]	@ (8018738 <xTaskPriorityDisinherit+0xdc>)
 8018712:	441a      	add	r2, r3
 8018714:	693b      	ldr	r3, [r7, #16]
 8018716:	3304      	adds	r3, #4
 8018718:	4619      	mov	r1, r3
 801871a:	4610      	mov	r0, r2
 801871c:	f7fd ffeb 	bl	80166f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8018720:	2301      	movs	r3, #1
 8018722:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018724:	697b      	ldr	r3, [r7, #20]
	}
 8018726:	4618      	mov	r0, r3
 8018728:	3718      	adds	r7, #24
 801872a:	46bd      	mov	sp, r7
 801872c:	bd80      	pop	{r7, pc}
 801872e:	bf00      	nop
 8018730:	24003a8c 	.word	0x24003a8c
 8018734:	24003f68 	.word	0x24003f68
 8018738:	24003a90 	.word	0x24003a90

0801873c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801873c:	b580      	push	{r7, lr}
 801873e:	b088      	sub	sp, #32
 8018740:	af00      	add	r7, sp, #0
 8018742:	6078      	str	r0, [r7, #4]
 8018744:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8018746:	687b      	ldr	r3, [r7, #4]
 8018748:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801874a:	2301      	movs	r3, #1
 801874c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801874e:	687b      	ldr	r3, [r7, #4]
 8018750:	2b00      	cmp	r3, #0
 8018752:	d06c      	beq.n	801882e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8018754:	69bb      	ldr	r3, [r7, #24]
 8018756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018758:	2b00      	cmp	r3, #0
 801875a:	d10b      	bne.n	8018774 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801875c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018760:	f383 8811 	msr	BASEPRI, r3
 8018764:	f3bf 8f6f 	isb	sy
 8018768:	f3bf 8f4f 	dsb	sy
 801876c:	60fb      	str	r3, [r7, #12]
}
 801876e:	bf00      	nop
 8018770:	bf00      	nop
 8018772:	e7fd      	b.n	8018770 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8018774:	69bb      	ldr	r3, [r7, #24]
 8018776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018778:	683a      	ldr	r2, [r7, #0]
 801877a:	429a      	cmp	r2, r3
 801877c:	d902      	bls.n	8018784 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801877e:	683b      	ldr	r3, [r7, #0]
 8018780:	61fb      	str	r3, [r7, #28]
 8018782:	e002      	b.n	801878a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8018784:	69bb      	ldr	r3, [r7, #24]
 8018786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018788:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801878a:	69bb      	ldr	r3, [r7, #24]
 801878c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801878e:	69fa      	ldr	r2, [r7, #28]
 8018790:	429a      	cmp	r2, r3
 8018792:	d04c      	beq.n	801882e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8018794:	69bb      	ldr	r3, [r7, #24]
 8018796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018798:	697a      	ldr	r2, [r7, #20]
 801879a:	429a      	cmp	r2, r3
 801879c:	d147      	bne.n	801882e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801879e:	4b26      	ldr	r3, [pc, #152]	@ (8018838 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80187a0:	681b      	ldr	r3, [r3, #0]
 80187a2:	69ba      	ldr	r2, [r7, #24]
 80187a4:	429a      	cmp	r2, r3
 80187a6:	d10b      	bne.n	80187c0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80187a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80187ac:	f383 8811 	msr	BASEPRI, r3
 80187b0:	f3bf 8f6f 	isb	sy
 80187b4:	f3bf 8f4f 	dsb	sy
 80187b8:	60bb      	str	r3, [r7, #8]
}
 80187ba:	bf00      	nop
 80187bc:	bf00      	nop
 80187be:	e7fd      	b.n	80187bc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80187c0:	69bb      	ldr	r3, [r7, #24]
 80187c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80187c4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80187c6:	69bb      	ldr	r3, [r7, #24]
 80187c8:	69fa      	ldr	r2, [r7, #28]
 80187ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80187cc:	69bb      	ldr	r3, [r7, #24]
 80187ce:	699b      	ldr	r3, [r3, #24]
 80187d0:	2b00      	cmp	r3, #0
 80187d2:	db04      	blt.n	80187de <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80187d4:	69fb      	ldr	r3, [r7, #28]
 80187d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80187da:	69bb      	ldr	r3, [r7, #24]
 80187dc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80187de:	69bb      	ldr	r3, [r7, #24]
 80187e0:	6959      	ldr	r1, [r3, #20]
 80187e2:	693a      	ldr	r2, [r7, #16]
 80187e4:	4613      	mov	r3, r2
 80187e6:	009b      	lsls	r3, r3, #2
 80187e8:	4413      	add	r3, r2
 80187ea:	009b      	lsls	r3, r3, #2
 80187ec:	4a13      	ldr	r2, [pc, #76]	@ (801883c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80187ee:	4413      	add	r3, r2
 80187f0:	4299      	cmp	r1, r3
 80187f2:	d11c      	bne.n	801882e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80187f4:	69bb      	ldr	r3, [r7, #24]
 80187f6:	3304      	adds	r3, #4
 80187f8:	4618      	mov	r0, r3
 80187fa:	f7fd ffd9 	bl	80167b0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80187fe:	69bb      	ldr	r3, [r7, #24]
 8018800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018802:	4b0f      	ldr	r3, [pc, #60]	@ (8018840 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8018804:	681b      	ldr	r3, [r3, #0]
 8018806:	429a      	cmp	r2, r3
 8018808:	d903      	bls.n	8018812 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801880a:	69bb      	ldr	r3, [r7, #24]
 801880c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801880e:	4a0c      	ldr	r2, [pc, #48]	@ (8018840 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8018810:	6013      	str	r3, [r2, #0]
 8018812:	69bb      	ldr	r3, [r7, #24]
 8018814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018816:	4613      	mov	r3, r2
 8018818:	009b      	lsls	r3, r3, #2
 801881a:	4413      	add	r3, r2
 801881c:	009b      	lsls	r3, r3, #2
 801881e:	4a07      	ldr	r2, [pc, #28]	@ (801883c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018820:	441a      	add	r2, r3
 8018822:	69bb      	ldr	r3, [r7, #24]
 8018824:	3304      	adds	r3, #4
 8018826:	4619      	mov	r1, r3
 8018828:	4610      	mov	r0, r2
 801882a:	f7fd ff64 	bl	80166f6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801882e:	bf00      	nop
 8018830:	3720      	adds	r7, #32
 8018832:	46bd      	mov	sp, r7
 8018834:	bd80      	pop	{r7, pc}
 8018836:	bf00      	nop
 8018838:	24003a8c 	.word	0x24003a8c
 801883c:	24003a90 	.word	0x24003a90
 8018840:	24003f68 	.word	0x24003f68

08018844 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8018844:	b480      	push	{r7}
 8018846:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8018848:	4b07      	ldr	r3, [pc, #28]	@ (8018868 <pvTaskIncrementMutexHeldCount+0x24>)
 801884a:	681b      	ldr	r3, [r3, #0]
 801884c:	2b00      	cmp	r3, #0
 801884e:	d004      	beq.n	801885a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8018850:	4b05      	ldr	r3, [pc, #20]	@ (8018868 <pvTaskIncrementMutexHeldCount+0x24>)
 8018852:	681b      	ldr	r3, [r3, #0]
 8018854:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018856:	3201      	adds	r2, #1
 8018858:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 801885a:	4b03      	ldr	r3, [pc, #12]	@ (8018868 <pvTaskIncrementMutexHeldCount+0x24>)
 801885c:	681b      	ldr	r3, [r3, #0]
	}
 801885e:	4618      	mov	r0, r3
 8018860:	46bd      	mov	sp, r7
 8018862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018866:	4770      	bx	lr
 8018868:	24003a8c 	.word	0x24003a8c

0801886c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801886c:	b580      	push	{r7, lr}
 801886e:	b084      	sub	sp, #16
 8018870:	af00      	add	r7, sp, #0
 8018872:	6078      	str	r0, [r7, #4]
 8018874:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8018876:	4b21      	ldr	r3, [pc, #132]	@ (80188fc <prvAddCurrentTaskToDelayedList+0x90>)
 8018878:	681b      	ldr	r3, [r3, #0]
 801887a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801887c:	4b20      	ldr	r3, [pc, #128]	@ (8018900 <prvAddCurrentTaskToDelayedList+0x94>)
 801887e:	681b      	ldr	r3, [r3, #0]
 8018880:	3304      	adds	r3, #4
 8018882:	4618      	mov	r0, r3
 8018884:	f7fd ff94 	bl	80167b0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8018888:	687b      	ldr	r3, [r7, #4]
 801888a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801888e:	d10a      	bne.n	80188a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8018890:	683b      	ldr	r3, [r7, #0]
 8018892:	2b00      	cmp	r3, #0
 8018894:	d007      	beq.n	80188a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018896:	4b1a      	ldr	r3, [pc, #104]	@ (8018900 <prvAddCurrentTaskToDelayedList+0x94>)
 8018898:	681b      	ldr	r3, [r3, #0]
 801889a:	3304      	adds	r3, #4
 801889c:	4619      	mov	r1, r3
 801889e:	4819      	ldr	r0, [pc, #100]	@ (8018904 <prvAddCurrentTaskToDelayedList+0x98>)
 80188a0:	f7fd ff29 	bl	80166f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80188a4:	e026      	b.n	80188f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80188a6:	68fa      	ldr	r2, [r7, #12]
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	4413      	add	r3, r2
 80188ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80188ae:	4b14      	ldr	r3, [pc, #80]	@ (8018900 <prvAddCurrentTaskToDelayedList+0x94>)
 80188b0:	681b      	ldr	r3, [r3, #0]
 80188b2:	68ba      	ldr	r2, [r7, #8]
 80188b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80188b6:	68ba      	ldr	r2, [r7, #8]
 80188b8:	68fb      	ldr	r3, [r7, #12]
 80188ba:	429a      	cmp	r2, r3
 80188bc:	d209      	bcs.n	80188d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80188be:	4b12      	ldr	r3, [pc, #72]	@ (8018908 <prvAddCurrentTaskToDelayedList+0x9c>)
 80188c0:	681a      	ldr	r2, [r3, #0]
 80188c2:	4b0f      	ldr	r3, [pc, #60]	@ (8018900 <prvAddCurrentTaskToDelayedList+0x94>)
 80188c4:	681b      	ldr	r3, [r3, #0]
 80188c6:	3304      	adds	r3, #4
 80188c8:	4619      	mov	r1, r3
 80188ca:	4610      	mov	r0, r2
 80188cc:	f7fd ff37 	bl	801673e <vListInsert>
}
 80188d0:	e010      	b.n	80188f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80188d2:	4b0e      	ldr	r3, [pc, #56]	@ (801890c <prvAddCurrentTaskToDelayedList+0xa0>)
 80188d4:	681a      	ldr	r2, [r3, #0]
 80188d6:	4b0a      	ldr	r3, [pc, #40]	@ (8018900 <prvAddCurrentTaskToDelayedList+0x94>)
 80188d8:	681b      	ldr	r3, [r3, #0]
 80188da:	3304      	adds	r3, #4
 80188dc:	4619      	mov	r1, r3
 80188de:	4610      	mov	r0, r2
 80188e0:	f7fd ff2d 	bl	801673e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80188e4:	4b0a      	ldr	r3, [pc, #40]	@ (8018910 <prvAddCurrentTaskToDelayedList+0xa4>)
 80188e6:	681b      	ldr	r3, [r3, #0]
 80188e8:	68ba      	ldr	r2, [r7, #8]
 80188ea:	429a      	cmp	r2, r3
 80188ec:	d202      	bcs.n	80188f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80188ee:	4a08      	ldr	r2, [pc, #32]	@ (8018910 <prvAddCurrentTaskToDelayedList+0xa4>)
 80188f0:	68bb      	ldr	r3, [r7, #8]
 80188f2:	6013      	str	r3, [r2, #0]
}
 80188f4:	bf00      	nop
 80188f6:	3710      	adds	r7, #16
 80188f8:	46bd      	mov	sp, r7
 80188fa:	bd80      	pop	{r7, pc}
 80188fc:	24003f64 	.word	0x24003f64
 8018900:	24003a8c 	.word	0x24003a8c
 8018904:	24003f4c 	.word	0x24003f4c
 8018908:	24003f1c 	.word	0x24003f1c
 801890c:	24003f18 	.word	0x24003f18
 8018910:	24003f80 	.word	0x24003f80

08018914 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8018914:	b580      	push	{r7, lr}
 8018916:	b08a      	sub	sp, #40	@ 0x28
 8018918:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801891a:	2300      	movs	r3, #0
 801891c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801891e:	f000 fb13 	bl	8018f48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8018922:	4b1d      	ldr	r3, [pc, #116]	@ (8018998 <xTimerCreateTimerTask+0x84>)
 8018924:	681b      	ldr	r3, [r3, #0]
 8018926:	2b00      	cmp	r3, #0
 8018928:	d021      	beq.n	801896e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801892a:	2300      	movs	r3, #0
 801892c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801892e:	2300      	movs	r3, #0
 8018930:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8018932:	1d3a      	adds	r2, r7, #4
 8018934:	f107 0108 	add.w	r1, r7, #8
 8018938:	f107 030c 	add.w	r3, r7, #12
 801893c:	4618      	mov	r0, r3
 801893e:	f7fd fe93 	bl	8016668 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8018942:	6879      	ldr	r1, [r7, #4]
 8018944:	68bb      	ldr	r3, [r7, #8]
 8018946:	68fa      	ldr	r2, [r7, #12]
 8018948:	9202      	str	r2, [sp, #8]
 801894a:	9301      	str	r3, [sp, #4]
 801894c:	2302      	movs	r3, #2
 801894e:	9300      	str	r3, [sp, #0]
 8018950:	2300      	movs	r3, #0
 8018952:	460a      	mov	r2, r1
 8018954:	4911      	ldr	r1, [pc, #68]	@ (801899c <xTimerCreateTimerTask+0x88>)
 8018956:	4812      	ldr	r0, [pc, #72]	@ (80189a0 <xTimerCreateTimerTask+0x8c>)
 8018958:	f7fe feec 	bl	8017734 <xTaskCreateStatic>
 801895c:	4603      	mov	r3, r0
 801895e:	4a11      	ldr	r2, [pc, #68]	@ (80189a4 <xTimerCreateTimerTask+0x90>)
 8018960:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8018962:	4b10      	ldr	r3, [pc, #64]	@ (80189a4 <xTimerCreateTimerTask+0x90>)
 8018964:	681b      	ldr	r3, [r3, #0]
 8018966:	2b00      	cmp	r3, #0
 8018968:	d001      	beq.n	801896e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801896a:	2301      	movs	r3, #1
 801896c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801896e:	697b      	ldr	r3, [r7, #20]
 8018970:	2b00      	cmp	r3, #0
 8018972:	d10b      	bne.n	801898c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8018974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018978:	f383 8811 	msr	BASEPRI, r3
 801897c:	f3bf 8f6f 	isb	sy
 8018980:	f3bf 8f4f 	dsb	sy
 8018984:	613b      	str	r3, [r7, #16]
}
 8018986:	bf00      	nop
 8018988:	bf00      	nop
 801898a:	e7fd      	b.n	8018988 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801898c:	697b      	ldr	r3, [r7, #20]
}
 801898e:	4618      	mov	r0, r3
 8018990:	3718      	adds	r7, #24
 8018992:	46bd      	mov	sp, r7
 8018994:	bd80      	pop	{r7, pc}
 8018996:	bf00      	nop
 8018998:	24003fbc 	.word	0x24003fbc
 801899c:	0801f16c 	.word	0x0801f16c
 80189a0:	08018ae1 	.word	0x08018ae1
 80189a4:	24003fc0 	.word	0x24003fc0

080189a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80189a8:	b580      	push	{r7, lr}
 80189aa:	b08a      	sub	sp, #40	@ 0x28
 80189ac:	af00      	add	r7, sp, #0
 80189ae:	60f8      	str	r0, [r7, #12]
 80189b0:	60b9      	str	r1, [r7, #8]
 80189b2:	607a      	str	r2, [r7, #4]
 80189b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80189b6:	2300      	movs	r3, #0
 80189b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80189ba:	68fb      	ldr	r3, [r7, #12]
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d10b      	bne.n	80189d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80189c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80189c4:	f383 8811 	msr	BASEPRI, r3
 80189c8:	f3bf 8f6f 	isb	sy
 80189cc:	f3bf 8f4f 	dsb	sy
 80189d0:	623b      	str	r3, [r7, #32]
}
 80189d2:	bf00      	nop
 80189d4:	bf00      	nop
 80189d6:	e7fd      	b.n	80189d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80189d8:	4b19      	ldr	r3, [pc, #100]	@ (8018a40 <xTimerGenericCommand+0x98>)
 80189da:	681b      	ldr	r3, [r3, #0]
 80189dc:	2b00      	cmp	r3, #0
 80189de:	d02a      	beq.n	8018a36 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80189e0:	68bb      	ldr	r3, [r7, #8]
 80189e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80189e8:	68fb      	ldr	r3, [r7, #12]
 80189ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80189ec:	68bb      	ldr	r3, [r7, #8]
 80189ee:	2b05      	cmp	r3, #5
 80189f0:	dc18      	bgt.n	8018a24 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80189f2:	f7ff fdad 	bl	8018550 <xTaskGetSchedulerState>
 80189f6:	4603      	mov	r3, r0
 80189f8:	2b02      	cmp	r3, #2
 80189fa:	d109      	bne.n	8018a10 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80189fc:	4b10      	ldr	r3, [pc, #64]	@ (8018a40 <xTimerGenericCommand+0x98>)
 80189fe:	6818      	ldr	r0, [r3, #0]
 8018a00:	f107 0110 	add.w	r1, r7, #16
 8018a04:	2300      	movs	r3, #0
 8018a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018a08:	f7fe f8fa 	bl	8016c00 <xQueueGenericSend>
 8018a0c:	6278      	str	r0, [r7, #36]	@ 0x24
 8018a0e:	e012      	b.n	8018a36 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8018a10:	4b0b      	ldr	r3, [pc, #44]	@ (8018a40 <xTimerGenericCommand+0x98>)
 8018a12:	6818      	ldr	r0, [r3, #0]
 8018a14:	f107 0110 	add.w	r1, r7, #16
 8018a18:	2300      	movs	r3, #0
 8018a1a:	2200      	movs	r2, #0
 8018a1c:	f7fe f8f0 	bl	8016c00 <xQueueGenericSend>
 8018a20:	6278      	str	r0, [r7, #36]	@ 0x24
 8018a22:	e008      	b.n	8018a36 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8018a24:	4b06      	ldr	r3, [pc, #24]	@ (8018a40 <xTimerGenericCommand+0x98>)
 8018a26:	6818      	ldr	r0, [r3, #0]
 8018a28:	f107 0110 	add.w	r1, r7, #16
 8018a2c:	2300      	movs	r3, #0
 8018a2e:	683a      	ldr	r2, [r7, #0]
 8018a30:	f7fe f9e8 	bl	8016e04 <xQueueGenericSendFromISR>
 8018a34:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8018a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018a38:	4618      	mov	r0, r3
 8018a3a:	3728      	adds	r7, #40	@ 0x28
 8018a3c:	46bd      	mov	sp, r7
 8018a3e:	bd80      	pop	{r7, pc}
 8018a40:	24003fbc 	.word	0x24003fbc

08018a44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8018a44:	b580      	push	{r7, lr}
 8018a46:	b088      	sub	sp, #32
 8018a48:	af02      	add	r7, sp, #8
 8018a4a:	6078      	str	r0, [r7, #4]
 8018a4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018a4e:	4b23      	ldr	r3, [pc, #140]	@ (8018adc <prvProcessExpiredTimer+0x98>)
 8018a50:	681b      	ldr	r3, [r3, #0]
 8018a52:	68db      	ldr	r3, [r3, #12]
 8018a54:	68db      	ldr	r3, [r3, #12]
 8018a56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018a58:	697b      	ldr	r3, [r7, #20]
 8018a5a:	3304      	adds	r3, #4
 8018a5c:	4618      	mov	r0, r3
 8018a5e:	f7fd fea7 	bl	80167b0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018a62:	697b      	ldr	r3, [r7, #20]
 8018a64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018a68:	f003 0304 	and.w	r3, r3, #4
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	d023      	beq.n	8018ab8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8018a70:	697b      	ldr	r3, [r7, #20]
 8018a72:	699a      	ldr	r2, [r3, #24]
 8018a74:	687b      	ldr	r3, [r7, #4]
 8018a76:	18d1      	adds	r1, r2, r3
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	683a      	ldr	r2, [r7, #0]
 8018a7c:	6978      	ldr	r0, [r7, #20]
 8018a7e:	f000 f8d5 	bl	8018c2c <prvInsertTimerInActiveList>
 8018a82:	4603      	mov	r3, r0
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d020      	beq.n	8018aca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018a88:	2300      	movs	r3, #0
 8018a8a:	9300      	str	r3, [sp, #0]
 8018a8c:	2300      	movs	r3, #0
 8018a8e:	687a      	ldr	r2, [r7, #4]
 8018a90:	2100      	movs	r1, #0
 8018a92:	6978      	ldr	r0, [r7, #20]
 8018a94:	f7ff ff88 	bl	80189a8 <xTimerGenericCommand>
 8018a98:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8018a9a:	693b      	ldr	r3, [r7, #16]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d114      	bne.n	8018aca <prvProcessExpiredTimer+0x86>
	__asm volatile
 8018aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018aa4:	f383 8811 	msr	BASEPRI, r3
 8018aa8:	f3bf 8f6f 	isb	sy
 8018aac:	f3bf 8f4f 	dsb	sy
 8018ab0:	60fb      	str	r3, [r7, #12]
}
 8018ab2:	bf00      	nop
 8018ab4:	bf00      	nop
 8018ab6:	e7fd      	b.n	8018ab4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018ab8:	697b      	ldr	r3, [r7, #20]
 8018aba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018abe:	f023 0301 	bic.w	r3, r3, #1
 8018ac2:	b2da      	uxtb	r2, r3
 8018ac4:	697b      	ldr	r3, [r7, #20]
 8018ac6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018aca:	697b      	ldr	r3, [r7, #20]
 8018acc:	6a1b      	ldr	r3, [r3, #32]
 8018ace:	6978      	ldr	r0, [r7, #20]
 8018ad0:	4798      	blx	r3
}
 8018ad2:	bf00      	nop
 8018ad4:	3718      	adds	r7, #24
 8018ad6:	46bd      	mov	sp, r7
 8018ad8:	bd80      	pop	{r7, pc}
 8018ada:	bf00      	nop
 8018adc:	24003fb4 	.word	0x24003fb4

08018ae0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8018ae0:	b580      	push	{r7, lr}
 8018ae2:	b084      	sub	sp, #16
 8018ae4:	af00      	add	r7, sp, #0
 8018ae6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018ae8:	f107 0308 	add.w	r3, r7, #8
 8018aec:	4618      	mov	r0, r3
 8018aee:	f000 f859 	bl	8018ba4 <prvGetNextExpireTime>
 8018af2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8018af4:	68bb      	ldr	r3, [r7, #8]
 8018af6:	4619      	mov	r1, r3
 8018af8:	68f8      	ldr	r0, [r7, #12]
 8018afa:	f000 f805 	bl	8018b08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8018afe:	f000 f8d7 	bl	8018cb0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018b02:	bf00      	nop
 8018b04:	e7f0      	b.n	8018ae8 <prvTimerTask+0x8>
	...

08018b08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8018b08:	b580      	push	{r7, lr}
 8018b0a:	b084      	sub	sp, #16
 8018b0c:	af00      	add	r7, sp, #0
 8018b0e:	6078      	str	r0, [r7, #4]
 8018b10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018b12:	f7ff f8f5 	bl	8017d00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018b16:	f107 0308 	add.w	r3, r7, #8
 8018b1a:	4618      	mov	r0, r3
 8018b1c:	f000 f866 	bl	8018bec <prvSampleTimeNow>
 8018b20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018b22:	68bb      	ldr	r3, [r7, #8]
 8018b24:	2b00      	cmp	r3, #0
 8018b26:	d130      	bne.n	8018b8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8018b28:	683b      	ldr	r3, [r7, #0]
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d10a      	bne.n	8018b44 <prvProcessTimerOrBlockTask+0x3c>
 8018b2e:	687a      	ldr	r2, [r7, #4]
 8018b30:	68fb      	ldr	r3, [r7, #12]
 8018b32:	429a      	cmp	r2, r3
 8018b34:	d806      	bhi.n	8018b44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8018b36:	f7ff f8f1 	bl	8017d1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8018b3a:	68f9      	ldr	r1, [r7, #12]
 8018b3c:	6878      	ldr	r0, [r7, #4]
 8018b3e:	f7ff ff81 	bl	8018a44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018b42:	e024      	b.n	8018b8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018b44:	683b      	ldr	r3, [r7, #0]
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	d008      	beq.n	8018b5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8018b4a:	4b13      	ldr	r3, [pc, #76]	@ (8018b98 <prvProcessTimerOrBlockTask+0x90>)
 8018b4c:	681b      	ldr	r3, [r3, #0]
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d101      	bne.n	8018b58 <prvProcessTimerOrBlockTask+0x50>
 8018b54:	2301      	movs	r3, #1
 8018b56:	e000      	b.n	8018b5a <prvProcessTimerOrBlockTask+0x52>
 8018b58:	2300      	movs	r3, #0
 8018b5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8018b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8018b9c <prvProcessTimerOrBlockTask+0x94>)
 8018b5e:	6818      	ldr	r0, [r3, #0]
 8018b60:	687a      	ldr	r2, [r7, #4]
 8018b62:	68fb      	ldr	r3, [r7, #12]
 8018b64:	1ad3      	subs	r3, r2, r3
 8018b66:	683a      	ldr	r2, [r7, #0]
 8018b68:	4619      	mov	r1, r3
 8018b6a:	f7fe fdaf 	bl	80176cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018b6e:	f7ff f8d5 	bl	8017d1c <xTaskResumeAll>
 8018b72:	4603      	mov	r3, r0
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d10a      	bne.n	8018b8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8018b78:	4b09      	ldr	r3, [pc, #36]	@ (8018ba0 <prvProcessTimerOrBlockTask+0x98>)
 8018b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018b7e:	601a      	str	r2, [r3, #0]
 8018b80:	f3bf 8f4f 	dsb	sy
 8018b84:	f3bf 8f6f 	isb	sy
}
 8018b88:	e001      	b.n	8018b8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8018b8a:	f7ff f8c7 	bl	8017d1c <xTaskResumeAll>
}
 8018b8e:	bf00      	nop
 8018b90:	3710      	adds	r7, #16
 8018b92:	46bd      	mov	sp, r7
 8018b94:	bd80      	pop	{r7, pc}
 8018b96:	bf00      	nop
 8018b98:	24003fb8 	.word	0x24003fb8
 8018b9c:	24003fbc 	.word	0x24003fbc
 8018ba0:	e000ed04 	.word	0xe000ed04

08018ba4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018ba4:	b480      	push	{r7}
 8018ba6:	b085      	sub	sp, #20
 8018ba8:	af00      	add	r7, sp, #0
 8018baa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8018bac:	4b0e      	ldr	r3, [pc, #56]	@ (8018be8 <prvGetNextExpireTime+0x44>)
 8018bae:	681b      	ldr	r3, [r3, #0]
 8018bb0:	681b      	ldr	r3, [r3, #0]
 8018bb2:	2b00      	cmp	r3, #0
 8018bb4:	d101      	bne.n	8018bba <prvGetNextExpireTime+0x16>
 8018bb6:	2201      	movs	r2, #1
 8018bb8:	e000      	b.n	8018bbc <prvGetNextExpireTime+0x18>
 8018bba:	2200      	movs	r2, #0
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	681b      	ldr	r3, [r3, #0]
 8018bc4:	2b00      	cmp	r3, #0
 8018bc6:	d105      	bne.n	8018bd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018bc8:	4b07      	ldr	r3, [pc, #28]	@ (8018be8 <prvGetNextExpireTime+0x44>)
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	68db      	ldr	r3, [r3, #12]
 8018bce:	681b      	ldr	r3, [r3, #0]
 8018bd0:	60fb      	str	r3, [r7, #12]
 8018bd2:	e001      	b.n	8018bd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018bd4:	2300      	movs	r3, #0
 8018bd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8018bd8:	68fb      	ldr	r3, [r7, #12]
}
 8018bda:	4618      	mov	r0, r3
 8018bdc:	3714      	adds	r7, #20
 8018bde:	46bd      	mov	sp, r7
 8018be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018be4:	4770      	bx	lr
 8018be6:	bf00      	nop
 8018be8:	24003fb4 	.word	0x24003fb4

08018bec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8018bec:	b580      	push	{r7, lr}
 8018bee:	b084      	sub	sp, #16
 8018bf0:	af00      	add	r7, sp, #0
 8018bf2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018bf4:	f7ff f930 	bl	8017e58 <xTaskGetTickCount>
 8018bf8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8018bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8018c28 <prvSampleTimeNow+0x3c>)
 8018bfc:	681b      	ldr	r3, [r3, #0]
 8018bfe:	68fa      	ldr	r2, [r7, #12]
 8018c00:	429a      	cmp	r2, r3
 8018c02:	d205      	bcs.n	8018c10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018c04:	f000 f93a 	bl	8018e7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	2201      	movs	r2, #1
 8018c0c:	601a      	str	r2, [r3, #0]
 8018c0e:	e002      	b.n	8018c16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	2200      	movs	r2, #0
 8018c14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018c16:	4a04      	ldr	r2, [pc, #16]	@ (8018c28 <prvSampleTimeNow+0x3c>)
 8018c18:	68fb      	ldr	r3, [r7, #12]
 8018c1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8018c1c:	68fb      	ldr	r3, [r7, #12]
}
 8018c1e:	4618      	mov	r0, r3
 8018c20:	3710      	adds	r7, #16
 8018c22:	46bd      	mov	sp, r7
 8018c24:	bd80      	pop	{r7, pc}
 8018c26:	bf00      	nop
 8018c28:	24003fc4 	.word	0x24003fc4

08018c2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8018c2c:	b580      	push	{r7, lr}
 8018c2e:	b086      	sub	sp, #24
 8018c30:	af00      	add	r7, sp, #0
 8018c32:	60f8      	str	r0, [r7, #12]
 8018c34:	60b9      	str	r1, [r7, #8]
 8018c36:	607a      	str	r2, [r7, #4]
 8018c38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8018c3a:	2300      	movs	r3, #0
 8018c3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018c3e:	68fb      	ldr	r3, [r7, #12]
 8018c40:	68ba      	ldr	r2, [r7, #8]
 8018c42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018c44:	68fb      	ldr	r3, [r7, #12]
 8018c46:	68fa      	ldr	r2, [r7, #12]
 8018c48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8018c4a:	68ba      	ldr	r2, [r7, #8]
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	429a      	cmp	r2, r3
 8018c50:	d812      	bhi.n	8018c78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018c52:	687a      	ldr	r2, [r7, #4]
 8018c54:	683b      	ldr	r3, [r7, #0]
 8018c56:	1ad2      	subs	r2, r2, r3
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	699b      	ldr	r3, [r3, #24]
 8018c5c:	429a      	cmp	r2, r3
 8018c5e:	d302      	bcc.n	8018c66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018c60:	2301      	movs	r3, #1
 8018c62:	617b      	str	r3, [r7, #20]
 8018c64:	e01b      	b.n	8018c9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018c66:	4b10      	ldr	r3, [pc, #64]	@ (8018ca8 <prvInsertTimerInActiveList+0x7c>)
 8018c68:	681a      	ldr	r2, [r3, #0]
 8018c6a:	68fb      	ldr	r3, [r7, #12]
 8018c6c:	3304      	adds	r3, #4
 8018c6e:	4619      	mov	r1, r3
 8018c70:	4610      	mov	r0, r2
 8018c72:	f7fd fd64 	bl	801673e <vListInsert>
 8018c76:	e012      	b.n	8018c9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018c78:	687a      	ldr	r2, [r7, #4]
 8018c7a:	683b      	ldr	r3, [r7, #0]
 8018c7c:	429a      	cmp	r2, r3
 8018c7e:	d206      	bcs.n	8018c8e <prvInsertTimerInActiveList+0x62>
 8018c80:	68ba      	ldr	r2, [r7, #8]
 8018c82:	683b      	ldr	r3, [r7, #0]
 8018c84:	429a      	cmp	r2, r3
 8018c86:	d302      	bcc.n	8018c8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8018c88:	2301      	movs	r3, #1
 8018c8a:	617b      	str	r3, [r7, #20]
 8018c8c:	e007      	b.n	8018c9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018c8e:	4b07      	ldr	r3, [pc, #28]	@ (8018cac <prvInsertTimerInActiveList+0x80>)
 8018c90:	681a      	ldr	r2, [r3, #0]
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	3304      	adds	r3, #4
 8018c96:	4619      	mov	r1, r3
 8018c98:	4610      	mov	r0, r2
 8018c9a:	f7fd fd50 	bl	801673e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018c9e:	697b      	ldr	r3, [r7, #20]
}
 8018ca0:	4618      	mov	r0, r3
 8018ca2:	3718      	adds	r7, #24
 8018ca4:	46bd      	mov	sp, r7
 8018ca6:	bd80      	pop	{r7, pc}
 8018ca8:	24003fb8 	.word	0x24003fb8
 8018cac:	24003fb4 	.word	0x24003fb4

08018cb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018cb0:	b580      	push	{r7, lr}
 8018cb2:	b08e      	sub	sp, #56	@ 0x38
 8018cb4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018cb6:	e0ce      	b.n	8018e56 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	da19      	bge.n	8018cf2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018cbe:	1d3b      	adds	r3, r7, #4
 8018cc0:	3304      	adds	r3, #4
 8018cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018cc6:	2b00      	cmp	r3, #0
 8018cc8:	d10b      	bne.n	8018ce2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8018cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018cce:	f383 8811 	msr	BASEPRI, r3
 8018cd2:	f3bf 8f6f 	isb	sy
 8018cd6:	f3bf 8f4f 	dsb	sy
 8018cda:	61fb      	str	r3, [r7, #28]
}
 8018cdc:	bf00      	nop
 8018cde:	bf00      	nop
 8018ce0:	e7fd      	b.n	8018cde <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018ce4:	681b      	ldr	r3, [r3, #0]
 8018ce6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018ce8:	6850      	ldr	r0, [r2, #4]
 8018cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018cec:	6892      	ldr	r2, [r2, #8]
 8018cee:	4611      	mov	r1, r2
 8018cf0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018cf2:	687b      	ldr	r3, [r7, #4]
 8018cf4:	2b00      	cmp	r3, #0
 8018cf6:	f2c0 80ae 	blt.w	8018e56 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018cfa:	68fb      	ldr	r3, [r7, #12]
 8018cfc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d00:	695b      	ldr	r3, [r3, #20]
 8018d02:	2b00      	cmp	r3, #0
 8018d04:	d004      	beq.n	8018d10 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d08:	3304      	adds	r3, #4
 8018d0a:	4618      	mov	r0, r3
 8018d0c:	f7fd fd50 	bl	80167b0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018d10:	463b      	mov	r3, r7
 8018d12:	4618      	mov	r0, r3
 8018d14:	f7ff ff6a 	bl	8018bec <prvSampleTimeNow>
 8018d18:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	2b09      	cmp	r3, #9
 8018d1e:	f200 8097 	bhi.w	8018e50 <prvProcessReceivedCommands+0x1a0>
 8018d22:	a201      	add	r2, pc, #4	@ (adr r2, 8018d28 <prvProcessReceivedCommands+0x78>)
 8018d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d28:	08018d51 	.word	0x08018d51
 8018d2c:	08018d51 	.word	0x08018d51
 8018d30:	08018d51 	.word	0x08018d51
 8018d34:	08018dc7 	.word	0x08018dc7
 8018d38:	08018ddb 	.word	0x08018ddb
 8018d3c:	08018e27 	.word	0x08018e27
 8018d40:	08018d51 	.word	0x08018d51
 8018d44:	08018d51 	.word	0x08018d51
 8018d48:	08018dc7 	.word	0x08018dc7
 8018d4c:	08018ddb 	.word	0x08018ddb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d56:	f043 0301 	orr.w	r3, r3, #1
 8018d5a:	b2da      	uxtb	r2, r3
 8018d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018d62:	68ba      	ldr	r2, [r7, #8]
 8018d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d66:	699b      	ldr	r3, [r3, #24]
 8018d68:	18d1      	adds	r1, r2, r3
 8018d6a:	68bb      	ldr	r3, [r7, #8]
 8018d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018d6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018d70:	f7ff ff5c 	bl	8018c2c <prvInsertTimerInActiveList>
 8018d74:	4603      	mov	r3, r0
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d06c      	beq.n	8018e54 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d7c:	6a1b      	ldr	r3, [r3, #32]
 8018d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018d80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d88:	f003 0304 	and.w	r3, r3, #4
 8018d8c:	2b00      	cmp	r3, #0
 8018d8e:	d061      	beq.n	8018e54 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018d90:	68ba      	ldr	r2, [r7, #8]
 8018d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d94:	699b      	ldr	r3, [r3, #24]
 8018d96:	441a      	add	r2, r3
 8018d98:	2300      	movs	r3, #0
 8018d9a:	9300      	str	r3, [sp, #0]
 8018d9c:	2300      	movs	r3, #0
 8018d9e:	2100      	movs	r1, #0
 8018da0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018da2:	f7ff fe01 	bl	80189a8 <xTimerGenericCommand>
 8018da6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018da8:	6a3b      	ldr	r3, [r7, #32]
 8018daa:	2b00      	cmp	r3, #0
 8018dac:	d152      	bne.n	8018e54 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8018dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018db2:	f383 8811 	msr	BASEPRI, r3
 8018db6:	f3bf 8f6f 	isb	sy
 8018dba:	f3bf 8f4f 	dsb	sy
 8018dbe:	61bb      	str	r3, [r7, #24]
}
 8018dc0:	bf00      	nop
 8018dc2:	bf00      	nop
 8018dc4:	e7fd      	b.n	8018dc2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018dcc:	f023 0301 	bic.w	r3, r3, #1
 8018dd0:	b2da      	uxtb	r2, r3
 8018dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dd4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018dd8:	e03d      	b.n	8018e56 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ddc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018de0:	f043 0301 	orr.w	r3, r3, #1
 8018de4:	b2da      	uxtb	r2, r3
 8018de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018de8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8018dec:	68ba      	ldr	r2, [r7, #8]
 8018dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018df0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018df4:	699b      	ldr	r3, [r3, #24]
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d10b      	bne.n	8018e12 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8018dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018dfe:	f383 8811 	msr	BASEPRI, r3
 8018e02:	f3bf 8f6f 	isb	sy
 8018e06:	f3bf 8f4f 	dsb	sy
 8018e0a:	617b      	str	r3, [r7, #20]
}
 8018e0c:	bf00      	nop
 8018e0e:	bf00      	nop
 8018e10:	e7fd      	b.n	8018e0e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e14:	699a      	ldr	r2, [r3, #24]
 8018e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e18:	18d1      	adds	r1, r2, r3
 8018e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018e1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e20:	f7ff ff04 	bl	8018c2c <prvInsertTimerInActiveList>
					break;
 8018e24:	e017      	b.n	8018e56 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e2c:	f003 0302 	and.w	r3, r3, #2
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d103      	bne.n	8018e3c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8018e34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e36:	f000 fbe7 	bl	8019608 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018e3a:	e00c      	b.n	8018e56 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e42:	f023 0301 	bic.w	r3, r3, #1
 8018e46:	b2da      	uxtb	r2, r3
 8018e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018e4e:	e002      	b.n	8018e56 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8018e50:	bf00      	nop
 8018e52:	e000      	b.n	8018e56 <prvProcessReceivedCommands+0x1a6>
					break;
 8018e54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018e56:	4b08      	ldr	r3, [pc, #32]	@ (8018e78 <prvProcessReceivedCommands+0x1c8>)
 8018e58:	681b      	ldr	r3, [r3, #0]
 8018e5a:	1d39      	adds	r1, r7, #4
 8018e5c:	2200      	movs	r2, #0
 8018e5e:	4618      	mov	r0, r3
 8018e60:	f7fe f86e 	bl	8016f40 <xQueueReceive>
 8018e64:	4603      	mov	r3, r0
 8018e66:	2b00      	cmp	r3, #0
 8018e68:	f47f af26 	bne.w	8018cb8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8018e6c:	bf00      	nop
 8018e6e:	bf00      	nop
 8018e70:	3730      	adds	r7, #48	@ 0x30
 8018e72:	46bd      	mov	sp, r7
 8018e74:	bd80      	pop	{r7, pc}
 8018e76:	bf00      	nop
 8018e78:	24003fbc 	.word	0x24003fbc

08018e7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018e7c:	b580      	push	{r7, lr}
 8018e7e:	b088      	sub	sp, #32
 8018e80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018e82:	e049      	b.n	8018f18 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018e84:	4b2e      	ldr	r3, [pc, #184]	@ (8018f40 <prvSwitchTimerLists+0xc4>)
 8018e86:	681b      	ldr	r3, [r3, #0]
 8018e88:	68db      	ldr	r3, [r3, #12]
 8018e8a:	681b      	ldr	r3, [r3, #0]
 8018e8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018e8e:	4b2c      	ldr	r3, [pc, #176]	@ (8018f40 <prvSwitchTimerLists+0xc4>)
 8018e90:	681b      	ldr	r3, [r3, #0]
 8018e92:	68db      	ldr	r3, [r3, #12]
 8018e94:	68db      	ldr	r3, [r3, #12]
 8018e96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018e98:	68fb      	ldr	r3, [r7, #12]
 8018e9a:	3304      	adds	r3, #4
 8018e9c:	4618      	mov	r0, r3
 8018e9e:	f7fd fc87 	bl	80167b0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018ea2:	68fb      	ldr	r3, [r7, #12]
 8018ea4:	6a1b      	ldr	r3, [r3, #32]
 8018ea6:	68f8      	ldr	r0, [r7, #12]
 8018ea8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018eaa:	68fb      	ldr	r3, [r7, #12]
 8018eac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018eb0:	f003 0304 	and.w	r3, r3, #4
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	d02f      	beq.n	8018f18 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018eb8:	68fb      	ldr	r3, [r7, #12]
 8018eba:	699b      	ldr	r3, [r3, #24]
 8018ebc:	693a      	ldr	r2, [r7, #16]
 8018ebe:	4413      	add	r3, r2
 8018ec0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018ec2:	68ba      	ldr	r2, [r7, #8]
 8018ec4:	693b      	ldr	r3, [r7, #16]
 8018ec6:	429a      	cmp	r2, r3
 8018ec8:	d90e      	bls.n	8018ee8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018eca:	68fb      	ldr	r3, [r7, #12]
 8018ecc:	68ba      	ldr	r2, [r7, #8]
 8018ece:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018ed0:	68fb      	ldr	r3, [r7, #12]
 8018ed2:	68fa      	ldr	r2, [r7, #12]
 8018ed4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8018f40 <prvSwitchTimerLists+0xc4>)
 8018ed8:	681a      	ldr	r2, [r3, #0]
 8018eda:	68fb      	ldr	r3, [r7, #12]
 8018edc:	3304      	adds	r3, #4
 8018ede:	4619      	mov	r1, r3
 8018ee0:	4610      	mov	r0, r2
 8018ee2:	f7fd fc2c 	bl	801673e <vListInsert>
 8018ee6:	e017      	b.n	8018f18 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018ee8:	2300      	movs	r3, #0
 8018eea:	9300      	str	r3, [sp, #0]
 8018eec:	2300      	movs	r3, #0
 8018eee:	693a      	ldr	r2, [r7, #16]
 8018ef0:	2100      	movs	r1, #0
 8018ef2:	68f8      	ldr	r0, [r7, #12]
 8018ef4:	f7ff fd58 	bl	80189a8 <xTimerGenericCommand>
 8018ef8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018efa:	687b      	ldr	r3, [r7, #4]
 8018efc:	2b00      	cmp	r3, #0
 8018efe:	d10b      	bne.n	8018f18 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8018f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018f04:	f383 8811 	msr	BASEPRI, r3
 8018f08:	f3bf 8f6f 	isb	sy
 8018f0c:	f3bf 8f4f 	dsb	sy
 8018f10:	603b      	str	r3, [r7, #0]
}
 8018f12:	bf00      	nop
 8018f14:	bf00      	nop
 8018f16:	e7fd      	b.n	8018f14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018f18:	4b09      	ldr	r3, [pc, #36]	@ (8018f40 <prvSwitchTimerLists+0xc4>)
 8018f1a:	681b      	ldr	r3, [r3, #0]
 8018f1c:	681b      	ldr	r3, [r3, #0]
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d1b0      	bne.n	8018e84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018f22:	4b07      	ldr	r3, [pc, #28]	@ (8018f40 <prvSwitchTimerLists+0xc4>)
 8018f24:	681b      	ldr	r3, [r3, #0]
 8018f26:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018f28:	4b06      	ldr	r3, [pc, #24]	@ (8018f44 <prvSwitchTimerLists+0xc8>)
 8018f2a:	681b      	ldr	r3, [r3, #0]
 8018f2c:	4a04      	ldr	r2, [pc, #16]	@ (8018f40 <prvSwitchTimerLists+0xc4>)
 8018f2e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018f30:	4a04      	ldr	r2, [pc, #16]	@ (8018f44 <prvSwitchTimerLists+0xc8>)
 8018f32:	697b      	ldr	r3, [r7, #20]
 8018f34:	6013      	str	r3, [r2, #0]
}
 8018f36:	bf00      	nop
 8018f38:	3718      	adds	r7, #24
 8018f3a:	46bd      	mov	sp, r7
 8018f3c:	bd80      	pop	{r7, pc}
 8018f3e:	bf00      	nop
 8018f40:	24003fb4 	.word	0x24003fb4
 8018f44:	24003fb8 	.word	0x24003fb8

08018f48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8018f48:	b580      	push	{r7, lr}
 8018f4a:	b082      	sub	sp, #8
 8018f4c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018f4e:	f000 f96b 	bl	8019228 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018f52:	4b15      	ldr	r3, [pc, #84]	@ (8018fa8 <prvCheckForValidListAndQueue+0x60>)
 8018f54:	681b      	ldr	r3, [r3, #0]
 8018f56:	2b00      	cmp	r3, #0
 8018f58:	d120      	bne.n	8018f9c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018f5a:	4814      	ldr	r0, [pc, #80]	@ (8018fac <prvCheckForValidListAndQueue+0x64>)
 8018f5c:	f7fd fb9e 	bl	801669c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018f60:	4813      	ldr	r0, [pc, #76]	@ (8018fb0 <prvCheckForValidListAndQueue+0x68>)
 8018f62:	f7fd fb9b 	bl	801669c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018f66:	4b13      	ldr	r3, [pc, #76]	@ (8018fb4 <prvCheckForValidListAndQueue+0x6c>)
 8018f68:	4a10      	ldr	r2, [pc, #64]	@ (8018fac <prvCheckForValidListAndQueue+0x64>)
 8018f6a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018f6c:	4b12      	ldr	r3, [pc, #72]	@ (8018fb8 <prvCheckForValidListAndQueue+0x70>)
 8018f6e:	4a10      	ldr	r2, [pc, #64]	@ (8018fb0 <prvCheckForValidListAndQueue+0x68>)
 8018f70:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018f72:	2300      	movs	r3, #0
 8018f74:	9300      	str	r3, [sp, #0]
 8018f76:	4b11      	ldr	r3, [pc, #68]	@ (8018fbc <prvCheckForValidListAndQueue+0x74>)
 8018f78:	4a11      	ldr	r2, [pc, #68]	@ (8018fc0 <prvCheckForValidListAndQueue+0x78>)
 8018f7a:	2110      	movs	r1, #16
 8018f7c:	200a      	movs	r0, #10
 8018f7e:	f7fd fcab 	bl	80168d8 <xQueueGenericCreateStatic>
 8018f82:	4603      	mov	r3, r0
 8018f84:	4a08      	ldr	r2, [pc, #32]	@ (8018fa8 <prvCheckForValidListAndQueue+0x60>)
 8018f86:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018f88:	4b07      	ldr	r3, [pc, #28]	@ (8018fa8 <prvCheckForValidListAndQueue+0x60>)
 8018f8a:	681b      	ldr	r3, [r3, #0]
 8018f8c:	2b00      	cmp	r3, #0
 8018f8e:	d005      	beq.n	8018f9c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018f90:	4b05      	ldr	r3, [pc, #20]	@ (8018fa8 <prvCheckForValidListAndQueue+0x60>)
 8018f92:	681b      	ldr	r3, [r3, #0]
 8018f94:	490b      	ldr	r1, [pc, #44]	@ (8018fc4 <prvCheckForValidListAndQueue+0x7c>)
 8018f96:	4618      	mov	r0, r3
 8018f98:	f7fe fb6e 	bl	8017678 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018f9c:	f000 f976 	bl	801928c <vPortExitCritical>
}
 8018fa0:	bf00      	nop
 8018fa2:	46bd      	mov	sp, r7
 8018fa4:	bd80      	pop	{r7, pc}
 8018fa6:	bf00      	nop
 8018fa8:	24003fbc 	.word	0x24003fbc
 8018fac:	24003f8c 	.word	0x24003f8c
 8018fb0:	24003fa0 	.word	0x24003fa0
 8018fb4:	24003fb4 	.word	0x24003fb4
 8018fb8:	24003fb8 	.word	0x24003fb8
 8018fbc:	24004068 	.word	0x24004068
 8018fc0:	24003fc8 	.word	0x24003fc8
 8018fc4:	0801f174 	.word	0x0801f174

08018fc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018fc8:	b480      	push	{r7}
 8018fca:	b085      	sub	sp, #20
 8018fcc:	af00      	add	r7, sp, #0
 8018fce:	60f8      	str	r0, [r7, #12]
 8018fd0:	60b9      	str	r1, [r7, #8]
 8018fd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018fd4:	68fb      	ldr	r3, [r7, #12]
 8018fd6:	3b04      	subs	r3, #4
 8018fd8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018fda:	68fb      	ldr	r3, [r7, #12]
 8018fdc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8018fe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018fe2:	68fb      	ldr	r3, [r7, #12]
 8018fe4:	3b04      	subs	r3, #4
 8018fe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018fe8:	68bb      	ldr	r3, [r7, #8]
 8018fea:	f023 0201 	bic.w	r2, r3, #1
 8018fee:	68fb      	ldr	r3, [r7, #12]
 8018ff0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018ff2:	68fb      	ldr	r3, [r7, #12]
 8018ff4:	3b04      	subs	r3, #4
 8018ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8018ff8:	4a0c      	ldr	r2, [pc, #48]	@ (801902c <pxPortInitialiseStack+0x64>)
 8018ffa:	68fb      	ldr	r3, [r7, #12]
 8018ffc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8018ffe:	68fb      	ldr	r3, [r7, #12]
 8019000:	3b14      	subs	r3, #20
 8019002:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8019004:	687a      	ldr	r2, [r7, #4]
 8019006:	68fb      	ldr	r3, [r7, #12]
 8019008:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801900a:	68fb      	ldr	r3, [r7, #12]
 801900c:	3b04      	subs	r3, #4
 801900e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8019010:	68fb      	ldr	r3, [r7, #12]
 8019012:	f06f 0202 	mvn.w	r2, #2
 8019016:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8019018:	68fb      	ldr	r3, [r7, #12]
 801901a:	3b20      	subs	r3, #32
 801901c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801901e:	68fb      	ldr	r3, [r7, #12]
}
 8019020:	4618      	mov	r0, r3
 8019022:	3714      	adds	r7, #20
 8019024:	46bd      	mov	sp, r7
 8019026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801902a:	4770      	bx	lr
 801902c:	08019031 	.word	0x08019031

08019030 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8019030:	b480      	push	{r7}
 8019032:	b085      	sub	sp, #20
 8019034:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8019036:	2300      	movs	r3, #0
 8019038:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801903a:	4b13      	ldr	r3, [pc, #76]	@ (8019088 <prvTaskExitError+0x58>)
 801903c:	681b      	ldr	r3, [r3, #0]
 801903e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019042:	d00b      	beq.n	801905c <prvTaskExitError+0x2c>
	__asm volatile
 8019044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019048:	f383 8811 	msr	BASEPRI, r3
 801904c:	f3bf 8f6f 	isb	sy
 8019050:	f3bf 8f4f 	dsb	sy
 8019054:	60fb      	str	r3, [r7, #12]
}
 8019056:	bf00      	nop
 8019058:	bf00      	nop
 801905a:	e7fd      	b.n	8019058 <prvTaskExitError+0x28>
	__asm volatile
 801905c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019060:	f383 8811 	msr	BASEPRI, r3
 8019064:	f3bf 8f6f 	isb	sy
 8019068:	f3bf 8f4f 	dsb	sy
 801906c:	60bb      	str	r3, [r7, #8]
}
 801906e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8019070:	bf00      	nop
 8019072:	687b      	ldr	r3, [r7, #4]
 8019074:	2b00      	cmp	r3, #0
 8019076:	d0fc      	beq.n	8019072 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8019078:	bf00      	nop
 801907a:	bf00      	nop
 801907c:	3714      	adds	r7, #20
 801907e:	46bd      	mov	sp, r7
 8019080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019084:	4770      	bx	lr
 8019086:	bf00      	nop
 8019088:	24000010 	.word	0x24000010
 801908c:	00000000 	.word	0x00000000

08019090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8019090:	4b07      	ldr	r3, [pc, #28]	@ (80190b0 <pxCurrentTCBConst2>)
 8019092:	6819      	ldr	r1, [r3, #0]
 8019094:	6808      	ldr	r0, [r1, #0]
 8019096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801909a:	f380 8809 	msr	PSP, r0
 801909e:	f3bf 8f6f 	isb	sy
 80190a2:	f04f 0000 	mov.w	r0, #0
 80190a6:	f380 8811 	msr	BASEPRI, r0
 80190aa:	4770      	bx	lr
 80190ac:	f3af 8000 	nop.w

080190b0 <pxCurrentTCBConst2>:
 80190b0:	24003a8c 	.word	0x24003a8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80190b4:	bf00      	nop
 80190b6:	bf00      	nop

080190b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80190b8:	4808      	ldr	r0, [pc, #32]	@ (80190dc <prvPortStartFirstTask+0x24>)
 80190ba:	6800      	ldr	r0, [r0, #0]
 80190bc:	6800      	ldr	r0, [r0, #0]
 80190be:	f380 8808 	msr	MSP, r0
 80190c2:	f04f 0000 	mov.w	r0, #0
 80190c6:	f380 8814 	msr	CONTROL, r0
 80190ca:	b662      	cpsie	i
 80190cc:	b661      	cpsie	f
 80190ce:	f3bf 8f4f 	dsb	sy
 80190d2:	f3bf 8f6f 	isb	sy
 80190d6:	df00      	svc	0
 80190d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80190da:	bf00      	nop
 80190dc:	e000ed08 	.word	0xe000ed08

080190e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80190e0:	b580      	push	{r7, lr}
 80190e2:	b086      	sub	sp, #24
 80190e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80190e6:	4b47      	ldr	r3, [pc, #284]	@ (8019204 <xPortStartScheduler+0x124>)
 80190e8:	681b      	ldr	r3, [r3, #0]
 80190ea:	4a47      	ldr	r2, [pc, #284]	@ (8019208 <xPortStartScheduler+0x128>)
 80190ec:	4293      	cmp	r3, r2
 80190ee:	d10b      	bne.n	8019108 <xPortStartScheduler+0x28>
	__asm volatile
 80190f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190f4:	f383 8811 	msr	BASEPRI, r3
 80190f8:	f3bf 8f6f 	isb	sy
 80190fc:	f3bf 8f4f 	dsb	sy
 8019100:	60fb      	str	r3, [r7, #12]
}
 8019102:	bf00      	nop
 8019104:	bf00      	nop
 8019106:	e7fd      	b.n	8019104 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8019108:	4b3e      	ldr	r3, [pc, #248]	@ (8019204 <xPortStartScheduler+0x124>)
 801910a:	681b      	ldr	r3, [r3, #0]
 801910c:	4a3f      	ldr	r2, [pc, #252]	@ (801920c <xPortStartScheduler+0x12c>)
 801910e:	4293      	cmp	r3, r2
 8019110:	d10b      	bne.n	801912a <xPortStartScheduler+0x4a>
	__asm volatile
 8019112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019116:	f383 8811 	msr	BASEPRI, r3
 801911a:	f3bf 8f6f 	isb	sy
 801911e:	f3bf 8f4f 	dsb	sy
 8019122:	613b      	str	r3, [r7, #16]
}
 8019124:	bf00      	nop
 8019126:	bf00      	nop
 8019128:	e7fd      	b.n	8019126 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801912a:	4b39      	ldr	r3, [pc, #228]	@ (8019210 <xPortStartScheduler+0x130>)
 801912c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801912e:	697b      	ldr	r3, [r7, #20]
 8019130:	781b      	ldrb	r3, [r3, #0]
 8019132:	b2db      	uxtb	r3, r3
 8019134:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8019136:	697b      	ldr	r3, [r7, #20]
 8019138:	22ff      	movs	r2, #255	@ 0xff
 801913a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801913c:	697b      	ldr	r3, [r7, #20]
 801913e:	781b      	ldrb	r3, [r3, #0]
 8019140:	b2db      	uxtb	r3, r3
 8019142:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8019144:	78fb      	ldrb	r3, [r7, #3]
 8019146:	b2db      	uxtb	r3, r3
 8019148:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801914c:	b2da      	uxtb	r2, r3
 801914e:	4b31      	ldr	r3, [pc, #196]	@ (8019214 <xPortStartScheduler+0x134>)
 8019150:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8019152:	4b31      	ldr	r3, [pc, #196]	@ (8019218 <xPortStartScheduler+0x138>)
 8019154:	2207      	movs	r2, #7
 8019156:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019158:	e009      	b.n	801916e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801915a:	4b2f      	ldr	r3, [pc, #188]	@ (8019218 <xPortStartScheduler+0x138>)
 801915c:	681b      	ldr	r3, [r3, #0]
 801915e:	3b01      	subs	r3, #1
 8019160:	4a2d      	ldr	r2, [pc, #180]	@ (8019218 <xPortStartScheduler+0x138>)
 8019162:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019164:	78fb      	ldrb	r3, [r7, #3]
 8019166:	b2db      	uxtb	r3, r3
 8019168:	005b      	lsls	r3, r3, #1
 801916a:	b2db      	uxtb	r3, r3
 801916c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801916e:	78fb      	ldrb	r3, [r7, #3]
 8019170:	b2db      	uxtb	r3, r3
 8019172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019176:	2b80      	cmp	r3, #128	@ 0x80
 8019178:	d0ef      	beq.n	801915a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801917a:	4b27      	ldr	r3, [pc, #156]	@ (8019218 <xPortStartScheduler+0x138>)
 801917c:	681b      	ldr	r3, [r3, #0]
 801917e:	f1c3 0307 	rsb	r3, r3, #7
 8019182:	2b04      	cmp	r3, #4
 8019184:	d00b      	beq.n	801919e <xPortStartScheduler+0xbe>
	__asm volatile
 8019186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801918a:	f383 8811 	msr	BASEPRI, r3
 801918e:	f3bf 8f6f 	isb	sy
 8019192:	f3bf 8f4f 	dsb	sy
 8019196:	60bb      	str	r3, [r7, #8]
}
 8019198:	bf00      	nop
 801919a:	bf00      	nop
 801919c:	e7fd      	b.n	801919a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801919e:	4b1e      	ldr	r3, [pc, #120]	@ (8019218 <xPortStartScheduler+0x138>)
 80191a0:	681b      	ldr	r3, [r3, #0]
 80191a2:	021b      	lsls	r3, r3, #8
 80191a4:	4a1c      	ldr	r2, [pc, #112]	@ (8019218 <xPortStartScheduler+0x138>)
 80191a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80191a8:	4b1b      	ldr	r3, [pc, #108]	@ (8019218 <xPortStartScheduler+0x138>)
 80191aa:	681b      	ldr	r3, [r3, #0]
 80191ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80191b0:	4a19      	ldr	r2, [pc, #100]	@ (8019218 <xPortStartScheduler+0x138>)
 80191b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80191b4:	687b      	ldr	r3, [r7, #4]
 80191b6:	b2da      	uxtb	r2, r3
 80191b8:	697b      	ldr	r3, [r7, #20]
 80191ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80191bc:	4b17      	ldr	r3, [pc, #92]	@ (801921c <xPortStartScheduler+0x13c>)
 80191be:	681b      	ldr	r3, [r3, #0]
 80191c0:	4a16      	ldr	r2, [pc, #88]	@ (801921c <xPortStartScheduler+0x13c>)
 80191c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80191c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80191c8:	4b14      	ldr	r3, [pc, #80]	@ (801921c <xPortStartScheduler+0x13c>)
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	4a13      	ldr	r2, [pc, #76]	@ (801921c <xPortStartScheduler+0x13c>)
 80191ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80191d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80191d4:	f000 f8da 	bl	801938c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80191d8:	4b11      	ldr	r3, [pc, #68]	@ (8019220 <xPortStartScheduler+0x140>)
 80191da:	2200      	movs	r2, #0
 80191dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80191de:	f000 f8f9 	bl	80193d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80191e2:	4b10      	ldr	r3, [pc, #64]	@ (8019224 <xPortStartScheduler+0x144>)
 80191e4:	681b      	ldr	r3, [r3, #0]
 80191e6:	4a0f      	ldr	r2, [pc, #60]	@ (8019224 <xPortStartScheduler+0x144>)
 80191e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80191ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80191ee:	f7ff ff63 	bl	80190b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80191f2:	f7fe fefb 	bl	8017fec <vTaskSwitchContext>
	prvTaskExitError();
 80191f6:	f7ff ff1b 	bl	8019030 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80191fa:	2300      	movs	r3, #0
}
 80191fc:	4618      	mov	r0, r3
 80191fe:	3718      	adds	r7, #24
 8019200:	46bd      	mov	sp, r7
 8019202:	bd80      	pop	{r7, pc}
 8019204:	e000ed00 	.word	0xe000ed00
 8019208:	410fc271 	.word	0x410fc271
 801920c:	410fc270 	.word	0x410fc270
 8019210:	e000e400 	.word	0xe000e400
 8019214:	240040b8 	.word	0x240040b8
 8019218:	240040bc 	.word	0x240040bc
 801921c:	e000ed20 	.word	0xe000ed20
 8019220:	24000010 	.word	0x24000010
 8019224:	e000ef34 	.word	0xe000ef34

08019228 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8019228:	b480      	push	{r7}
 801922a:	b083      	sub	sp, #12
 801922c:	af00      	add	r7, sp, #0
	__asm volatile
 801922e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019232:	f383 8811 	msr	BASEPRI, r3
 8019236:	f3bf 8f6f 	isb	sy
 801923a:	f3bf 8f4f 	dsb	sy
 801923e:	607b      	str	r3, [r7, #4]
}
 8019240:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8019242:	4b10      	ldr	r3, [pc, #64]	@ (8019284 <vPortEnterCritical+0x5c>)
 8019244:	681b      	ldr	r3, [r3, #0]
 8019246:	3301      	adds	r3, #1
 8019248:	4a0e      	ldr	r2, [pc, #56]	@ (8019284 <vPortEnterCritical+0x5c>)
 801924a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801924c:	4b0d      	ldr	r3, [pc, #52]	@ (8019284 <vPortEnterCritical+0x5c>)
 801924e:	681b      	ldr	r3, [r3, #0]
 8019250:	2b01      	cmp	r3, #1
 8019252:	d110      	bne.n	8019276 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8019254:	4b0c      	ldr	r3, [pc, #48]	@ (8019288 <vPortEnterCritical+0x60>)
 8019256:	681b      	ldr	r3, [r3, #0]
 8019258:	b2db      	uxtb	r3, r3
 801925a:	2b00      	cmp	r3, #0
 801925c:	d00b      	beq.n	8019276 <vPortEnterCritical+0x4e>
	__asm volatile
 801925e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019262:	f383 8811 	msr	BASEPRI, r3
 8019266:	f3bf 8f6f 	isb	sy
 801926a:	f3bf 8f4f 	dsb	sy
 801926e:	603b      	str	r3, [r7, #0]
}
 8019270:	bf00      	nop
 8019272:	bf00      	nop
 8019274:	e7fd      	b.n	8019272 <vPortEnterCritical+0x4a>
	}
}
 8019276:	bf00      	nop
 8019278:	370c      	adds	r7, #12
 801927a:	46bd      	mov	sp, r7
 801927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019280:	4770      	bx	lr
 8019282:	bf00      	nop
 8019284:	24000010 	.word	0x24000010
 8019288:	e000ed04 	.word	0xe000ed04

0801928c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801928c:	b480      	push	{r7}
 801928e:	b083      	sub	sp, #12
 8019290:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8019292:	4b12      	ldr	r3, [pc, #72]	@ (80192dc <vPortExitCritical+0x50>)
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	2b00      	cmp	r3, #0
 8019298:	d10b      	bne.n	80192b2 <vPortExitCritical+0x26>
	__asm volatile
 801929a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801929e:	f383 8811 	msr	BASEPRI, r3
 80192a2:	f3bf 8f6f 	isb	sy
 80192a6:	f3bf 8f4f 	dsb	sy
 80192aa:	607b      	str	r3, [r7, #4]
}
 80192ac:	bf00      	nop
 80192ae:	bf00      	nop
 80192b0:	e7fd      	b.n	80192ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80192b2:	4b0a      	ldr	r3, [pc, #40]	@ (80192dc <vPortExitCritical+0x50>)
 80192b4:	681b      	ldr	r3, [r3, #0]
 80192b6:	3b01      	subs	r3, #1
 80192b8:	4a08      	ldr	r2, [pc, #32]	@ (80192dc <vPortExitCritical+0x50>)
 80192ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80192bc:	4b07      	ldr	r3, [pc, #28]	@ (80192dc <vPortExitCritical+0x50>)
 80192be:	681b      	ldr	r3, [r3, #0]
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	d105      	bne.n	80192d0 <vPortExitCritical+0x44>
 80192c4:	2300      	movs	r3, #0
 80192c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80192c8:	683b      	ldr	r3, [r7, #0]
 80192ca:	f383 8811 	msr	BASEPRI, r3
}
 80192ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80192d0:	bf00      	nop
 80192d2:	370c      	adds	r7, #12
 80192d4:	46bd      	mov	sp, r7
 80192d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192da:	4770      	bx	lr
 80192dc:	24000010 	.word	0x24000010

080192e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80192e0:	f3ef 8009 	mrs	r0, PSP
 80192e4:	f3bf 8f6f 	isb	sy
 80192e8:	4b15      	ldr	r3, [pc, #84]	@ (8019340 <pxCurrentTCBConst>)
 80192ea:	681a      	ldr	r2, [r3, #0]
 80192ec:	f01e 0f10 	tst.w	lr, #16
 80192f0:	bf08      	it	eq
 80192f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80192f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192fa:	6010      	str	r0, [r2, #0]
 80192fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8019300:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8019304:	f380 8811 	msr	BASEPRI, r0
 8019308:	f3bf 8f4f 	dsb	sy
 801930c:	f3bf 8f6f 	isb	sy
 8019310:	f7fe fe6c 	bl	8017fec <vTaskSwitchContext>
 8019314:	f04f 0000 	mov.w	r0, #0
 8019318:	f380 8811 	msr	BASEPRI, r0
 801931c:	bc09      	pop	{r0, r3}
 801931e:	6819      	ldr	r1, [r3, #0]
 8019320:	6808      	ldr	r0, [r1, #0]
 8019322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019326:	f01e 0f10 	tst.w	lr, #16
 801932a:	bf08      	it	eq
 801932c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8019330:	f380 8809 	msr	PSP, r0
 8019334:	f3bf 8f6f 	isb	sy
 8019338:	4770      	bx	lr
 801933a:	bf00      	nop
 801933c:	f3af 8000 	nop.w

08019340 <pxCurrentTCBConst>:
 8019340:	24003a8c 	.word	0x24003a8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019344:	bf00      	nop
 8019346:	bf00      	nop

08019348 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019348:	b580      	push	{r7, lr}
 801934a:	b082      	sub	sp, #8
 801934c:	af00      	add	r7, sp, #0
	__asm volatile
 801934e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019352:	f383 8811 	msr	BASEPRI, r3
 8019356:	f3bf 8f6f 	isb	sy
 801935a:	f3bf 8f4f 	dsb	sy
 801935e:	607b      	str	r3, [r7, #4]
}
 8019360:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019362:	f7fe fd89 	bl	8017e78 <xTaskIncrementTick>
 8019366:	4603      	mov	r3, r0
 8019368:	2b00      	cmp	r3, #0
 801936a:	d003      	beq.n	8019374 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801936c:	4b06      	ldr	r3, [pc, #24]	@ (8019388 <xPortSysTickHandler+0x40>)
 801936e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019372:	601a      	str	r2, [r3, #0]
 8019374:	2300      	movs	r3, #0
 8019376:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019378:	683b      	ldr	r3, [r7, #0]
 801937a:	f383 8811 	msr	BASEPRI, r3
}
 801937e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8019380:	bf00      	nop
 8019382:	3708      	adds	r7, #8
 8019384:	46bd      	mov	sp, r7
 8019386:	bd80      	pop	{r7, pc}
 8019388:	e000ed04 	.word	0xe000ed04

0801938c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801938c:	b480      	push	{r7}
 801938e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8019390:	4b0b      	ldr	r3, [pc, #44]	@ (80193c0 <vPortSetupTimerInterrupt+0x34>)
 8019392:	2200      	movs	r2, #0
 8019394:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8019396:	4b0b      	ldr	r3, [pc, #44]	@ (80193c4 <vPortSetupTimerInterrupt+0x38>)
 8019398:	2200      	movs	r2, #0
 801939a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801939c:	4b0a      	ldr	r3, [pc, #40]	@ (80193c8 <vPortSetupTimerInterrupt+0x3c>)
 801939e:	681b      	ldr	r3, [r3, #0]
 80193a0:	4a0a      	ldr	r2, [pc, #40]	@ (80193cc <vPortSetupTimerInterrupt+0x40>)
 80193a2:	fba2 2303 	umull	r2, r3, r2, r3
 80193a6:	099b      	lsrs	r3, r3, #6
 80193a8:	4a09      	ldr	r2, [pc, #36]	@ (80193d0 <vPortSetupTimerInterrupt+0x44>)
 80193aa:	3b01      	subs	r3, #1
 80193ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80193ae:	4b04      	ldr	r3, [pc, #16]	@ (80193c0 <vPortSetupTimerInterrupt+0x34>)
 80193b0:	2207      	movs	r2, #7
 80193b2:	601a      	str	r2, [r3, #0]
}
 80193b4:	bf00      	nop
 80193b6:	46bd      	mov	sp, r7
 80193b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193bc:	4770      	bx	lr
 80193be:	bf00      	nop
 80193c0:	e000e010 	.word	0xe000e010
 80193c4:	e000e018 	.word	0xe000e018
 80193c8:	24000000 	.word	0x24000000
 80193cc:	10624dd3 	.word	0x10624dd3
 80193d0:	e000e014 	.word	0xe000e014

080193d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80193d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80193e4 <vPortEnableVFP+0x10>
 80193d8:	6801      	ldr	r1, [r0, #0]
 80193da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80193de:	6001      	str	r1, [r0, #0]
 80193e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80193e2:	bf00      	nop
 80193e4:	e000ed88 	.word	0xe000ed88

080193e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80193e8:	b480      	push	{r7}
 80193ea:	b085      	sub	sp, #20
 80193ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80193ee:	f3ef 8305 	mrs	r3, IPSR
 80193f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80193f4:	68fb      	ldr	r3, [r7, #12]
 80193f6:	2b0f      	cmp	r3, #15
 80193f8:	d915      	bls.n	8019426 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80193fa:	4a18      	ldr	r2, [pc, #96]	@ (801945c <vPortValidateInterruptPriority+0x74>)
 80193fc:	68fb      	ldr	r3, [r7, #12]
 80193fe:	4413      	add	r3, r2
 8019400:	781b      	ldrb	r3, [r3, #0]
 8019402:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8019404:	4b16      	ldr	r3, [pc, #88]	@ (8019460 <vPortValidateInterruptPriority+0x78>)
 8019406:	781b      	ldrb	r3, [r3, #0]
 8019408:	7afa      	ldrb	r2, [r7, #11]
 801940a:	429a      	cmp	r2, r3
 801940c:	d20b      	bcs.n	8019426 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801940e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019412:	f383 8811 	msr	BASEPRI, r3
 8019416:	f3bf 8f6f 	isb	sy
 801941a:	f3bf 8f4f 	dsb	sy
 801941e:	607b      	str	r3, [r7, #4]
}
 8019420:	bf00      	nop
 8019422:	bf00      	nop
 8019424:	e7fd      	b.n	8019422 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8019426:	4b0f      	ldr	r3, [pc, #60]	@ (8019464 <vPortValidateInterruptPriority+0x7c>)
 8019428:	681b      	ldr	r3, [r3, #0]
 801942a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801942e:	4b0e      	ldr	r3, [pc, #56]	@ (8019468 <vPortValidateInterruptPriority+0x80>)
 8019430:	681b      	ldr	r3, [r3, #0]
 8019432:	429a      	cmp	r2, r3
 8019434:	d90b      	bls.n	801944e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8019436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801943a:	f383 8811 	msr	BASEPRI, r3
 801943e:	f3bf 8f6f 	isb	sy
 8019442:	f3bf 8f4f 	dsb	sy
 8019446:	603b      	str	r3, [r7, #0]
}
 8019448:	bf00      	nop
 801944a:	bf00      	nop
 801944c:	e7fd      	b.n	801944a <vPortValidateInterruptPriority+0x62>
	}
 801944e:	bf00      	nop
 8019450:	3714      	adds	r7, #20
 8019452:	46bd      	mov	sp, r7
 8019454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019458:	4770      	bx	lr
 801945a:	bf00      	nop
 801945c:	e000e3f0 	.word	0xe000e3f0
 8019460:	240040b8 	.word	0x240040b8
 8019464:	e000ed0c 	.word	0xe000ed0c
 8019468:	240040bc 	.word	0x240040bc

0801946c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801946c:	b580      	push	{r7, lr}
 801946e:	b08a      	sub	sp, #40	@ 0x28
 8019470:	af00      	add	r7, sp, #0
 8019472:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019474:	2300      	movs	r3, #0
 8019476:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019478:	f7fe fc42 	bl	8017d00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801947c:	4b5c      	ldr	r3, [pc, #368]	@ (80195f0 <pvPortMalloc+0x184>)
 801947e:	681b      	ldr	r3, [r3, #0]
 8019480:	2b00      	cmp	r3, #0
 8019482:	d101      	bne.n	8019488 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8019484:	f000 f924 	bl	80196d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8019488:	4b5a      	ldr	r3, [pc, #360]	@ (80195f4 <pvPortMalloc+0x188>)
 801948a:	681a      	ldr	r2, [r3, #0]
 801948c:	687b      	ldr	r3, [r7, #4]
 801948e:	4013      	ands	r3, r2
 8019490:	2b00      	cmp	r3, #0
 8019492:	f040 8095 	bne.w	80195c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8019496:	687b      	ldr	r3, [r7, #4]
 8019498:	2b00      	cmp	r3, #0
 801949a:	d01e      	beq.n	80194da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801949c:	2208      	movs	r2, #8
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	4413      	add	r3, r2
 80194a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	f003 0307 	and.w	r3, r3, #7
 80194aa:	2b00      	cmp	r3, #0
 80194ac:	d015      	beq.n	80194da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	f023 0307 	bic.w	r3, r3, #7
 80194b4:	3308      	adds	r3, #8
 80194b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	f003 0307 	and.w	r3, r3, #7
 80194be:	2b00      	cmp	r3, #0
 80194c0:	d00b      	beq.n	80194da <pvPortMalloc+0x6e>
	__asm volatile
 80194c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80194c6:	f383 8811 	msr	BASEPRI, r3
 80194ca:	f3bf 8f6f 	isb	sy
 80194ce:	f3bf 8f4f 	dsb	sy
 80194d2:	617b      	str	r3, [r7, #20]
}
 80194d4:	bf00      	nop
 80194d6:	bf00      	nop
 80194d8:	e7fd      	b.n	80194d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	2b00      	cmp	r3, #0
 80194de:	d06f      	beq.n	80195c0 <pvPortMalloc+0x154>
 80194e0:	4b45      	ldr	r3, [pc, #276]	@ (80195f8 <pvPortMalloc+0x18c>)
 80194e2:	681b      	ldr	r3, [r3, #0]
 80194e4:	687a      	ldr	r2, [r7, #4]
 80194e6:	429a      	cmp	r2, r3
 80194e8:	d86a      	bhi.n	80195c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80194ea:	4b44      	ldr	r3, [pc, #272]	@ (80195fc <pvPortMalloc+0x190>)
 80194ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80194ee:	4b43      	ldr	r3, [pc, #268]	@ (80195fc <pvPortMalloc+0x190>)
 80194f0:	681b      	ldr	r3, [r3, #0]
 80194f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80194f4:	e004      	b.n	8019500 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80194f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80194fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194fc:	681b      	ldr	r3, [r3, #0]
 80194fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019502:	685b      	ldr	r3, [r3, #4]
 8019504:	687a      	ldr	r2, [r7, #4]
 8019506:	429a      	cmp	r2, r3
 8019508:	d903      	bls.n	8019512 <pvPortMalloc+0xa6>
 801950a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801950c:	681b      	ldr	r3, [r3, #0]
 801950e:	2b00      	cmp	r3, #0
 8019510:	d1f1      	bne.n	80194f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8019512:	4b37      	ldr	r3, [pc, #220]	@ (80195f0 <pvPortMalloc+0x184>)
 8019514:	681b      	ldr	r3, [r3, #0]
 8019516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019518:	429a      	cmp	r2, r3
 801951a:	d051      	beq.n	80195c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801951c:	6a3b      	ldr	r3, [r7, #32]
 801951e:	681b      	ldr	r3, [r3, #0]
 8019520:	2208      	movs	r2, #8
 8019522:	4413      	add	r3, r2
 8019524:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8019526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019528:	681a      	ldr	r2, [r3, #0]
 801952a:	6a3b      	ldr	r3, [r7, #32]
 801952c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801952e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019530:	685a      	ldr	r2, [r3, #4]
 8019532:	687b      	ldr	r3, [r7, #4]
 8019534:	1ad2      	subs	r2, r2, r3
 8019536:	2308      	movs	r3, #8
 8019538:	005b      	lsls	r3, r3, #1
 801953a:	429a      	cmp	r2, r3
 801953c:	d920      	bls.n	8019580 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801953e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019540:	687b      	ldr	r3, [r7, #4]
 8019542:	4413      	add	r3, r2
 8019544:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019546:	69bb      	ldr	r3, [r7, #24]
 8019548:	f003 0307 	and.w	r3, r3, #7
 801954c:	2b00      	cmp	r3, #0
 801954e:	d00b      	beq.n	8019568 <pvPortMalloc+0xfc>
	__asm volatile
 8019550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019554:	f383 8811 	msr	BASEPRI, r3
 8019558:	f3bf 8f6f 	isb	sy
 801955c:	f3bf 8f4f 	dsb	sy
 8019560:	613b      	str	r3, [r7, #16]
}
 8019562:	bf00      	nop
 8019564:	bf00      	nop
 8019566:	e7fd      	b.n	8019564 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801956a:	685a      	ldr	r2, [r3, #4]
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	1ad2      	subs	r2, r2, r3
 8019570:	69bb      	ldr	r3, [r7, #24]
 8019572:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019576:	687a      	ldr	r2, [r7, #4]
 8019578:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801957a:	69b8      	ldr	r0, [r7, #24]
 801957c:	f000 f90a 	bl	8019794 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019580:	4b1d      	ldr	r3, [pc, #116]	@ (80195f8 <pvPortMalloc+0x18c>)
 8019582:	681a      	ldr	r2, [r3, #0]
 8019584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019586:	685b      	ldr	r3, [r3, #4]
 8019588:	1ad3      	subs	r3, r2, r3
 801958a:	4a1b      	ldr	r2, [pc, #108]	@ (80195f8 <pvPortMalloc+0x18c>)
 801958c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801958e:	4b1a      	ldr	r3, [pc, #104]	@ (80195f8 <pvPortMalloc+0x18c>)
 8019590:	681a      	ldr	r2, [r3, #0]
 8019592:	4b1b      	ldr	r3, [pc, #108]	@ (8019600 <pvPortMalloc+0x194>)
 8019594:	681b      	ldr	r3, [r3, #0]
 8019596:	429a      	cmp	r2, r3
 8019598:	d203      	bcs.n	80195a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801959a:	4b17      	ldr	r3, [pc, #92]	@ (80195f8 <pvPortMalloc+0x18c>)
 801959c:	681b      	ldr	r3, [r3, #0]
 801959e:	4a18      	ldr	r2, [pc, #96]	@ (8019600 <pvPortMalloc+0x194>)
 80195a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80195a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195a4:	685a      	ldr	r2, [r3, #4]
 80195a6:	4b13      	ldr	r3, [pc, #76]	@ (80195f4 <pvPortMalloc+0x188>)
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	431a      	orrs	r2, r3
 80195ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80195b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195b2:	2200      	movs	r2, #0
 80195b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80195b6:	4b13      	ldr	r3, [pc, #76]	@ (8019604 <pvPortMalloc+0x198>)
 80195b8:	681b      	ldr	r3, [r3, #0]
 80195ba:	3301      	adds	r3, #1
 80195bc:	4a11      	ldr	r2, [pc, #68]	@ (8019604 <pvPortMalloc+0x198>)
 80195be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80195c0:	f7fe fbac 	bl	8017d1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80195c4:	69fb      	ldr	r3, [r7, #28]
 80195c6:	f003 0307 	and.w	r3, r3, #7
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	d00b      	beq.n	80195e6 <pvPortMalloc+0x17a>
	__asm volatile
 80195ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80195d2:	f383 8811 	msr	BASEPRI, r3
 80195d6:	f3bf 8f6f 	isb	sy
 80195da:	f3bf 8f4f 	dsb	sy
 80195de:	60fb      	str	r3, [r7, #12]
}
 80195e0:	bf00      	nop
 80195e2:	bf00      	nop
 80195e4:	e7fd      	b.n	80195e2 <pvPortMalloc+0x176>
	return pvReturn;
 80195e6:	69fb      	ldr	r3, [r7, #28]
}
 80195e8:	4618      	mov	r0, r3
 80195ea:	3728      	adds	r7, #40	@ 0x28
 80195ec:	46bd      	mov	sp, r7
 80195ee:	bd80      	pop	{r7, pc}
 80195f0:	240140c8 	.word	0x240140c8
 80195f4:	240140dc 	.word	0x240140dc
 80195f8:	240140cc 	.word	0x240140cc
 80195fc:	240140c0 	.word	0x240140c0
 8019600:	240140d0 	.word	0x240140d0
 8019604:	240140d4 	.word	0x240140d4

08019608 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8019608:	b580      	push	{r7, lr}
 801960a:	b086      	sub	sp, #24
 801960c:	af00      	add	r7, sp, #0
 801960e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	2b00      	cmp	r3, #0
 8019618:	d04f      	beq.n	80196ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801961a:	2308      	movs	r3, #8
 801961c:	425b      	negs	r3, r3
 801961e:	697a      	ldr	r2, [r7, #20]
 8019620:	4413      	add	r3, r2
 8019622:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8019624:	697b      	ldr	r3, [r7, #20]
 8019626:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8019628:	693b      	ldr	r3, [r7, #16]
 801962a:	685a      	ldr	r2, [r3, #4]
 801962c:	4b25      	ldr	r3, [pc, #148]	@ (80196c4 <vPortFree+0xbc>)
 801962e:	681b      	ldr	r3, [r3, #0]
 8019630:	4013      	ands	r3, r2
 8019632:	2b00      	cmp	r3, #0
 8019634:	d10b      	bne.n	801964e <vPortFree+0x46>
	__asm volatile
 8019636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801963a:	f383 8811 	msr	BASEPRI, r3
 801963e:	f3bf 8f6f 	isb	sy
 8019642:	f3bf 8f4f 	dsb	sy
 8019646:	60fb      	str	r3, [r7, #12]
}
 8019648:	bf00      	nop
 801964a:	bf00      	nop
 801964c:	e7fd      	b.n	801964a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801964e:	693b      	ldr	r3, [r7, #16]
 8019650:	681b      	ldr	r3, [r3, #0]
 8019652:	2b00      	cmp	r3, #0
 8019654:	d00b      	beq.n	801966e <vPortFree+0x66>
	__asm volatile
 8019656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801965a:	f383 8811 	msr	BASEPRI, r3
 801965e:	f3bf 8f6f 	isb	sy
 8019662:	f3bf 8f4f 	dsb	sy
 8019666:	60bb      	str	r3, [r7, #8]
}
 8019668:	bf00      	nop
 801966a:	bf00      	nop
 801966c:	e7fd      	b.n	801966a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801966e:	693b      	ldr	r3, [r7, #16]
 8019670:	685a      	ldr	r2, [r3, #4]
 8019672:	4b14      	ldr	r3, [pc, #80]	@ (80196c4 <vPortFree+0xbc>)
 8019674:	681b      	ldr	r3, [r3, #0]
 8019676:	4013      	ands	r3, r2
 8019678:	2b00      	cmp	r3, #0
 801967a:	d01e      	beq.n	80196ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801967c:	693b      	ldr	r3, [r7, #16]
 801967e:	681b      	ldr	r3, [r3, #0]
 8019680:	2b00      	cmp	r3, #0
 8019682:	d11a      	bne.n	80196ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8019684:	693b      	ldr	r3, [r7, #16]
 8019686:	685a      	ldr	r2, [r3, #4]
 8019688:	4b0e      	ldr	r3, [pc, #56]	@ (80196c4 <vPortFree+0xbc>)
 801968a:	681b      	ldr	r3, [r3, #0]
 801968c:	43db      	mvns	r3, r3
 801968e:	401a      	ands	r2, r3
 8019690:	693b      	ldr	r3, [r7, #16]
 8019692:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8019694:	f7fe fb34 	bl	8017d00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8019698:	693b      	ldr	r3, [r7, #16]
 801969a:	685a      	ldr	r2, [r3, #4]
 801969c:	4b0a      	ldr	r3, [pc, #40]	@ (80196c8 <vPortFree+0xc0>)
 801969e:	681b      	ldr	r3, [r3, #0]
 80196a0:	4413      	add	r3, r2
 80196a2:	4a09      	ldr	r2, [pc, #36]	@ (80196c8 <vPortFree+0xc0>)
 80196a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80196a6:	6938      	ldr	r0, [r7, #16]
 80196a8:	f000 f874 	bl	8019794 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80196ac:	4b07      	ldr	r3, [pc, #28]	@ (80196cc <vPortFree+0xc4>)
 80196ae:	681b      	ldr	r3, [r3, #0]
 80196b0:	3301      	adds	r3, #1
 80196b2:	4a06      	ldr	r2, [pc, #24]	@ (80196cc <vPortFree+0xc4>)
 80196b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80196b6:	f7fe fb31 	bl	8017d1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80196ba:	bf00      	nop
 80196bc:	3718      	adds	r7, #24
 80196be:	46bd      	mov	sp, r7
 80196c0:	bd80      	pop	{r7, pc}
 80196c2:	bf00      	nop
 80196c4:	240140dc 	.word	0x240140dc
 80196c8:	240140cc 	.word	0x240140cc
 80196cc:	240140d8 	.word	0x240140d8

080196d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80196d0:	b480      	push	{r7}
 80196d2:	b085      	sub	sp, #20
 80196d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80196d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80196da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80196dc:	4b27      	ldr	r3, [pc, #156]	@ (801977c <prvHeapInit+0xac>)
 80196de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	f003 0307 	and.w	r3, r3, #7
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d00c      	beq.n	8019704 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80196ea:	68fb      	ldr	r3, [r7, #12]
 80196ec:	3307      	adds	r3, #7
 80196ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80196f0:	68fb      	ldr	r3, [r7, #12]
 80196f2:	f023 0307 	bic.w	r3, r3, #7
 80196f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80196f8:	68ba      	ldr	r2, [r7, #8]
 80196fa:	68fb      	ldr	r3, [r7, #12]
 80196fc:	1ad3      	subs	r3, r2, r3
 80196fe:	4a1f      	ldr	r2, [pc, #124]	@ (801977c <prvHeapInit+0xac>)
 8019700:	4413      	add	r3, r2
 8019702:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8019704:	68fb      	ldr	r3, [r7, #12]
 8019706:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8019708:	4a1d      	ldr	r2, [pc, #116]	@ (8019780 <prvHeapInit+0xb0>)
 801970a:	687b      	ldr	r3, [r7, #4]
 801970c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801970e:	4b1c      	ldr	r3, [pc, #112]	@ (8019780 <prvHeapInit+0xb0>)
 8019710:	2200      	movs	r2, #0
 8019712:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8019714:	687b      	ldr	r3, [r7, #4]
 8019716:	68ba      	ldr	r2, [r7, #8]
 8019718:	4413      	add	r3, r2
 801971a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801971c:	2208      	movs	r2, #8
 801971e:	68fb      	ldr	r3, [r7, #12]
 8019720:	1a9b      	subs	r3, r3, r2
 8019722:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019724:	68fb      	ldr	r3, [r7, #12]
 8019726:	f023 0307 	bic.w	r3, r3, #7
 801972a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801972c:	68fb      	ldr	r3, [r7, #12]
 801972e:	4a15      	ldr	r2, [pc, #84]	@ (8019784 <prvHeapInit+0xb4>)
 8019730:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8019732:	4b14      	ldr	r3, [pc, #80]	@ (8019784 <prvHeapInit+0xb4>)
 8019734:	681b      	ldr	r3, [r3, #0]
 8019736:	2200      	movs	r2, #0
 8019738:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801973a:	4b12      	ldr	r3, [pc, #72]	@ (8019784 <prvHeapInit+0xb4>)
 801973c:	681b      	ldr	r3, [r3, #0]
 801973e:	2200      	movs	r2, #0
 8019740:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8019746:	683b      	ldr	r3, [r7, #0]
 8019748:	68fa      	ldr	r2, [r7, #12]
 801974a:	1ad2      	subs	r2, r2, r3
 801974c:	683b      	ldr	r3, [r7, #0]
 801974e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8019750:	4b0c      	ldr	r3, [pc, #48]	@ (8019784 <prvHeapInit+0xb4>)
 8019752:	681a      	ldr	r2, [r3, #0]
 8019754:	683b      	ldr	r3, [r7, #0]
 8019756:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019758:	683b      	ldr	r3, [r7, #0]
 801975a:	685b      	ldr	r3, [r3, #4]
 801975c:	4a0a      	ldr	r2, [pc, #40]	@ (8019788 <prvHeapInit+0xb8>)
 801975e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019760:	683b      	ldr	r3, [r7, #0]
 8019762:	685b      	ldr	r3, [r3, #4]
 8019764:	4a09      	ldr	r2, [pc, #36]	@ (801978c <prvHeapInit+0xbc>)
 8019766:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8019768:	4b09      	ldr	r3, [pc, #36]	@ (8019790 <prvHeapInit+0xc0>)
 801976a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801976e:	601a      	str	r2, [r3, #0]
}
 8019770:	bf00      	nop
 8019772:	3714      	adds	r7, #20
 8019774:	46bd      	mov	sp, r7
 8019776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801977a:	4770      	bx	lr
 801977c:	240040c0 	.word	0x240040c0
 8019780:	240140c0 	.word	0x240140c0
 8019784:	240140c8 	.word	0x240140c8
 8019788:	240140d0 	.word	0x240140d0
 801978c:	240140cc 	.word	0x240140cc
 8019790:	240140dc 	.word	0x240140dc

08019794 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8019794:	b480      	push	{r7}
 8019796:	b085      	sub	sp, #20
 8019798:	af00      	add	r7, sp, #0
 801979a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801979c:	4b28      	ldr	r3, [pc, #160]	@ (8019840 <prvInsertBlockIntoFreeList+0xac>)
 801979e:	60fb      	str	r3, [r7, #12]
 80197a0:	e002      	b.n	80197a8 <prvInsertBlockIntoFreeList+0x14>
 80197a2:	68fb      	ldr	r3, [r7, #12]
 80197a4:	681b      	ldr	r3, [r3, #0]
 80197a6:	60fb      	str	r3, [r7, #12]
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	687a      	ldr	r2, [r7, #4]
 80197ae:	429a      	cmp	r2, r3
 80197b0:	d8f7      	bhi.n	80197a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80197b2:	68fb      	ldr	r3, [r7, #12]
 80197b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80197b6:	68fb      	ldr	r3, [r7, #12]
 80197b8:	685b      	ldr	r3, [r3, #4]
 80197ba:	68ba      	ldr	r2, [r7, #8]
 80197bc:	4413      	add	r3, r2
 80197be:	687a      	ldr	r2, [r7, #4]
 80197c0:	429a      	cmp	r2, r3
 80197c2:	d108      	bne.n	80197d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80197c4:	68fb      	ldr	r3, [r7, #12]
 80197c6:	685a      	ldr	r2, [r3, #4]
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	685b      	ldr	r3, [r3, #4]
 80197cc:	441a      	add	r2, r3
 80197ce:	68fb      	ldr	r3, [r7, #12]
 80197d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80197d2:	68fb      	ldr	r3, [r7, #12]
 80197d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80197d6:	687b      	ldr	r3, [r7, #4]
 80197d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80197da:	687b      	ldr	r3, [r7, #4]
 80197dc:	685b      	ldr	r3, [r3, #4]
 80197de:	68ba      	ldr	r2, [r7, #8]
 80197e0:	441a      	add	r2, r3
 80197e2:	68fb      	ldr	r3, [r7, #12]
 80197e4:	681b      	ldr	r3, [r3, #0]
 80197e6:	429a      	cmp	r2, r3
 80197e8:	d118      	bne.n	801981c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80197ea:	68fb      	ldr	r3, [r7, #12]
 80197ec:	681a      	ldr	r2, [r3, #0]
 80197ee:	4b15      	ldr	r3, [pc, #84]	@ (8019844 <prvInsertBlockIntoFreeList+0xb0>)
 80197f0:	681b      	ldr	r3, [r3, #0]
 80197f2:	429a      	cmp	r2, r3
 80197f4:	d00d      	beq.n	8019812 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80197f6:	687b      	ldr	r3, [r7, #4]
 80197f8:	685a      	ldr	r2, [r3, #4]
 80197fa:	68fb      	ldr	r3, [r7, #12]
 80197fc:	681b      	ldr	r3, [r3, #0]
 80197fe:	685b      	ldr	r3, [r3, #4]
 8019800:	441a      	add	r2, r3
 8019802:	687b      	ldr	r3, [r7, #4]
 8019804:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8019806:	68fb      	ldr	r3, [r7, #12]
 8019808:	681b      	ldr	r3, [r3, #0]
 801980a:	681a      	ldr	r2, [r3, #0]
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	601a      	str	r2, [r3, #0]
 8019810:	e008      	b.n	8019824 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8019812:	4b0c      	ldr	r3, [pc, #48]	@ (8019844 <prvInsertBlockIntoFreeList+0xb0>)
 8019814:	681a      	ldr	r2, [r3, #0]
 8019816:	687b      	ldr	r3, [r7, #4]
 8019818:	601a      	str	r2, [r3, #0]
 801981a:	e003      	b.n	8019824 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801981c:	68fb      	ldr	r3, [r7, #12]
 801981e:	681a      	ldr	r2, [r3, #0]
 8019820:	687b      	ldr	r3, [r7, #4]
 8019822:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8019824:	68fa      	ldr	r2, [r7, #12]
 8019826:	687b      	ldr	r3, [r7, #4]
 8019828:	429a      	cmp	r2, r3
 801982a:	d002      	beq.n	8019832 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801982c:	68fb      	ldr	r3, [r7, #12]
 801982e:	687a      	ldr	r2, [r7, #4]
 8019830:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019832:	bf00      	nop
 8019834:	3714      	adds	r7, #20
 8019836:	46bd      	mov	sp, r7
 8019838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801983c:	4770      	bx	lr
 801983e:	bf00      	nop
 8019840:	240140c0 	.word	0x240140c0
 8019844:	240140c8 	.word	0x240140c8

08019848 <atoi>:
 8019848:	220a      	movs	r2, #10
 801984a:	2100      	movs	r1, #0
 801984c:	f000 b87c 	b.w	8019948 <strtol>

08019850 <_strtol_l.isra.0>:
 8019850:	2b24      	cmp	r3, #36	@ 0x24
 8019852:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019856:	4686      	mov	lr, r0
 8019858:	4690      	mov	r8, r2
 801985a:	d801      	bhi.n	8019860 <_strtol_l.isra.0+0x10>
 801985c:	2b01      	cmp	r3, #1
 801985e:	d106      	bne.n	801986e <_strtol_l.isra.0+0x1e>
 8019860:	f001 fafa 	bl	801ae58 <__errno>
 8019864:	2316      	movs	r3, #22
 8019866:	6003      	str	r3, [r0, #0]
 8019868:	2000      	movs	r0, #0
 801986a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801986e:	4834      	ldr	r0, [pc, #208]	@ (8019940 <_strtol_l.isra.0+0xf0>)
 8019870:	460d      	mov	r5, r1
 8019872:	462a      	mov	r2, r5
 8019874:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019878:	5d06      	ldrb	r6, [r0, r4]
 801987a:	f016 0608 	ands.w	r6, r6, #8
 801987e:	d1f8      	bne.n	8019872 <_strtol_l.isra.0+0x22>
 8019880:	2c2d      	cmp	r4, #45	@ 0x2d
 8019882:	d110      	bne.n	80198a6 <_strtol_l.isra.0+0x56>
 8019884:	782c      	ldrb	r4, [r5, #0]
 8019886:	2601      	movs	r6, #1
 8019888:	1c95      	adds	r5, r2, #2
 801988a:	f033 0210 	bics.w	r2, r3, #16
 801988e:	d115      	bne.n	80198bc <_strtol_l.isra.0+0x6c>
 8019890:	2c30      	cmp	r4, #48	@ 0x30
 8019892:	d10d      	bne.n	80198b0 <_strtol_l.isra.0+0x60>
 8019894:	782a      	ldrb	r2, [r5, #0]
 8019896:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801989a:	2a58      	cmp	r2, #88	@ 0x58
 801989c:	d108      	bne.n	80198b0 <_strtol_l.isra.0+0x60>
 801989e:	786c      	ldrb	r4, [r5, #1]
 80198a0:	3502      	adds	r5, #2
 80198a2:	2310      	movs	r3, #16
 80198a4:	e00a      	b.n	80198bc <_strtol_l.isra.0+0x6c>
 80198a6:	2c2b      	cmp	r4, #43	@ 0x2b
 80198a8:	bf04      	itt	eq
 80198aa:	782c      	ldrbeq	r4, [r5, #0]
 80198ac:	1c95      	addeq	r5, r2, #2
 80198ae:	e7ec      	b.n	801988a <_strtol_l.isra.0+0x3a>
 80198b0:	2b00      	cmp	r3, #0
 80198b2:	d1f6      	bne.n	80198a2 <_strtol_l.isra.0+0x52>
 80198b4:	2c30      	cmp	r4, #48	@ 0x30
 80198b6:	bf14      	ite	ne
 80198b8:	230a      	movne	r3, #10
 80198ba:	2308      	moveq	r3, #8
 80198bc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80198c0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80198c4:	2200      	movs	r2, #0
 80198c6:	fbbc f9f3 	udiv	r9, ip, r3
 80198ca:	4610      	mov	r0, r2
 80198cc:	fb03 ca19 	mls	sl, r3, r9, ip
 80198d0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80198d4:	2f09      	cmp	r7, #9
 80198d6:	d80f      	bhi.n	80198f8 <_strtol_l.isra.0+0xa8>
 80198d8:	463c      	mov	r4, r7
 80198da:	42a3      	cmp	r3, r4
 80198dc:	dd1b      	ble.n	8019916 <_strtol_l.isra.0+0xc6>
 80198de:	1c57      	adds	r7, r2, #1
 80198e0:	d007      	beq.n	80198f2 <_strtol_l.isra.0+0xa2>
 80198e2:	4581      	cmp	r9, r0
 80198e4:	d314      	bcc.n	8019910 <_strtol_l.isra.0+0xc0>
 80198e6:	d101      	bne.n	80198ec <_strtol_l.isra.0+0x9c>
 80198e8:	45a2      	cmp	sl, r4
 80198ea:	db11      	blt.n	8019910 <_strtol_l.isra.0+0xc0>
 80198ec:	fb00 4003 	mla	r0, r0, r3, r4
 80198f0:	2201      	movs	r2, #1
 80198f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80198f6:	e7eb      	b.n	80198d0 <_strtol_l.isra.0+0x80>
 80198f8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80198fc:	2f19      	cmp	r7, #25
 80198fe:	d801      	bhi.n	8019904 <_strtol_l.isra.0+0xb4>
 8019900:	3c37      	subs	r4, #55	@ 0x37
 8019902:	e7ea      	b.n	80198da <_strtol_l.isra.0+0x8a>
 8019904:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019908:	2f19      	cmp	r7, #25
 801990a:	d804      	bhi.n	8019916 <_strtol_l.isra.0+0xc6>
 801990c:	3c57      	subs	r4, #87	@ 0x57
 801990e:	e7e4      	b.n	80198da <_strtol_l.isra.0+0x8a>
 8019910:	f04f 32ff 	mov.w	r2, #4294967295
 8019914:	e7ed      	b.n	80198f2 <_strtol_l.isra.0+0xa2>
 8019916:	1c53      	adds	r3, r2, #1
 8019918:	d108      	bne.n	801992c <_strtol_l.isra.0+0xdc>
 801991a:	2322      	movs	r3, #34	@ 0x22
 801991c:	f8ce 3000 	str.w	r3, [lr]
 8019920:	4660      	mov	r0, ip
 8019922:	f1b8 0f00 	cmp.w	r8, #0
 8019926:	d0a0      	beq.n	801986a <_strtol_l.isra.0+0x1a>
 8019928:	1e69      	subs	r1, r5, #1
 801992a:	e006      	b.n	801993a <_strtol_l.isra.0+0xea>
 801992c:	b106      	cbz	r6, 8019930 <_strtol_l.isra.0+0xe0>
 801992e:	4240      	negs	r0, r0
 8019930:	f1b8 0f00 	cmp.w	r8, #0
 8019934:	d099      	beq.n	801986a <_strtol_l.isra.0+0x1a>
 8019936:	2a00      	cmp	r2, #0
 8019938:	d1f6      	bne.n	8019928 <_strtol_l.isra.0+0xd8>
 801993a:	f8c8 1000 	str.w	r1, [r8]
 801993e:	e794      	b.n	801986a <_strtol_l.isra.0+0x1a>
 8019940:	0801f431 	.word	0x0801f431

08019944 <_strtol_r>:
 8019944:	f7ff bf84 	b.w	8019850 <_strtol_l.isra.0>

08019948 <strtol>:
 8019948:	4613      	mov	r3, r2
 801994a:	460a      	mov	r2, r1
 801994c:	4601      	mov	r1, r0
 801994e:	4802      	ldr	r0, [pc, #8]	@ (8019958 <strtol+0x10>)
 8019950:	6800      	ldr	r0, [r0, #0]
 8019952:	f7ff bf7d 	b.w	8019850 <_strtol_l.isra.0>
 8019956:	bf00      	nop
 8019958:	24000020 	.word	0x24000020

0801995c <__cvt>:
 801995c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801995e:	ed2d 8b02 	vpush	{d8}
 8019962:	eeb0 8b40 	vmov.f64	d8, d0
 8019966:	b085      	sub	sp, #20
 8019968:	4617      	mov	r7, r2
 801996a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801996c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801996e:	ee18 2a90 	vmov	r2, s17
 8019972:	f025 0520 	bic.w	r5, r5, #32
 8019976:	2a00      	cmp	r2, #0
 8019978:	bfb6      	itet	lt
 801997a:	222d      	movlt	r2, #45	@ 0x2d
 801997c:	2200      	movge	r2, #0
 801997e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019982:	2d46      	cmp	r5, #70	@ 0x46
 8019984:	460c      	mov	r4, r1
 8019986:	701a      	strb	r2, [r3, #0]
 8019988:	d004      	beq.n	8019994 <__cvt+0x38>
 801998a:	2d45      	cmp	r5, #69	@ 0x45
 801998c:	d100      	bne.n	8019990 <__cvt+0x34>
 801998e:	3401      	adds	r4, #1
 8019990:	2102      	movs	r1, #2
 8019992:	e000      	b.n	8019996 <__cvt+0x3a>
 8019994:	2103      	movs	r1, #3
 8019996:	ab03      	add	r3, sp, #12
 8019998:	9301      	str	r3, [sp, #4]
 801999a:	ab02      	add	r3, sp, #8
 801999c:	9300      	str	r3, [sp, #0]
 801999e:	4622      	mov	r2, r4
 80199a0:	4633      	mov	r3, r6
 80199a2:	eeb0 0b48 	vmov.f64	d0, d8
 80199a6:	f001 fb23 	bl	801aff0 <_dtoa_r>
 80199aa:	2d47      	cmp	r5, #71	@ 0x47
 80199ac:	d114      	bne.n	80199d8 <__cvt+0x7c>
 80199ae:	07fb      	lsls	r3, r7, #31
 80199b0:	d50a      	bpl.n	80199c8 <__cvt+0x6c>
 80199b2:	1902      	adds	r2, r0, r4
 80199b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80199b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199bc:	bf08      	it	eq
 80199be:	9203      	streq	r2, [sp, #12]
 80199c0:	2130      	movs	r1, #48	@ 0x30
 80199c2:	9b03      	ldr	r3, [sp, #12]
 80199c4:	4293      	cmp	r3, r2
 80199c6:	d319      	bcc.n	80199fc <__cvt+0xa0>
 80199c8:	9b03      	ldr	r3, [sp, #12]
 80199ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80199cc:	1a1b      	subs	r3, r3, r0
 80199ce:	6013      	str	r3, [r2, #0]
 80199d0:	b005      	add	sp, #20
 80199d2:	ecbd 8b02 	vpop	{d8}
 80199d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80199d8:	2d46      	cmp	r5, #70	@ 0x46
 80199da:	eb00 0204 	add.w	r2, r0, r4
 80199de:	d1e9      	bne.n	80199b4 <__cvt+0x58>
 80199e0:	7803      	ldrb	r3, [r0, #0]
 80199e2:	2b30      	cmp	r3, #48	@ 0x30
 80199e4:	d107      	bne.n	80199f6 <__cvt+0x9a>
 80199e6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80199ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199ee:	bf1c      	itt	ne
 80199f0:	f1c4 0401 	rsbne	r4, r4, #1
 80199f4:	6034      	strne	r4, [r6, #0]
 80199f6:	6833      	ldr	r3, [r6, #0]
 80199f8:	441a      	add	r2, r3
 80199fa:	e7db      	b.n	80199b4 <__cvt+0x58>
 80199fc:	1c5c      	adds	r4, r3, #1
 80199fe:	9403      	str	r4, [sp, #12]
 8019a00:	7019      	strb	r1, [r3, #0]
 8019a02:	e7de      	b.n	80199c2 <__cvt+0x66>

08019a04 <__exponent>:
 8019a04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019a06:	2900      	cmp	r1, #0
 8019a08:	bfba      	itte	lt
 8019a0a:	4249      	neglt	r1, r1
 8019a0c:	232d      	movlt	r3, #45	@ 0x2d
 8019a0e:	232b      	movge	r3, #43	@ 0x2b
 8019a10:	2909      	cmp	r1, #9
 8019a12:	7002      	strb	r2, [r0, #0]
 8019a14:	7043      	strb	r3, [r0, #1]
 8019a16:	dd29      	ble.n	8019a6c <__exponent+0x68>
 8019a18:	f10d 0307 	add.w	r3, sp, #7
 8019a1c:	461d      	mov	r5, r3
 8019a1e:	270a      	movs	r7, #10
 8019a20:	461a      	mov	r2, r3
 8019a22:	fbb1 f6f7 	udiv	r6, r1, r7
 8019a26:	fb07 1416 	mls	r4, r7, r6, r1
 8019a2a:	3430      	adds	r4, #48	@ 0x30
 8019a2c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019a30:	460c      	mov	r4, r1
 8019a32:	2c63      	cmp	r4, #99	@ 0x63
 8019a34:	f103 33ff 	add.w	r3, r3, #4294967295
 8019a38:	4631      	mov	r1, r6
 8019a3a:	dcf1      	bgt.n	8019a20 <__exponent+0x1c>
 8019a3c:	3130      	adds	r1, #48	@ 0x30
 8019a3e:	1e94      	subs	r4, r2, #2
 8019a40:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019a44:	1c41      	adds	r1, r0, #1
 8019a46:	4623      	mov	r3, r4
 8019a48:	42ab      	cmp	r3, r5
 8019a4a:	d30a      	bcc.n	8019a62 <__exponent+0x5e>
 8019a4c:	f10d 0309 	add.w	r3, sp, #9
 8019a50:	1a9b      	subs	r3, r3, r2
 8019a52:	42ac      	cmp	r4, r5
 8019a54:	bf88      	it	hi
 8019a56:	2300      	movhi	r3, #0
 8019a58:	3302      	adds	r3, #2
 8019a5a:	4403      	add	r3, r0
 8019a5c:	1a18      	subs	r0, r3, r0
 8019a5e:	b003      	add	sp, #12
 8019a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019a62:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019a66:	f801 6f01 	strb.w	r6, [r1, #1]!
 8019a6a:	e7ed      	b.n	8019a48 <__exponent+0x44>
 8019a6c:	2330      	movs	r3, #48	@ 0x30
 8019a6e:	3130      	adds	r1, #48	@ 0x30
 8019a70:	7083      	strb	r3, [r0, #2]
 8019a72:	70c1      	strb	r1, [r0, #3]
 8019a74:	1d03      	adds	r3, r0, #4
 8019a76:	e7f1      	b.n	8019a5c <__exponent+0x58>

08019a78 <_printf_float>:
 8019a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a7c:	b08d      	sub	sp, #52	@ 0x34
 8019a7e:	460c      	mov	r4, r1
 8019a80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019a84:	4616      	mov	r6, r2
 8019a86:	461f      	mov	r7, r3
 8019a88:	4605      	mov	r5, r0
 8019a8a:	f001 f93d 	bl	801ad08 <_localeconv_r>
 8019a8e:	f8d0 b000 	ldr.w	fp, [r0]
 8019a92:	4658      	mov	r0, fp
 8019a94:	f7e6 fc9c 	bl	80003d0 <strlen>
 8019a98:	2300      	movs	r3, #0
 8019a9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8019a9c:	f8d8 3000 	ldr.w	r3, [r8]
 8019aa0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019aa4:	6822      	ldr	r2, [r4, #0]
 8019aa6:	9005      	str	r0, [sp, #20]
 8019aa8:	3307      	adds	r3, #7
 8019aaa:	f023 0307 	bic.w	r3, r3, #7
 8019aae:	f103 0108 	add.w	r1, r3, #8
 8019ab2:	f8c8 1000 	str.w	r1, [r8]
 8019ab6:	ed93 0b00 	vldr	d0, [r3]
 8019aba:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8019d18 <_printf_float+0x2a0>
 8019abe:	eeb0 7bc0 	vabs.f64	d7, d0
 8019ac2:	eeb4 7b46 	vcmp.f64	d7, d6
 8019ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019aca:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8019ace:	dd24      	ble.n	8019b1a <_printf_float+0xa2>
 8019ad0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ad8:	d502      	bpl.n	8019ae0 <_printf_float+0x68>
 8019ada:	232d      	movs	r3, #45	@ 0x2d
 8019adc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019ae0:	498f      	ldr	r1, [pc, #572]	@ (8019d20 <_printf_float+0x2a8>)
 8019ae2:	4b90      	ldr	r3, [pc, #576]	@ (8019d24 <_printf_float+0x2ac>)
 8019ae4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019ae8:	bf8c      	ite	hi
 8019aea:	4688      	movhi	r8, r1
 8019aec:	4698      	movls	r8, r3
 8019aee:	f022 0204 	bic.w	r2, r2, #4
 8019af2:	2303      	movs	r3, #3
 8019af4:	6123      	str	r3, [r4, #16]
 8019af6:	6022      	str	r2, [r4, #0]
 8019af8:	f04f 0a00 	mov.w	sl, #0
 8019afc:	9700      	str	r7, [sp, #0]
 8019afe:	4633      	mov	r3, r6
 8019b00:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019b02:	4621      	mov	r1, r4
 8019b04:	4628      	mov	r0, r5
 8019b06:	f000 f9d1 	bl	8019eac <_printf_common>
 8019b0a:	3001      	adds	r0, #1
 8019b0c:	f040 8089 	bne.w	8019c22 <_printf_float+0x1aa>
 8019b10:	f04f 30ff 	mov.w	r0, #4294967295
 8019b14:	b00d      	add	sp, #52	@ 0x34
 8019b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b1a:	eeb4 0b40 	vcmp.f64	d0, d0
 8019b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b22:	d709      	bvc.n	8019b38 <_printf_float+0xc0>
 8019b24:	ee10 3a90 	vmov	r3, s1
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	bfbc      	itt	lt
 8019b2c:	232d      	movlt	r3, #45	@ 0x2d
 8019b2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019b32:	497d      	ldr	r1, [pc, #500]	@ (8019d28 <_printf_float+0x2b0>)
 8019b34:	4b7d      	ldr	r3, [pc, #500]	@ (8019d2c <_printf_float+0x2b4>)
 8019b36:	e7d5      	b.n	8019ae4 <_printf_float+0x6c>
 8019b38:	6863      	ldr	r3, [r4, #4]
 8019b3a:	1c59      	adds	r1, r3, #1
 8019b3c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019b40:	d139      	bne.n	8019bb6 <_printf_float+0x13e>
 8019b42:	2306      	movs	r3, #6
 8019b44:	6063      	str	r3, [r4, #4]
 8019b46:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8019b4a:	2300      	movs	r3, #0
 8019b4c:	6022      	str	r2, [r4, #0]
 8019b4e:	9303      	str	r3, [sp, #12]
 8019b50:	ab0a      	add	r3, sp, #40	@ 0x28
 8019b52:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8019b56:	ab09      	add	r3, sp, #36	@ 0x24
 8019b58:	9300      	str	r3, [sp, #0]
 8019b5a:	6861      	ldr	r1, [r4, #4]
 8019b5c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019b60:	4628      	mov	r0, r5
 8019b62:	f7ff fefb 	bl	801995c <__cvt>
 8019b66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019b6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019b6c:	4680      	mov	r8, r0
 8019b6e:	d129      	bne.n	8019bc4 <_printf_float+0x14c>
 8019b70:	1cc8      	adds	r0, r1, #3
 8019b72:	db02      	blt.n	8019b7a <_printf_float+0x102>
 8019b74:	6863      	ldr	r3, [r4, #4]
 8019b76:	4299      	cmp	r1, r3
 8019b78:	dd41      	ble.n	8019bfe <_printf_float+0x186>
 8019b7a:	f1a9 0902 	sub.w	r9, r9, #2
 8019b7e:	fa5f f989 	uxtb.w	r9, r9
 8019b82:	3901      	subs	r1, #1
 8019b84:	464a      	mov	r2, r9
 8019b86:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019b8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8019b8c:	f7ff ff3a 	bl	8019a04 <__exponent>
 8019b90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019b92:	1813      	adds	r3, r2, r0
 8019b94:	2a01      	cmp	r2, #1
 8019b96:	4682      	mov	sl, r0
 8019b98:	6123      	str	r3, [r4, #16]
 8019b9a:	dc02      	bgt.n	8019ba2 <_printf_float+0x12a>
 8019b9c:	6822      	ldr	r2, [r4, #0]
 8019b9e:	07d2      	lsls	r2, r2, #31
 8019ba0:	d501      	bpl.n	8019ba6 <_printf_float+0x12e>
 8019ba2:	3301      	adds	r3, #1
 8019ba4:	6123      	str	r3, [r4, #16]
 8019ba6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d0a6      	beq.n	8019afc <_printf_float+0x84>
 8019bae:	232d      	movs	r3, #45	@ 0x2d
 8019bb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019bb4:	e7a2      	b.n	8019afc <_printf_float+0x84>
 8019bb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019bba:	d1c4      	bne.n	8019b46 <_printf_float+0xce>
 8019bbc:	2b00      	cmp	r3, #0
 8019bbe:	d1c2      	bne.n	8019b46 <_printf_float+0xce>
 8019bc0:	2301      	movs	r3, #1
 8019bc2:	e7bf      	b.n	8019b44 <_printf_float+0xcc>
 8019bc4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019bc8:	d9db      	bls.n	8019b82 <_printf_float+0x10a>
 8019bca:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8019bce:	d118      	bne.n	8019c02 <_printf_float+0x18a>
 8019bd0:	2900      	cmp	r1, #0
 8019bd2:	6863      	ldr	r3, [r4, #4]
 8019bd4:	dd0b      	ble.n	8019bee <_printf_float+0x176>
 8019bd6:	6121      	str	r1, [r4, #16]
 8019bd8:	b913      	cbnz	r3, 8019be0 <_printf_float+0x168>
 8019bda:	6822      	ldr	r2, [r4, #0]
 8019bdc:	07d0      	lsls	r0, r2, #31
 8019bde:	d502      	bpl.n	8019be6 <_printf_float+0x16e>
 8019be0:	3301      	adds	r3, #1
 8019be2:	440b      	add	r3, r1
 8019be4:	6123      	str	r3, [r4, #16]
 8019be6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019be8:	f04f 0a00 	mov.w	sl, #0
 8019bec:	e7db      	b.n	8019ba6 <_printf_float+0x12e>
 8019bee:	b913      	cbnz	r3, 8019bf6 <_printf_float+0x17e>
 8019bf0:	6822      	ldr	r2, [r4, #0]
 8019bf2:	07d2      	lsls	r2, r2, #31
 8019bf4:	d501      	bpl.n	8019bfa <_printf_float+0x182>
 8019bf6:	3302      	adds	r3, #2
 8019bf8:	e7f4      	b.n	8019be4 <_printf_float+0x16c>
 8019bfa:	2301      	movs	r3, #1
 8019bfc:	e7f2      	b.n	8019be4 <_printf_float+0x16c>
 8019bfe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8019c02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019c04:	4299      	cmp	r1, r3
 8019c06:	db05      	blt.n	8019c14 <_printf_float+0x19c>
 8019c08:	6823      	ldr	r3, [r4, #0]
 8019c0a:	6121      	str	r1, [r4, #16]
 8019c0c:	07d8      	lsls	r0, r3, #31
 8019c0e:	d5ea      	bpl.n	8019be6 <_printf_float+0x16e>
 8019c10:	1c4b      	adds	r3, r1, #1
 8019c12:	e7e7      	b.n	8019be4 <_printf_float+0x16c>
 8019c14:	2900      	cmp	r1, #0
 8019c16:	bfd4      	ite	le
 8019c18:	f1c1 0202 	rsble	r2, r1, #2
 8019c1c:	2201      	movgt	r2, #1
 8019c1e:	4413      	add	r3, r2
 8019c20:	e7e0      	b.n	8019be4 <_printf_float+0x16c>
 8019c22:	6823      	ldr	r3, [r4, #0]
 8019c24:	055a      	lsls	r2, r3, #21
 8019c26:	d407      	bmi.n	8019c38 <_printf_float+0x1c0>
 8019c28:	6923      	ldr	r3, [r4, #16]
 8019c2a:	4642      	mov	r2, r8
 8019c2c:	4631      	mov	r1, r6
 8019c2e:	4628      	mov	r0, r5
 8019c30:	47b8      	blx	r7
 8019c32:	3001      	adds	r0, #1
 8019c34:	d12a      	bne.n	8019c8c <_printf_float+0x214>
 8019c36:	e76b      	b.n	8019b10 <_printf_float+0x98>
 8019c38:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019c3c:	f240 80e0 	bls.w	8019e00 <_printf_float+0x388>
 8019c40:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019c44:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c4c:	d133      	bne.n	8019cb6 <_printf_float+0x23e>
 8019c4e:	4a38      	ldr	r2, [pc, #224]	@ (8019d30 <_printf_float+0x2b8>)
 8019c50:	2301      	movs	r3, #1
 8019c52:	4631      	mov	r1, r6
 8019c54:	4628      	mov	r0, r5
 8019c56:	47b8      	blx	r7
 8019c58:	3001      	adds	r0, #1
 8019c5a:	f43f af59 	beq.w	8019b10 <_printf_float+0x98>
 8019c5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019c62:	4543      	cmp	r3, r8
 8019c64:	db02      	blt.n	8019c6c <_printf_float+0x1f4>
 8019c66:	6823      	ldr	r3, [r4, #0]
 8019c68:	07d8      	lsls	r0, r3, #31
 8019c6a:	d50f      	bpl.n	8019c8c <_printf_float+0x214>
 8019c6c:	9b05      	ldr	r3, [sp, #20]
 8019c6e:	465a      	mov	r2, fp
 8019c70:	4631      	mov	r1, r6
 8019c72:	4628      	mov	r0, r5
 8019c74:	47b8      	blx	r7
 8019c76:	3001      	adds	r0, #1
 8019c78:	f43f af4a 	beq.w	8019b10 <_printf_float+0x98>
 8019c7c:	f04f 0900 	mov.w	r9, #0
 8019c80:	f108 38ff 	add.w	r8, r8, #4294967295
 8019c84:	f104 0a1a 	add.w	sl, r4, #26
 8019c88:	45c8      	cmp	r8, r9
 8019c8a:	dc09      	bgt.n	8019ca0 <_printf_float+0x228>
 8019c8c:	6823      	ldr	r3, [r4, #0]
 8019c8e:	079b      	lsls	r3, r3, #30
 8019c90:	f100 8107 	bmi.w	8019ea2 <_printf_float+0x42a>
 8019c94:	68e0      	ldr	r0, [r4, #12]
 8019c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019c98:	4298      	cmp	r0, r3
 8019c9a:	bfb8      	it	lt
 8019c9c:	4618      	movlt	r0, r3
 8019c9e:	e739      	b.n	8019b14 <_printf_float+0x9c>
 8019ca0:	2301      	movs	r3, #1
 8019ca2:	4652      	mov	r2, sl
 8019ca4:	4631      	mov	r1, r6
 8019ca6:	4628      	mov	r0, r5
 8019ca8:	47b8      	blx	r7
 8019caa:	3001      	adds	r0, #1
 8019cac:	f43f af30 	beq.w	8019b10 <_printf_float+0x98>
 8019cb0:	f109 0901 	add.w	r9, r9, #1
 8019cb4:	e7e8      	b.n	8019c88 <_printf_float+0x210>
 8019cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cb8:	2b00      	cmp	r3, #0
 8019cba:	dc3b      	bgt.n	8019d34 <_printf_float+0x2bc>
 8019cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8019d30 <_printf_float+0x2b8>)
 8019cbe:	2301      	movs	r3, #1
 8019cc0:	4631      	mov	r1, r6
 8019cc2:	4628      	mov	r0, r5
 8019cc4:	47b8      	blx	r7
 8019cc6:	3001      	adds	r0, #1
 8019cc8:	f43f af22 	beq.w	8019b10 <_printf_float+0x98>
 8019ccc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019cd0:	ea59 0303 	orrs.w	r3, r9, r3
 8019cd4:	d102      	bne.n	8019cdc <_printf_float+0x264>
 8019cd6:	6823      	ldr	r3, [r4, #0]
 8019cd8:	07d9      	lsls	r1, r3, #31
 8019cda:	d5d7      	bpl.n	8019c8c <_printf_float+0x214>
 8019cdc:	9b05      	ldr	r3, [sp, #20]
 8019cde:	465a      	mov	r2, fp
 8019ce0:	4631      	mov	r1, r6
 8019ce2:	4628      	mov	r0, r5
 8019ce4:	47b8      	blx	r7
 8019ce6:	3001      	adds	r0, #1
 8019ce8:	f43f af12 	beq.w	8019b10 <_printf_float+0x98>
 8019cec:	f04f 0a00 	mov.w	sl, #0
 8019cf0:	f104 0b1a 	add.w	fp, r4, #26
 8019cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cf6:	425b      	negs	r3, r3
 8019cf8:	4553      	cmp	r3, sl
 8019cfa:	dc01      	bgt.n	8019d00 <_printf_float+0x288>
 8019cfc:	464b      	mov	r3, r9
 8019cfe:	e794      	b.n	8019c2a <_printf_float+0x1b2>
 8019d00:	2301      	movs	r3, #1
 8019d02:	465a      	mov	r2, fp
 8019d04:	4631      	mov	r1, r6
 8019d06:	4628      	mov	r0, r5
 8019d08:	47b8      	blx	r7
 8019d0a:	3001      	adds	r0, #1
 8019d0c:	f43f af00 	beq.w	8019b10 <_printf_float+0x98>
 8019d10:	f10a 0a01 	add.w	sl, sl, #1
 8019d14:	e7ee      	b.n	8019cf4 <_printf_float+0x27c>
 8019d16:	bf00      	nop
 8019d18:	ffffffff 	.word	0xffffffff
 8019d1c:	7fefffff 	.word	0x7fefffff
 8019d20:	0801f535 	.word	0x0801f535
 8019d24:	0801f531 	.word	0x0801f531
 8019d28:	0801f53d 	.word	0x0801f53d
 8019d2c:	0801f539 	.word	0x0801f539
 8019d30:	0801f677 	.word	0x0801f677
 8019d34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019d36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019d3a:	4553      	cmp	r3, sl
 8019d3c:	bfa8      	it	ge
 8019d3e:	4653      	movge	r3, sl
 8019d40:	2b00      	cmp	r3, #0
 8019d42:	4699      	mov	r9, r3
 8019d44:	dc37      	bgt.n	8019db6 <_printf_float+0x33e>
 8019d46:	2300      	movs	r3, #0
 8019d48:	9307      	str	r3, [sp, #28]
 8019d4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019d4e:	f104 021a 	add.w	r2, r4, #26
 8019d52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019d54:	9907      	ldr	r1, [sp, #28]
 8019d56:	9306      	str	r3, [sp, #24]
 8019d58:	eba3 0309 	sub.w	r3, r3, r9
 8019d5c:	428b      	cmp	r3, r1
 8019d5e:	dc31      	bgt.n	8019dc4 <_printf_float+0x34c>
 8019d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d62:	459a      	cmp	sl, r3
 8019d64:	dc3b      	bgt.n	8019dde <_printf_float+0x366>
 8019d66:	6823      	ldr	r3, [r4, #0]
 8019d68:	07da      	lsls	r2, r3, #31
 8019d6a:	d438      	bmi.n	8019dde <_printf_float+0x366>
 8019d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d6e:	ebaa 0903 	sub.w	r9, sl, r3
 8019d72:	9b06      	ldr	r3, [sp, #24]
 8019d74:	ebaa 0303 	sub.w	r3, sl, r3
 8019d78:	4599      	cmp	r9, r3
 8019d7a:	bfa8      	it	ge
 8019d7c:	4699      	movge	r9, r3
 8019d7e:	f1b9 0f00 	cmp.w	r9, #0
 8019d82:	dc34      	bgt.n	8019dee <_printf_float+0x376>
 8019d84:	f04f 0800 	mov.w	r8, #0
 8019d88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019d8c:	f104 0b1a 	add.w	fp, r4, #26
 8019d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d92:	ebaa 0303 	sub.w	r3, sl, r3
 8019d96:	eba3 0309 	sub.w	r3, r3, r9
 8019d9a:	4543      	cmp	r3, r8
 8019d9c:	f77f af76 	ble.w	8019c8c <_printf_float+0x214>
 8019da0:	2301      	movs	r3, #1
 8019da2:	465a      	mov	r2, fp
 8019da4:	4631      	mov	r1, r6
 8019da6:	4628      	mov	r0, r5
 8019da8:	47b8      	blx	r7
 8019daa:	3001      	adds	r0, #1
 8019dac:	f43f aeb0 	beq.w	8019b10 <_printf_float+0x98>
 8019db0:	f108 0801 	add.w	r8, r8, #1
 8019db4:	e7ec      	b.n	8019d90 <_printf_float+0x318>
 8019db6:	4642      	mov	r2, r8
 8019db8:	4631      	mov	r1, r6
 8019dba:	4628      	mov	r0, r5
 8019dbc:	47b8      	blx	r7
 8019dbe:	3001      	adds	r0, #1
 8019dc0:	d1c1      	bne.n	8019d46 <_printf_float+0x2ce>
 8019dc2:	e6a5      	b.n	8019b10 <_printf_float+0x98>
 8019dc4:	2301      	movs	r3, #1
 8019dc6:	4631      	mov	r1, r6
 8019dc8:	4628      	mov	r0, r5
 8019dca:	9206      	str	r2, [sp, #24]
 8019dcc:	47b8      	blx	r7
 8019dce:	3001      	adds	r0, #1
 8019dd0:	f43f ae9e 	beq.w	8019b10 <_printf_float+0x98>
 8019dd4:	9b07      	ldr	r3, [sp, #28]
 8019dd6:	9a06      	ldr	r2, [sp, #24]
 8019dd8:	3301      	adds	r3, #1
 8019dda:	9307      	str	r3, [sp, #28]
 8019ddc:	e7b9      	b.n	8019d52 <_printf_float+0x2da>
 8019dde:	9b05      	ldr	r3, [sp, #20]
 8019de0:	465a      	mov	r2, fp
 8019de2:	4631      	mov	r1, r6
 8019de4:	4628      	mov	r0, r5
 8019de6:	47b8      	blx	r7
 8019de8:	3001      	adds	r0, #1
 8019dea:	d1bf      	bne.n	8019d6c <_printf_float+0x2f4>
 8019dec:	e690      	b.n	8019b10 <_printf_float+0x98>
 8019dee:	9a06      	ldr	r2, [sp, #24]
 8019df0:	464b      	mov	r3, r9
 8019df2:	4442      	add	r2, r8
 8019df4:	4631      	mov	r1, r6
 8019df6:	4628      	mov	r0, r5
 8019df8:	47b8      	blx	r7
 8019dfa:	3001      	adds	r0, #1
 8019dfc:	d1c2      	bne.n	8019d84 <_printf_float+0x30c>
 8019dfe:	e687      	b.n	8019b10 <_printf_float+0x98>
 8019e00:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8019e04:	f1b9 0f01 	cmp.w	r9, #1
 8019e08:	dc01      	bgt.n	8019e0e <_printf_float+0x396>
 8019e0a:	07db      	lsls	r3, r3, #31
 8019e0c:	d536      	bpl.n	8019e7c <_printf_float+0x404>
 8019e0e:	2301      	movs	r3, #1
 8019e10:	4642      	mov	r2, r8
 8019e12:	4631      	mov	r1, r6
 8019e14:	4628      	mov	r0, r5
 8019e16:	47b8      	blx	r7
 8019e18:	3001      	adds	r0, #1
 8019e1a:	f43f ae79 	beq.w	8019b10 <_printf_float+0x98>
 8019e1e:	9b05      	ldr	r3, [sp, #20]
 8019e20:	465a      	mov	r2, fp
 8019e22:	4631      	mov	r1, r6
 8019e24:	4628      	mov	r0, r5
 8019e26:	47b8      	blx	r7
 8019e28:	3001      	adds	r0, #1
 8019e2a:	f43f ae71 	beq.w	8019b10 <_printf_float+0x98>
 8019e2e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019e32:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e3a:	f109 39ff 	add.w	r9, r9, #4294967295
 8019e3e:	d018      	beq.n	8019e72 <_printf_float+0x3fa>
 8019e40:	464b      	mov	r3, r9
 8019e42:	f108 0201 	add.w	r2, r8, #1
 8019e46:	4631      	mov	r1, r6
 8019e48:	4628      	mov	r0, r5
 8019e4a:	47b8      	blx	r7
 8019e4c:	3001      	adds	r0, #1
 8019e4e:	d10c      	bne.n	8019e6a <_printf_float+0x3f2>
 8019e50:	e65e      	b.n	8019b10 <_printf_float+0x98>
 8019e52:	2301      	movs	r3, #1
 8019e54:	465a      	mov	r2, fp
 8019e56:	4631      	mov	r1, r6
 8019e58:	4628      	mov	r0, r5
 8019e5a:	47b8      	blx	r7
 8019e5c:	3001      	adds	r0, #1
 8019e5e:	f43f ae57 	beq.w	8019b10 <_printf_float+0x98>
 8019e62:	f108 0801 	add.w	r8, r8, #1
 8019e66:	45c8      	cmp	r8, r9
 8019e68:	dbf3      	blt.n	8019e52 <_printf_float+0x3da>
 8019e6a:	4653      	mov	r3, sl
 8019e6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019e70:	e6dc      	b.n	8019c2c <_printf_float+0x1b4>
 8019e72:	f04f 0800 	mov.w	r8, #0
 8019e76:	f104 0b1a 	add.w	fp, r4, #26
 8019e7a:	e7f4      	b.n	8019e66 <_printf_float+0x3ee>
 8019e7c:	2301      	movs	r3, #1
 8019e7e:	4642      	mov	r2, r8
 8019e80:	e7e1      	b.n	8019e46 <_printf_float+0x3ce>
 8019e82:	2301      	movs	r3, #1
 8019e84:	464a      	mov	r2, r9
 8019e86:	4631      	mov	r1, r6
 8019e88:	4628      	mov	r0, r5
 8019e8a:	47b8      	blx	r7
 8019e8c:	3001      	adds	r0, #1
 8019e8e:	f43f ae3f 	beq.w	8019b10 <_printf_float+0x98>
 8019e92:	f108 0801 	add.w	r8, r8, #1
 8019e96:	68e3      	ldr	r3, [r4, #12]
 8019e98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019e9a:	1a5b      	subs	r3, r3, r1
 8019e9c:	4543      	cmp	r3, r8
 8019e9e:	dcf0      	bgt.n	8019e82 <_printf_float+0x40a>
 8019ea0:	e6f8      	b.n	8019c94 <_printf_float+0x21c>
 8019ea2:	f04f 0800 	mov.w	r8, #0
 8019ea6:	f104 0919 	add.w	r9, r4, #25
 8019eaa:	e7f4      	b.n	8019e96 <_printf_float+0x41e>

08019eac <_printf_common>:
 8019eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019eb0:	4616      	mov	r6, r2
 8019eb2:	4698      	mov	r8, r3
 8019eb4:	688a      	ldr	r2, [r1, #8]
 8019eb6:	690b      	ldr	r3, [r1, #16]
 8019eb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019ebc:	4293      	cmp	r3, r2
 8019ebe:	bfb8      	it	lt
 8019ec0:	4613      	movlt	r3, r2
 8019ec2:	6033      	str	r3, [r6, #0]
 8019ec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019ec8:	4607      	mov	r7, r0
 8019eca:	460c      	mov	r4, r1
 8019ecc:	b10a      	cbz	r2, 8019ed2 <_printf_common+0x26>
 8019ece:	3301      	adds	r3, #1
 8019ed0:	6033      	str	r3, [r6, #0]
 8019ed2:	6823      	ldr	r3, [r4, #0]
 8019ed4:	0699      	lsls	r1, r3, #26
 8019ed6:	bf42      	ittt	mi
 8019ed8:	6833      	ldrmi	r3, [r6, #0]
 8019eda:	3302      	addmi	r3, #2
 8019edc:	6033      	strmi	r3, [r6, #0]
 8019ede:	6825      	ldr	r5, [r4, #0]
 8019ee0:	f015 0506 	ands.w	r5, r5, #6
 8019ee4:	d106      	bne.n	8019ef4 <_printf_common+0x48>
 8019ee6:	f104 0a19 	add.w	sl, r4, #25
 8019eea:	68e3      	ldr	r3, [r4, #12]
 8019eec:	6832      	ldr	r2, [r6, #0]
 8019eee:	1a9b      	subs	r3, r3, r2
 8019ef0:	42ab      	cmp	r3, r5
 8019ef2:	dc26      	bgt.n	8019f42 <_printf_common+0x96>
 8019ef4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019ef8:	6822      	ldr	r2, [r4, #0]
 8019efa:	3b00      	subs	r3, #0
 8019efc:	bf18      	it	ne
 8019efe:	2301      	movne	r3, #1
 8019f00:	0692      	lsls	r2, r2, #26
 8019f02:	d42b      	bmi.n	8019f5c <_printf_common+0xb0>
 8019f04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019f08:	4641      	mov	r1, r8
 8019f0a:	4638      	mov	r0, r7
 8019f0c:	47c8      	blx	r9
 8019f0e:	3001      	adds	r0, #1
 8019f10:	d01e      	beq.n	8019f50 <_printf_common+0xa4>
 8019f12:	6823      	ldr	r3, [r4, #0]
 8019f14:	6922      	ldr	r2, [r4, #16]
 8019f16:	f003 0306 	and.w	r3, r3, #6
 8019f1a:	2b04      	cmp	r3, #4
 8019f1c:	bf02      	ittt	eq
 8019f1e:	68e5      	ldreq	r5, [r4, #12]
 8019f20:	6833      	ldreq	r3, [r6, #0]
 8019f22:	1aed      	subeq	r5, r5, r3
 8019f24:	68a3      	ldr	r3, [r4, #8]
 8019f26:	bf0c      	ite	eq
 8019f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019f2c:	2500      	movne	r5, #0
 8019f2e:	4293      	cmp	r3, r2
 8019f30:	bfc4      	itt	gt
 8019f32:	1a9b      	subgt	r3, r3, r2
 8019f34:	18ed      	addgt	r5, r5, r3
 8019f36:	2600      	movs	r6, #0
 8019f38:	341a      	adds	r4, #26
 8019f3a:	42b5      	cmp	r5, r6
 8019f3c:	d11a      	bne.n	8019f74 <_printf_common+0xc8>
 8019f3e:	2000      	movs	r0, #0
 8019f40:	e008      	b.n	8019f54 <_printf_common+0xa8>
 8019f42:	2301      	movs	r3, #1
 8019f44:	4652      	mov	r2, sl
 8019f46:	4641      	mov	r1, r8
 8019f48:	4638      	mov	r0, r7
 8019f4a:	47c8      	blx	r9
 8019f4c:	3001      	adds	r0, #1
 8019f4e:	d103      	bne.n	8019f58 <_printf_common+0xac>
 8019f50:	f04f 30ff 	mov.w	r0, #4294967295
 8019f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f58:	3501      	adds	r5, #1
 8019f5a:	e7c6      	b.n	8019eea <_printf_common+0x3e>
 8019f5c:	18e1      	adds	r1, r4, r3
 8019f5e:	1c5a      	adds	r2, r3, #1
 8019f60:	2030      	movs	r0, #48	@ 0x30
 8019f62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019f66:	4422      	add	r2, r4
 8019f68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019f6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019f70:	3302      	adds	r3, #2
 8019f72:	e7c7      	b.n	8019f04 <_printf_common+0x58>
 8019f74:	2301      	movs	r3, #1
 8019f76:	4622      	mov	r2, r4
 8019f78:	4641      	mov	r1, r8
 8019f7a:	4638      	mov	r0, r7
 8019f7c:	47c8      	blx	r9
 8019f7e:	3001      	adds	r0, #1
 8019f80:	d0e6      	beq.n	8019f50 <_printf_common+0xa4>
 8019f82:	3601      	adds	r6, #1
 8019f84:	e7d9      	b.n	8019f3a <_printf_common+0x8e>
	...

08019f88 <_printf_i>:
 8019f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019f8c:	7e0f      	ldrb	r7, [r1, #24]
 8019f8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019f90:	2f78      	cmp	r7, #120	@ 0x78
 8019f92:	4691      	mov	r9, r2
 8019f94:	4680      	mov	r8, r0
 8019f96:	460c      	mov	r4, r1
 8019f98:	469a      	mov	sl, r3
 8019f9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019f9e:	d807      	bhi.n	8019fb0 <_printf_i+0x28>
 8019fa0:	2f62      	cmp	r7, #98	@ 0x62
 8019fa2:	d80a      	bhi.n	8019fba <_printf_i+0x32>
 8019fa4:	2f00      	cmp	r7, #0
 8019fa6:	f000 80d1 	beq.w	801a14c <_printf_i+0x1c4>
 8019faa:	2f58      	cmp	r7, #88	@ 0x58
 8019fac:	f000 80b8 	beq.w	801a120 <_printf_i+0x198>
 8019fb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019fb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019fb8:	e03a      	b.n	801a030 <_printf_i+0xa8>
 8019fba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019fbe:	2b15      	cmp	r3, #21
 8019fc0:	d8f6      	bhi.n	8019fb0 <_printf_i+0x28>
 8019fc2:	a101      	add	r1, pc, #4	@ (adr r1, 8019fc8 <_printf_i+0x40>)
 8019fc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019fc8:	0801a021 	.word	0x0801a021
 8019fcc:	0801a035 	.word	0x0801a035
 8019fd0:	08019fb1 	.word	0x08019fb1
 8019fd4:	08019fb1 	.word	0x08019fb1
 8019fd8:	08019fb1 	.word	0x08019fb1
 8019fdc:	08019fb1 	.word	0x08019fb1
 8019fe0:	0801a035 	.word	0x0801a035
 8019fe4:	08019fb1 	.word	0x08019fb1
 8019fe8:	08019fb1 	.word	0x08019fb1
 8019fec:	08019fb1 	.word	0x08019fb1
 8019ff0:	08019fb1 	.word	0x08019fb1
 8019ff4:	0801a133 	.word	0x0801a133
 8019ff8:	0801a05f 	.word	0x0801a05f
 8019ffc:	0801a0ed 	.word	0x0801a0ed
 801a000:	08019fb1 	.word	0x08019fb1
 801a004:	08019fb1 	.word	0x08019fb1
 801a008:	0801a155 	.word	0x0801a155
 801a00c:	08019fb1 	.word	0x08019fb1
 801a010:	0801a05f 	.word	0x0801a05f
 801a014:	08019fb1 	.word	0x08019fb1
 801a018:	08019fb1 	.word	0x08019fb1
 801a01c:	0801a0f5 	.word	0x0801a0f5
 801a020:	6833      	ldr	r3, [r6, #0]
 801a022:	1d1a      	adds	r2, r3, #4
 801a024:	681b      	ldr	r3, [r3, #0]
 801a026:	6032      	str	r2, [r6, #0]
 801a028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a02c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a030:	2301      	movs	r3, #1
 801a032:	e09c      	b.n	801a16e <_printf_i+0x1e6>
 801a034:	6833      	ldr	r3, [r6, #0]
 801a036:	6820      	ldr	r0, [r4, #0]
 801a038:	1d19      	adds	r1, r3, #4
 801a03a:	6031      	str	r1, [r6, #0]
 801a03c:	0606      	lsls	r6, r0, #24
 801a03e:	d501      	bpl.n	801a044 <_printf_i+0xbc>
 801a040:	681d      	ldr	r5, [r3, #0]
 801a042:	e003      	b.n	801a04c <_printf_i+0xc4>
 801a044:	0645      	lsls	r5, r0, #25
 801a046:	d5fb      	bpl.n	801a040 <_printf_i+0xb8>
 801a048:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a04c:	2d00      	cmp	r5, #0
 801a04e:	da03      	bge.n	801a058 <_printf_i+0xd0>
 801a050:	232d      	movs	r3, #45	@ 0x2d
 801a052:	426d      	negs	r5, r5
 801a054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a058:	4858      	ldr	r0, [pc, #352]	@ (801a1bc <_printf_i+0x234>)
 801a05a:	230a      	movs	r3, #10
 801a05c:	e011      	b.n	801a082 <_printf_i+0xfa>
 801a05e:	6821      	ldr	r1, [r4, #0]
 801a060:	6833      	ldr	r3, [r6, #0]
 801a062:	0608      	lsls	r0, r1, #24
 801a064:	f853 5b04 	ldr.w	r5, [r3], #4
 801a068:	d402      	bmi.n	801a070 <_printf_i+0xe8>
 801a06a:	0649      	lsls	r1, r1, #25
 801a06c:	bf48      	it	mi
 801a06e:	b2ad      	uxthmi	r5, r5
 801a070:	2f6f      	cmp	r7, #111	@ 0x6f
 801a072:	4852      	ldr	r0, [pc, #328]	@ (801a1bc <_printf_i+0x234>)
 801a074:	6033      	str	r3, [r6, #0]
 801a076:	bf14      	ite	ne
 801a078:	230a      	movne	r3, #10
 801a07a:	2308      	moveq	r3, #8
 801a07c:	2100      	movs	r1, #0
 801a07e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a082:	6866      	ldr	r6, [r4, #4]
 801a084:	60a6      	str	r6, [r4, #8]
 801a086:	2e00      	cmp	r6, #0
 801a088:	db05      	blt.n	801a096 <_printf_i+0x10e>
 801a08a:	6821      	ldr	r1, [r4, #0]
 801a08c:	432e      	orrs	r6, r5
 801a08e:	f021 0104 	bic.w	r1, r1, #4
 801a092:	6021      	str	r1, [r4, #0]
 801a094:	d04b      	beq.n	801a12e <_printf_i+0x1a6>
 801a096:	4616      	mov	r6, r2
 801a098:	fbb5 f1f3 	udiv	r1, r5, r3
 801a09c:	fb03 5711 	mls	r7, r3, r1, r5
 801a0a0:	5dc7      	ldrb	r7, [r0, r7]
 801a0a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a0a6:	462f      	mov	r7, r5
 801a0a8:	42bb      	cmp	r3, r7
 801a0aa:	460d      	mov	r5, r1
 801a0ac:	d9f4      	bls.n	801a098 <_printf_i+0x110>
 801a0ae:	2b08      	cmp	r3, #8
 801a0b0:	d10b      	bne.n	801a0ca <_printf_i+0x142>
 801a0b2:	6823      	ldr	r3, [r4, #0]
 801a0b4:	07df      	lsls	r7, r3, #31
 801a0b6:	d508      	bpl.n	801a0ca <_printf_i+0x142>
 801a0b8:	6923      	ldr	r3, [r4, #16]
 801a0ba:	6861      	ldr	r1, [r4, #4]
 801a0bc:	4299      	cmp	r1, r3
 801a0be:	bfde      	ittt	le
 801a0c0:	2330      	movle	r3, #48	@ 0x30
 801a0c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a0c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a0ca:	1b92      	subs	r2, r2, r6
 801a0cc:	6122      	str	r2, [r4, #16]
 801a0ce:	f8cd a000 	str.w	sl, [sp]
 801a0d2:	464b      	mov	r3, r9
 801a0d4:	aa03      	add	r2, sp, #12
 801a0d6:	4621      	mov	r1, r4
 801a0d8:	4640      	mov	r0, r8
 801a0da:	f7ff fee7 	bl	8019eac <_printf_common>
 801a0de:	3001      	adds	r0, #1
 801a0e0:	d14a      	bne.n	801a178 <_printf_i+0x1f0>
 801a0e2:	f04f 30ff 	mov.w	r0, #4294967295
 801a0e6:	b004      	add	sp, #16
 801a0e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a0ec:	6823      	ldr	r3, [r4, #0]
 801a0ee:	f043 0320 	orr.w	r3, r3, #32
 801a0f2:	6023      	str	r3, [r4, #0]
 801a0f4:	4832      	ldr	r0, [pc, #200]	@ (801a1c0 <_printf_i+0x238>)
 801a0f6:	2778      	movs	r7, #120	@ 0x78
 801a0f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a0fc:	6823      	ldr	r3, [r4, #0]
 801a0fe:	6831      	ldr	r1, [r6, #0]
 801a100:	061f      	lsls	r7, r3, #24
 801a102:	f851 5b04 	ldr.w	r5, [r1], #4
 801a106:	d402      	bmi.n	801a10e <_printf_i+0x186>
 801a108:	065f      	lsls	r7, r3, #25
 801a10a:	bf48      	it	mi
 801a10c:	b2ad      	uxthmi	r5, r5
 801a10e:	6031      	str	r1, [r6, #0]
 801a110:	07d9      	lsls	r1, r3, #31
 801a112:	bf44      	itt	mi
 801a114:	f043 0320 	orrmi.w	r3, r3, #32
 801a118:	6023      	strmi	r3, [r4, #0]
 801a11a:	b11d      	cbz	r5, 801a124 <_printf_i+0x19c>
 801a11c:	2310      	movs	r3, #16
 801a11e:	e7ad      	b.n	801a07c <_printf_i+0xf4>
 801a120:	4826      	ldr	r0, [pc, #152]	@ (801a1bc <_printf_i+0x234>)
 801a122:	e7e9      	b.n	801a0f8 <_printf_i+0x170>
 801a124:	6823      	ldr	r3, [r4, #0]
 801a126:	f023 0320 	bic.w	r3, r3, #32
 801a12a:	6023      	str	r3, [r4, #0]
 801a12c:	e7f6      	b.n	801a11c <_printf_i+0x194>
 801a12e:	4616      	mov	r6, r2
 801a130:	e7bd      	b.n	801a0ae <_printf_i+0x126>
 801a132:	6833      	ldr	r3, [r6, #0]
 801a134:	6825      	ldr	r5, [r4, #0]
 801a136:	6961      	ldr	r1, [r4, #20]
 801a138:	1d18      	adds	r0, r3, #4
 801a13a:	6030      	str	r0, [r6, #0]
 801a13c:	062e      	lsls	r6, r5, #24
 801a13e:	681b      	ldr	r3, [r3, #0]
 801a140:	d501      	bpl.n	801a146 <_printf_i+0x1be>
 801a142:	6019      	str	r1, [r3, #0]
 801a144:	e002      	b.n	801a14c <_printf_i+0x1c4>
 801a146:	0668      	lsls	r0, r5, #25
 801a148:	d5fb      	bpl.n	801a142 <_printf_i+0x1ba>
 801a14a:	8019      	strh	r1, [r3, #0]
 801a14c:	2300      	movs	r3, #0
 801a14e:	6123      	str	r3, [r4, #16]
 801a150:	4616      	mov	r6, r2
 801a152:	e7bc      	b.n	801a0ce <_printf_i+0x146>
 801a154:	6833      	ldr	r3, [r6, #0]
 801a156:	1d1a      	adds	r2, r3, #4
 801a158:	6032      	str	r2, [r6, #0]
 801a15a:	681e      	ldr	r6, [r3, #0]
 801a15c:	6862      	ldr	r2, [r4, #4]
 801a15e:	2100      	movs	r1, #0
 801a160:	4630      	mov	r0, r6
 801a162:	f7e6 f8e5 	bl	8000330 <memchr>
 801a166:	b108      	cbz	r0, 801a16c <_printf_i+0x1e4>
 801a168:	1b80      	subs	r0, r0, r6
 801a16a:	6060      	str	r0, [r4, #4]
 801a16c:	6863      	ldr	r3, [r4, #4]
 801a16e:	6123      	str	r3, [r4, #16]
 801a170:	2300      	movs	r3, #0
 801a172:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a176:	e7aa      	b.n	801a0ce <_printf_i+0x146>
 801a178:	6923      	ldr	r3, [r4, #16]
 801a17a:	4632      	mov	r2, r6
 801a17c:	4649      	mov	r1, r9
 801a17e:	4640      	mov	r0, r8
 801a180:	47d0      	blx	sl
 801a182:	3001      	adds	r0, #1
 801a184:	d0ad      	beq.n	801a0e2 <_printf_i+0x15a>
 801a186:	6823      	ldr	r3, [r4, #0]
 801a188:	079b      	lsls	r3, r3, #30
 801a18a:	d413      	bmi.n	801a1b4 <_printf_i+0x22c>
 801a18c:	68e0      	ldr	r0, [r4, #12]
 801a18e:	9b03      	ldr	r3, [sp, #12]
 801a190:	4298      	cmp	r0, r3
 801a192:	bfb8      	it	lt
 801a194:	4618      	movlt	r0, r3
 801a196:	e7a6      	b.n	801a0e6 <_printf_i+0x15e>
 801a198:	2301      	movs	r3, #1
 801a19a:	4632      	mov	r2, r6
 801a19c:	4649      	mov	r1, r9
 801a19e:	4640      	mov	r0, r8
 801a1a0:	47d0      	blx	sl
 801a1a2:	3001      	adds	r0, #1
 801a1a4:	d09d      	beq.n	801a0e2 <_printf_i+0x15a>
 801a1a6:	3501      	adds	r5, #1
 801a1a8:	68e3      	ldr	r3, [r4, #12]
 801a1aa:	9903      	ldr	r1, [sp, #12]
 801a1ac:	1a5b      	subs	r3, r3, r1
 801a1ae:	42ab      	cmp	r3, r5
 801a1b0:	dcf2      	bgt.n	801a198 <_printf_i+0x210>
 801a1b2:	e7eb      	b.n	801a18c <_printf_i+0x204>
 801a1b4:	2500      	movs	r5, #0
 801a1b6:	f104 0619 	add.w	r6, r4, #25
 801a1ba:	e7f5      	b.n	801a1a8 <_printf_i+0x220>
 801a1bc:	0801f541 	.word	0x0801f541
 801a1c0:	0801f552 	.word	0x0801f552

0801a1c4 <_scanf_float>:
 801a1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1c8:	b087      	sub	sp, #28
 801a1ca:	4691      	mov	r9, r2
 801a1cc:	9303      	str	r3, [sp, #12]
 801a1ce:	688b      	ldr	r3, [r1, #8]
 801a1d0:	1e5a      	subs	r2, r3, #1
 801a1d2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801a1d6:	bf81      	itttt	hi
 801a1d8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801a1dc:	eb03 0b05 	addhi.w	fp, r3, r5
 801a1e0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801a1e4:	608b      	strhi	r3, [r1, #8]
 801a1e6:	680b      	ldr	r3, [r1, #0]
 801a1e8:	460a      	mov	r2, r1
 801a1ea:	f04f 0500 	mov.w	r5, #0
 801a1ee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801a1f2:	f842 3b1c 	str.w	r3, [r2], #28
 801a1f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801a1fa:	4680      	mov	r8, r0
 801a1fc:	460c      	mov	r4, r1
 801a1fe:	bf98      	it	ls
 801a200:	f04f 0b00 	movls.w	fp, #0
 801a204:	9201      	str	r2, [sp, #4]
 801a206:	4616      	mov	r6, r2
 801a208:	46aa      	mov	sl, r5
 801a20a:	462f      	mov	r7, r5
 801a20c:	9502      	str	r5, [sp, #8]
 801a20e:	68a2      	ldr	r2, [r4, #8]
 801a210:	b15a      	cbz	r2, 801a22a <_scanf_float+0x66>
 801a212:	f8d9 3000 	ldr.w	r3, [r9]
 801a216:	781b      	ldrb	r3, [r3, #0]
 801a218:	2b4e      	cmp	r3, #78	@ 0x4e
 801a21a:	d863      	bhi.n	801a2e4 <_scanf_float+0x120>
 801a21c:	2b40      	cmp	r3, #64	@ 0x40
 801a21e:	d83b      	bhi.n	801a298 <_scanf_float+0xd4>
 801a220:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801a224:	b2c8      	uxtb	r0, r1
 801a226:	280e      	cmp	r0, #14
 801a228:	d939      	bls.n	801a29e <_scanf_float+0xda>
 801a22a:	b11f      	cbz	r7, 801a234 <_scanf_float+0x70>
 801a22c:	6823      	ldr	r3, [r4, #0]
 801a22e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a232:	6023      	str	r3, [r4, #0]
 801a234:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a238:	f1ba 0f01 	cmp.w	sl, #1
 801a23c:	f200 8114 	bhi.w	801a468 <_scanf_float+0x2a4>
 801a240:	9b01      	ldr	r3, [sp, #4]
 801a242:	429e      	cmp	r6, r3
 801a244:	f200 8105 	bhi.w	801a452 <_scanf_float+0x28e>
 801a248:	2001      	movs	r0, #1
 801a24a:	b007      	add	sp, #28
 801a24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a250:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801a254:	2a0d      	cmp	r2, #13
 801a256:	d8e8      	bhi.n	801a22a <_scanf_float+0x66>
 801a258:	a101      	add	r1, pc, #4	@ (adr r1, 801a260 <_scanf_float+0x9c>)
 801a25a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a25e:	bf00      	nop
 801a260:	0801a3a9 	.word	0x0801a3a9
 801a264:	0801a22b 	.word	0x0801a22b
 801a268:	0801a22b 	.word	0x0801a22b
 801a26c:	0801a22b 	.word	0x0801a22b
 801a270:	0801a405 	.word	0x0801a405
 801a274:	0801a3df 	.word	0x0801a3df
 801a278:	0801a22b 	.word	0x0801a22b
 801a27c:	0801a22b 	.word	0x0801a22b
 801a280:	0801a3b7 	.word	0x0801a3b7
 801a284:	0801a22b 	.word	0x0801a22b
 801a288:	0801a22b 	.word	0x0801a22b
 801a28c:	0801a22b 	.word	0x0801a22b
 801a290:	0801a22b 	.word	0x0801a22b
 801a294:	0801a373 	.word	0x0801a373
 801a298:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801a29c:	e7da      	b.n	801a254 <_scanf_float+0x90>
 801a29e:	290e      	cmp	r1, #14
 801a2a0:	d8c3      	bhi.n	801a22a <_scanf_float+0x66>
 801a2a2:	a001      	add	r0, pc, #4	@ (adr r0, 801a2a8 <_scanf_float+0xe4>)
 801a2a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801a2a8:	0801a363 	.word	0x0801a363
 801a2ac:	0801a22b 	.word	0x0801a22b
 801a2b0:	0801a363 	.word	0x0801a363
 801a2b4:	0801a3f3 	.word	0x0801a3f3
 801a2b8:	0801a22b 	.word	0x0801a22b
 801a2bc:	0801a305 	.word	0x0801a305
 801a2c0:	0801a349 	.word	0x0801a349
 801a2c4:	0801a349 	.word	0x0801a349
 801a2c8:	0801a349 	.word	0x0801a349
 801a2cc:	0801a349 	.word	0x0801a349
 801a2d0:	0801a349 	.word	0x0801a349
 801a2d4:	0801a349 	.word	0x0801a349
 801a2d8:	0801a349 	.word	0x0801a349
 801a2dc:	0801a349 	.word	0x0801a349
 801a2e0:	0801a349 	.word	0x0801a349
 801a2e4:	2b6e      	cmp	r3, #110	@ 0x6e
 801a2e6:	d809      	bhi.n	801a2fc <_scanf_float+0x138>
 801a2e8:	2b60      	cmp	r3, #96	@ 0x60
 801a2ea:	d8b1      	bhi.n	801a250 <_scanf_float+0x8c>
 801a2ec:	2b54      	cmp	r3, #84	@ 0x54
 801a2ee:	d07b      	beq.n	801a3e8 <_scanf_float+0x224>
 801a2f0:	2b59      	cmp	r3, #89	@ 0x59
 801a2f2:	d19a      	bne.n	801a22a <_scanf_float+0x66>
 801a2f4:	2d07      	cmp	r5, #7
 801a2f6:	d198      	bne.n	801a22a <_scanf_float+0x66>
 801a2f8:	2508      	movs	r5, #8
 801a2fa:	e02f      	b.n	801a35c <_scanf_float+0x198>
 801a2fc:	2b74      	cmp	r3, #116	@ 0x74
 801a2fe:	d073      	beq.n	801a3e8 <_scanf_float+0x224>
 801a300:	2b79      	cmp	r3, #121	@ 0x79
 801a302:	e7f6      	b.n	801a2f2 <_scanf_float+0x12e>
 801a304:	6821      	ldr	r1, [r4, #0]
 801a306:	05c8      	lsls	r0, r1, #23
 801a308:	d51e      	bpl.n	801a348 <_scanf_float+0x184>
 801a30a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801a30e:	6021      	str	r1, [r4, #0]
 801a310:	3701      	adds	r7, #1
 801a312:	f1bb 0f00 	cmp.w	fp, #0
 801a316:	d003      	beq.n	801a320 <_scanf_float+0x15c>
 801a318:	3201      	adds	r2, #1
 801a31a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a31e:	60a2      	str	r2, [r4, #8]
 801a320:	68a3      	ldr	r3, [r4, #8]
 801a322:	3b01      	subs	r3, #1
 801a324:	60a3      	str	r3, [r4, #8]
 801a326:	6923      	ldr	r3, [r4, #16]
 801a328:	3301      	adds	r3, #1
 801a32a:	6123      	str	r3, [r4, #16]
 801a32c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801a330:	3b01      	subs	r3, #1
 801a332:	2b00      	cmp	r3, #0
 801a334:	f8c9 3004 	str.w	r3, [r9, #4]
 801a338:	f340 8082 	ble.w	801a440 <_scanf_float+0x27c>
 801a33c:	f8d9 3000 	ldr.w	r3, [r9]
 801a340:	3301      	adds	r3, #1
 801a342:	f8c9 3000 	str.w	r3, [r9]
 801a346:	e762      	b.n	801a20e <_scanf_float+0x4a>
 801a348:	eb1a 0105 	adds.w	r1, sl, r5
 801a34c:	f47f af6d 	bne.w	801a22a <_scanf_float+0x66>
 801a350:	6822      	ldr	r2, [r4, #0]
 801a352:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801a356:	6022      	str	r2, [r4, #0]
 801a358:	460d      	mov	r5, r1
 801a35a:	468a      	mov	sl, r1
 801a35c:	f806 3b01 	strb.w	r3, [r6], #1
 801a360:	e7de      	b.n	801a320 <_scanf_float+0x15c>
 801a362:	6822      	ldr	r2, [r4, #0]
 801a364:	0610      	lsls	r0, r2, #24
 801a366:	f57f af60 	bpl.w	801a22a <_scanf_float+0x66>
 801a36a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801a36e:	6022      	str	r2, [r4, #0]
 801a370:	e7f4      	b.n	801a35c <_scanf_float+0x198>
 801a372:	f1ba 0f00 	cmp.w	sl, #0
 801a376:	d10c      	bne.n	801a392 <_scanf_float+0x1ce>
 801a378:	b977      	cbnz	r7, 801a398 <_scanf_float+0x1d4>
 801a37a:	6822      	ldr	r2, [r4, #0]
 801a37c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a380:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a384:	d108      	bne.n	801a398 <_scanf_float+0x1d4>
 801a386:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a38a:	6022      	str	r2, [r4, #0]
 801a38c:	f04f 0a01 	mov.w	sl, #1
 801a390:	e7e4      	b.n	801a35c <_scanf_float+0x198>
 801a392:	f1ba 0f02 	cmp.w	sl, #2
 801a396:	d050      	beq.n	801a43a <_scanf_float+0x276>
 801a398:	2d01      	cmp	r5, #1
 801a39a:	d002      	beq.n	801a3a2 <_scanf_float+0x1de>
 801a39c:	2d04      	cmp	r5, #4
 801a39e:	f47f af44 	bne.w	801a22a <_scanf_float+0x66>
 801a3a2:	3501      	adds	r5, #1
 801a3a4:	b2ed      	uxtb	r5, r5
 801a3a6:	e7d9      	b.n	801a35c <_scanf_float+0x198>
 801a3a8:	f1ba 0f01 	cmp.w	sl, #1
 801a3ac:	f47f af3d 	bne.w	801a22a <_scanf_float+0x66>
 801a3b0:	f04f 0a02 	mov.w	sl, #2
 801a3b4:	e7d2      	b.n	801a35c <_scanf_float+0x198>
 801a3b6:	b975      	cbnz	r5, 801a3d6 <_scanf_float+0x212>
 801a3b8:	2f00      	cmp	r7, #0
 801a3ba:	f47f af37 	bne.w	801a22c <_scanf_float+0x68>
 801a3be:	6822      	ldr	r2, [r4, #0]
 801a3c0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a3c4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a3c8:	f040 80fc 	bne.w	801a5c4 <_scanf_float+0x400>
 801a3cc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a3d0:	6022      	str	r2, [r4, #0]
 801a3d2:	2501      	movs	r5, #1
 801a3d4:	e7c2      	b.n	801a35c <_scanf_float+0x198>
 801a3d6:	2d03      	cmp	r5, #3
 801a3d8:	d0e3      	beq.n	801a3a2 <_scanf_float+0x1de>
 801a3da:	2d05      	cmp	r5, #5
 801a3dc:	e7df      	b.n	801a39e <_scanf_float+0x1da>
 801a3de:	2d02      	cmp	r5, #2
 801a3e0:	f47f af23 	bne.w	801a22a <_scanf_float+0x66>
 801a3e4:	2503      	movs	r5, #3
 801a3e6:	e7b9      	b.n	801a35c <_scanf_float+0x198>
 801a3e8:	2d06      	cmp	r5, #6
 801a3ea:	f47f af1e 	bne.w	801a22a <_scanf_float+0x66>
 801a3ee:	2507      	movs	r5, #7
 801a3f0:	e7b4      	b.n	801a35c <_scanf_float+0x198>
 801a3f2:	6822      	ldr	r2, [r4, #0]
 801a3f4:	0591      	lsls	r1, r2, #22
 801a3f6:	f57f af18 	bpl.w	801a22a <_scanf_float+0x66>
 801a3fa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801a3fe:	6022      	str	r2, [r4, #0]
 801a400:	9702      	str	r7, [sp, #8]
 801a402:	e7ab      	b.n	801a35c <_scanf_float+0x198>
 801a404:	6822      	ldr	r2, [r4, #0]
 801a406:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801a40a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801a40e:	d005      	beq.n	801a41c <_scanf_float+0x258>
 801a410:	0550      	lsls	r0, r2, #21
 801a412:	f57f af0a 	bpl.w	801a22a <_scanf_float+0x66>
 801a416:	2f00      	cmp	r7, #0
 801a418:	f000 80d4 	beq.w	801a5c4 <_scanf_float+0x400>
 801a41c:	0591      	lsls	r1, r2, #22
 801a41e:	bf58      	it	pl
 801a420:	9902      	ldrpl	r1, [sp, #8]
 801a422:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a426:	bf58      	it	pl
 801a428:	1a79      	subpl	r1, r7, r1
 801a42a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801a42e:	bf58      	it	pl
 801a430:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801a434:	6022      	str	r2, [r4, #0]
 801a436:	2700      	movs	r7, #0
 801a438:	e790      	b.n	801a35c <_scanf_float+0x198>
 801a43a:	f04f 0a03 	mov.w	sl, #3
 801a43e:	e78d      	b.n	801a35c <_scanf_float+0x198>
 801a440:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801a444:	4649      	mov	r1, r9
 801a446:	4640      	mov	r0, r8
 801a448:	4798      	blx	r3
 801a44a:	2800      	cmp	r0, #0
 801a44c:	f43f aedf 	beq.w	801a20e <_scanf_float+0x4a>
 801a450:	e6eb      	b.n	801a22a <_scanf_float+0x66>
 801a452:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a456:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a45a:	464a      	mov	r2, r9
 801a45c:	4640      	mov	r0, r8
 801a45e:	4798      	blx	r3
 801a460:	6923      	ldr	r3, [r4, #16]
 801a462:	3b01      	subs	r3, #1
 801a464:	6123      	str	r3, [r4, #16]
 801a466:	e6eb      	b.n	801a240 <_scanf_float+0x7c>
 801a468:	1e6b      	subs	r3, r5, #1
 801a46a:	2b06      	cmp	r3, #6
 801a46c:	d824      	bhi.n	801a4b8 <_scanf_float+0x2f4>
 801a46e:	2d02      	cmp	r5, #2
 801a470:	d836      	bhi.n	801a4e0 <_scanf_float+0x31c>
 801a472:	9b01      	ldr	r3, [sp, #4]
 801a474:	429e      	cmp	r6, r3
 801a476:	f67f aee7 	bls.w	801a248 <_scanf_float+0x84>
 801a47a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a47e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a482:	464a      	mov	r2, r9
 801a484:	4640      	mov	r0, r8
 801a486:	4798      	blx	r3
 801a488:	6923      	ldr	r3, [r4, #16]
 801a48a:	3b01      	subs	r3, #1
 801a48c:	6123      	str	r3, [r4, #16]
 801a48e:	e7f0      	b.n	801a472 <_scanf_float+0x2ae>
 801a490:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a494:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801a498:	464a      	mov	r2, r9
 801a49a:	4640      	mov	r0, r8
 801a49c:	4798      	blx	r3
 801a49e:	6923      	ldr	r3, [r4, #16]
 801a4a0:	3b01      	subs	r3, #1
 801a4a2:	6123      	str	r3, [r4, #16]
 801a4a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a4a8:	fa5f fa8a 	uxtb.w	sl, sl
 801a4ac:	f1ba 0f02 	cmp.w	sl, #2
 801a4b0:	d1ee      	bne.n	801a490 <_scanf_float+0x2cc>
 801a4b2:	3d03      	subs	r5, #3
 801a4b4:	b2ed      	uxtb	r5, r5
 801a4b6:	1b76      	subs	r6, r6, r5
 801a4b8:	6823      	ldr	r3, [r4, #0]
 801a4ba:	05da      	lsls	r2, r3, #23
 801a4bc:	d530      	bpl.n	801a520 <_scanf_float+0x35c>
 801a4be:	055b      	lsls	r3, r3, #21
 801a4c0:	d511      	bpl.n	801a4e6 <_scanf_float+0x322>
 801a4c2:	9b01      	ldr	r3, [sp, #4]
 801a4c4:	429e      	cmp	r6, r3
 801a4c6:	f67f aebf 	bls.w	801a248 <_scanf_float+0x84>
 801a4ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a4ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a4d2:	464a      	mov	r2, r9
 801a4d4:	4640      	mov	r0, r8
 801a4d6:	4798      	blx	r3
 801a4d8:	6923      	ldr	r3, [r4, #16]
 801a4da:	3b01      	subs	r3, #1
 801a4dc:	6123      	str	r3, [r4, #16]
 801a4de:	e7f0      	b.n	801a4c2 <_scanf_float+0x2fe>
 801a4e0:	46aa      	mov	sl, r5
 801a4e2:	46b3      	mov	fp, r6
 801a4e4:	e7de      	b.n	801a4a4 <_scanf_float+0x2e0>
 801a4e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801a4ea:	6923      	ldr	r3, [r4, #16]
 801a4ec:	2965      	cmp	r1, #101	@ 0x65
 801a4ee:	f103 33ff 	add.w	r3, r3, #4294967295
 801a4f2:	f106 35ff 	add.w	r5, r6, #4294967295
 801a4f6:	6123      	str	r3, [r4, #16]
 801a4f8:	d00c      	beq.n	801a514 <_scanf_float+0x350>
 801a4fa:	2945      	cmp	r1, #69	@ 0x45
 801a4fc:	d00a      	beq.n	801a514 <_scanf_float+0x350>
 801a4fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a502:	464a      	mov	r2, r9
 801a504:	4640      	mov	r0, r8
 801a506:	4798      	blx	r3
 801a508:	6923      	ldr	r3, [r4, #16]
 801a50a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a50e:	3b01      	subs	r3, #1
 801a510:	1eb5      	subs	r5, r6, #2
 801a512:	6123      	str	r3, [r4, #16]
 801a514:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a518:	464a      	mov	r2, r9
 801a51a:	4640      	mov	r0, r8
 801a51c:	4798      	blx	r3
 801a51e:	462e      	mov	r6, r5
 801a520:	6822      	ldr	r2, [r4, #0]
 801a522:	f012 0210 	ands.w	r2, r2, #16
 801a526:	d001      	beq.n	801a52c <_scanf_float+0x368>
 801a528:	2000      	movs	r0, #0
 801a52a:	e68e      	b.n	801a24a <_scanf_float+0x86>
 801a52c:	7032      	strb	r2, [r6, #0]
 801a52e:	6823      	ldr	r3, [r4, #0]
 801a530:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801a534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a538:	d123      	bne.n	801a582 <_scanf_float+0x3be>
 801a53a:	9b02      	ldr	r3, [sp, #8]
 801a53c:	429f      	cmp	r7, r3
 801a53e:	d00a      	beq.n	801a556 <_scanf_float+0x392>
 801a540:	1bda      	subs	r2, r3, r7
 801a542:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801a546:	429e      	cmp	r6, r3
 801a548:	bf28      	it	cs
 801a54a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801a54e:	491e      	ldr	r1, [pc, #120]	@ (801a5c8 <_scanf_float+0x404>)
 801a550:	4630      	mov	r0, r6
 801a552:	f000 fa61 	bl	801aa18 <siprintf>
 801a556:	9901      	ldr	r1, [sp, #4]
 801a558:	2200      	movs	r2, #0
 801a55a:	4640      	mov	r0, r8
 801a55c:	f002 fe02 	bl	801d164 <_strtod_r>
 801a560:	9b03      	ldr	r3, [sp, #12]
 801a562:	6821      	ldr	r1, [r4, #0]
 801a564:	681b      	ldr	r3, [r3, #0]
 801a566:	f011 0f02 	tst.w	r1, #2
 801a56a:	f103 0204 	add.w	r2, r3, #4
 801a56e:	d015      	beq.n	801a59c <_scanf_float+0x3d8>
 801a570:	9903      	ldr	r1, [sp, #12]
 801a572:	600a      	str	r2, [r1, #0]
 801a574:	681b      	ldr	r3, [r3, #0]
 801a576:	ed83 0b00 	vstr	d0, [r3]
 801a57a:	68e3      	ldr	r3, [r4, #12]
 801a57c:	3301      	adds	r3, #1
 801a57e:	60e3      	str	r3, [r4, #12]
 801a580:	e7d2      	b.n	801a528 <_scanf_float+0x364>
 801a582:	9b04      	ldr	r3, [sp, #16]
 801a584:	2b00      	cmp	r3, #0
 801a586:	d0e6      	beq.n	801a556 <_scanf_float+0x392>
 801a588:	9905      	ldr	r1, [sp, #20]
 801a58a:	230a      	movs	r3, #10
 801a58c:	3101      	adds	r1, #1
 801a58e:	4640      	mov	r0, r8
 801a590:	f7ff f9d8 	bl	8019944 <_strtol_r>
 801a594:	9b04      	ldr	r3, [sp, #16]
 801a596:	9e05      	ldr	r6, [sp, #20]
 801a598:	1ac2      	subs	r2, r0, r3
 801a59a:	e7d2      	b.n	801a542 <_scanf_float+0x37e>
 801a59c:	f011 0f04 	tst.w	r1, #4
 801a5a0:	9903      	ldr	r1, [sp, #12]
 801a5a2:	600a      	str	r2, [r1, #0]
 801a5a4:	d1e6      	bne.n	801a574 <_scanf_float+0x3b0>
 801a5a6:	eeb4 0b40 	vcmp.f64	d0, d0
 801a5aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5ae:	681d      	ldr	r5, [r3, #0]
 801a5b0:	d705      	bvc.n	801a5be <_scanf_float+0x3fa>
 801a5b2:	4806      	ldr	r0, [pc, #24]	@ (801a5cc <_scanf_float+0x408>)
 801a5b4:	f000 fc8c 	bl	801aed0 <nanf>
 801a5b8:	ed85 0a00 	vstr	s0, [r5]
 801a5bc:	e7dd      	b.n	801a57a <_scanf_float+0x3b6>
 801a5be:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a5c2:	e7f9      	b.n	801a5b8 <_scanf_float+0x3f4>
 801a5c4:	2700      	movs	r7, #0
 801a5c6:	e635      	b.n	801a234 <_scanf_float+0x70>
 801a5c8:	0801f563 	.word	0x0801f563
 801a5cc:	0801f6bf 	.word	0x0801f6bf

0801a5d0 <std>:
 801a5d0:	2300      	movs	r3, #0
 801a5d2:	b510      	push	{r4, lr}
 801a5d4:	4604      	mov	r4, r0
 801a5d6:	e9c0 3300 	strd	r3, r3, [r0]
 801a5da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a5de:	6083      	str	r3, [r0, #8]
 801a5e0:	8181      	strh	r1, [r0, #12]
 801a5e2:	6643      	str	r3, [r0, #100]	@ 0x64
 801a5e4:	81c2      	strh	r2, [r0, #14]
 801a5e6:	6183      	str	r3, [r0, #24]
 801a5e8:	4619      	mov	r1, r3
 801a5ea:	2208      	movs	r2, #8
 801a5ec:	305c      	adds	r0, #92	@ 0x5c
 801a5ee:	f000 fb77 	bl	801ace0 <memset>
 801a5f2:	4b0d      	ldr	r3, [pc, #52]	@ (801a628 <std+0x58>)
 801a5f4:	6263      	str	r3, [r4, #36]	@ 0x24
 801a5f6:	4b0d      	ldr	r3, [pc, #52]	@ (801a62c <std+0x5c>)
 801a5f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a5fa:	4b0d      	ldr	r3, [pc, #52]	@ (801a630 <std+0x60>)
 801a5fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a5fe:	4b0d      	ldr	r3, [pc, #52]	@ (801a634 <std+0x64>)
 801a600:	6323      	str	r3, [r4, #48]	@ 0x30
 801a602:	4b0d      	ldr	r3, [pc, #52]	@ (801a638 <std+0x68>)
 801a604:	6224      	str	r4, [r4, #32]
 801a606:	429c      	cmp	r4, r3
 801a608:	d006      	beq.n	801a618 <std+0x48>
 801a60a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a60e:	4294      	cmp	r4, r2
 801a610:	d002      	beq.n	801a618 <std+0x48>
 801a612:	33d0      	adds	r3, #208	@ 0xd0
 801a614:	429c      	cmp	r4, r3
 801a616:	d105      	bne.n	801a624 <std+0x54>
 801a618:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a61c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a620:	f000 bc44 	b.w	801aeac <__retarget_lock_init_recursive>
 801a624:	bd10      	pop	{r4, pc}
 801a626:	bf00      	nop
 801a628:	0801aab5 	.word	0x0801aab5
 801a62c:	0801aadb 	.word	0x0801aadb
 801a630:	0801ab13 	.word	0x0801ab13
 801a634:	0801ab37 	.word	0x0801ab37
 801a638:	240140e0 	.word	0x240140e0

0801a63c <stdio_exit_handler>:
 801a63c:	4a02      	ldr	r2, [pc, #8]	@ (801a648 <stdio_exit_handler+0xc>)
 801a63e:	4903      	ldr	r1, [pc, #12]	@ (801a64c <stdio_exit_handler+0x10>)
 801a640:	4803      	ldr	r0, [pc, #12]	@ (801a650 <stdio_exit_handler+0x14>)
 801a642:	f000 b869 	b.w	801a718 <_fwalk_sglue>
 801a646:	bf00      	nop
 801a648:	24000014 	.word	0x24000014
 801a64c:	0801dde9 	.word	0x0801dde9
 801a650:	24000024 	.word	0x24000024

0801a654 <cleanup_stdio>:
 801a654:	6841      	ldr	r1, [r0, #4]
 801a656:	4b0c      	ldr	r3, [pc, #48]	@ (801a688 <cleanup_stdio+0x34>)
 801a658:	4299      	cmp	r1, r3
 801a65a:	b510      	push	{r4, lr}
 801a65c:	4604      	mov	r4, r0
 801a65e:	d001      	beq.n	801a664 <cleanup_stdio+0x10>
 801a660:	f003 fbc2 	bl	801dde8 <_fflush_r>
 801a664:	68a1      	ldr	r1, [r4, #8]
 801a666:	4b09      	ldr	r3, [pc, #36]	@ (801a68c <cleanup_stdio+0x38>)
 801a668:	4299      	cmp	r1, r3
 801a66a:	d002      	beq.n	801a672 <cleanup_stdio+0x1e>
 801a66c:	4620      	mov	r0, r4
 801a66e:	f003 fbbb 	bl	801dde8 <_fflush_r>
 801a672:	68e1      	ldr	r1, [r4, #12]
 801a674:	4b06      	ldr	r3, [pc, #24]	@ (801a690 <cleanup_stdio+0x3c>)
 801a676:	4299      	cmp	r1, r3
 801a678:	d004      	beq.n	801a684 <cleanup_stdio+0x30>
 801a67a:	4620      	mov	r0, r4
 801a67c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a680:	f003 bbb2 	b.w	801dde8 <_fflush_r>
 801a684:	bd10      	pop	{r4, pc}
 801a686:	bf00      	nop
 801a688:	240140e0 	.word	0x240140e0
 801a68c:	24014148 	.word	0x24014148
 801a690:	240141b0 	.word	0x240141b0

0801a694 <global_stdio_init.part.0>:
 801a694:	b510      	push	{r4, lr}
 801a696:	4b0b      	ldr	r3, [pc, #44]	@ (801a6c4 <global_stdio_init.part.0+0x30>)
 801a698:	4c0b      	ldr	r4, [pc, #44]	@ (801a6c8 <global_stdio_init.part.0+0x34>)
 801a69a:	4a0c      	ldr	r2, [pc, #48]	@ (801a6cc <global_stdio_init.part.0+0x38>)
 801a69c:	601a      	str	r2, [r3, #0]
 801a69e:	4620      	mov	r0, r4
 801a6a0:	2200      	movs	r2, #0
 801a6a2:	2104      	movs	r1, #4
 801a6a4:	f7ff ff94 	bl	801a5d0 <std>
 801a6a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a6ac:	2201      	movs	r2, #1
 801a6ae:	2109      	movs	r1, #9
 801a6b0:	f7ff ff8e 	bl	801a5d0 <std>
 801a6b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a6b8:	2202      	movs	r2, #2
 801a6ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6be:	2112      	movs	r1, #18
 801a6c0:	f7ff bf86 	b.w	801a5d0 <std>
 801a6c4:	24014218 	.word	0x24014218
 801a6c8:	240140e0 	.word	0x240140e0
 801a6cc:	0801a63d 	.word	0x0801a63d

0801a6d0 <__sfp_lock_acquire>:
 801a6d0:	4801      	ldr	r0, [pc, #4]	@ (801a6d8 <__sfp_lock_acquire+0x8>)
 801a6d2:	f000 bbec 	b.w	801aeae <__retarget_lock_acquire_recursive>
 801a6d6:	bf00      	nop
 801a6d8:	24014221 	.word	0x24014221

0801a6dc <__sfp_lock_release>:
 801a6dc:	4801      	ldr	r0, [pc, #4]	@ (801a6e4 <__sfp_lock_release+0x8>)
 801a6de:	f000 bbe7 	b.w	801aeb0 <__retarget_lock_release_recursive>
 801a6e2:	bf00      	nop
 801a6e4:	24014221 	.word	0x24014221

0801a6e8 <__sinit>:
 801a6e8:	b510      	push	{r4, lr}
 801a6ea:	4604      	mov	r4, r0
 801a6ec:	f7ff fff0 	bl	801a6d0 <__sfp_lock_acquire>
 801a6f0:	6a23      	ldr	r3, [r4, #32]
 801a6f2:	b11b      	cbz	r3, 801a6fc <__sinit+0x14>
 801a6f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6f8:	f7ff bff0 	b.w	801a6dc <__sfp_lock_release>
 801a6fc:	4b04      	ldr	r3, [pc, #16]	@ (801a710 <__sinit+0x28>)
 801a6fe:	6223      	str	r3, [r4, #32]
 801a700:	4b04      	ldr	r3, [pc, #16]	@ (801a714 <__sinit+0x2c>)
 801a702:	681b      	ldr	r3, [r3, #0]
 801a704:	2b00      	cmp	r3, #0
 801a706:	d1f5      	bne.n	801a6f4 <__sinit+0xc>
 801a708:	f7ff ffc4 	bl	801a694 <global_stdio_init.part.0>
 801a70c:	e7f2      	b.n	801a6f4 <__sinit+0xc>
 801a70e:	bf00      	nop
 801a710:	0801a655 	.word	0x0801a655
 801a714:	24014218 	.word	0x24014218

0801a718 <_fwalk_sglue>:
 801a718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a71c:	4607      	mov	r7, r0
 801a71e:	4688      	mov	r8, r1
 801a720:	4614      	mov	r4, r2
 801a722:	2600      	movs	r6, #0
 801a724:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a728:	f1b9 0901 	subs.w	r9, r9, #1
 801a72c:	d505      	bpl.n	801a73a <_fwalk_sglue+0x22>
 801a72e:	6824      	ldr	r4, [r4, #0]
 801a730:	2c00      	cmp	r4, #0
 801a732:	d1f7      	bne.n	801a724 <_fwalk_sglue+0xc>
 801a734:	4630      	mov	r0, r6
 801a736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a73a:	89ab      	ldrh	r3, [r5, #12]
 801a73c:	2b01      	cmp	r3, #1
 801a73e:	d907      	bls.n	801a750 <_fwalk_sglue+0x38>
 801a740:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a744:	3301      	adds	r3, #1
 801a746:	d003      	beq.n	801a750 <_fwalk_sglue+0x38>
 801a748:	4629      	mov	r1, r5
 801a74a:	4638      	mov	r0, r7
 801a74c:	47c0      	blx	r8
 801a74e:	4306      	orrs	r6, r0
 801a750:	3568      	adds	r5, #104	@ 0x68
 801a752:	e7e9      	b.n	801a728 <_fwalk_sglue+0x10>

0801a754 <iprintf>:
 801a754:	b40f      	push	{r0, r1, r2, r3}
 801a756:	b507      	push	{r0, r1, r2, lr}
 801a758:	4906      	ldr	r1, [pc, #24]	@ (801a774 <iprintf+0x20>)
 801a75a:	ab04      	add	r3, sp, #16
 801a75c:	6808      	ldr	r0, [r1, #0]
 801a75e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a762:	6881      	ldr	r1, [r0, #8]
 801a764:	9301      	str	r3, [sp, #4]
 801a766:	f003 f855 	bl	801d814 <_vfiprintf_r>
 801a76a:	b003      	add	sp, #12
 801a76c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a770:	b004      	add	sp, #16
 801a772:	4770      	bx	lr
 801a774:	24000020 	.word	0x24000020

0801a778 <_puts_r>:
 801a778:	6a03      	ldr	r3, [r0, #32]
 801a77a:	b570      	push	{r4, r5, r6, lr}
 801a77c:	6884      	ldr	r4, [r0, #8]
 801a77e:	4605      	mov	r5, r0
 801a780:	460e      	mov	r6, r1
 801a782:	b90b      	cbnz	r3, 801a788 <_puts_r+0x10>
 801a784:	f7ff ffb0 	bl	801a6e8 <__sinit>
 801a788:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a78a:	07db      	lsls	r3, r3, #31
 801a78c:	d405      	bmi.n	801a79a <_puts_r+0x22>
 801a78e:	89a3      	ldrh	r3, [r4, #12]
 801a790:	0598      	lsls	r0, r3, #22
 801a792:	d402      	bmi.n	801a79a <_puts_r+0x22>
 801a794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a796:	f000 fb8a 	bl	801aeae <__retarget_lock_acquire_recursive>
 801a79a:	89a3      	ldrh	r3, [r4, #12]
 801a79c:	0719      	lsls	r1, r3, #28
 801a79e:	d502      	bpl.n	801a7a6 <_puts_r+0x2e>
 801a7a0:	6923      	ldr	r3, [r4, #16]
 801a7a2:	2b00      	cmp	r3, #0
 801a7a4:	d135      	bne.n	801a812 <_puts_r+0x9a>
 801a7a6:	4621      	mov	r1, r4
 801a7a8:	4628      	mov	r0, r5
 801a7aa:	f000 fa43 	bl	801ac34 <__swsetup_r>
 801a7ae:	b380      	cbz	r0, 801a812 <_puts_r+0x9a>
 801a7b0:	f04f 35ff 	mov.w	r5, #4294967295
 801a7b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a7b6:	07da      	lsls	r2, r3, #31
 801a7b8:	d405      	bmi.n	801a7c6 <_puts_r+0x4e>
 801a7ba:	89a3      	ldrh	r3, [r4, #12]
 801a7bc:	059b      	lsls	r3, r3, #22
 801a7be:	d402      	bmi.n	801a7c6 <_puts_r+0x4e>
 801a7c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a7c2:	f000 fb75 	bl	801aeb0 <__retarget_lock_release_recursive>
 801a7c6:	4628      	mov	r0, r5
 801a7c8:	bd70      	pop	{r4, r5, r6, pc}
 801a7ca:	2b00      	cmp	r3, #0
 801a7cc:	da04      	bge.n	801a7d8 <_puts_r+0x60>
 801a7ce:	69a2      	ldr	r2, [r4, #24]
 801a7d0:	429a      	cmp	r2, r3
 801a7d2:	dc17      	bgt.n	801a804 <_puts_r+0x8c>
 801a7d4:	290a      	cmp	r1, #10
 801a7d6:	d015      	beq.n	801a804 <_puts_r+0x8c>
 801a7d8:	6823      	ldr	r3, [r4, #0]
 801a7da:	1c5a      	adds	r2, r3, #1
 801a7dc:	6022      	str	r2, [r4, #0]
 801a7de:	7019      	strb	r1, [r3, #0]
 801a7e0:	68a3      	ldr	r3, [r4, #8]
 801a7e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a7e6:	3b01      	subs	r3, #1
 801a7e8:	60a3      	str	r3, [r4, #8]
 801a7ea:	2900      	cmp	r1, #0
 801a7ec:	d1ed      	bne.n	801a7ca <_puts_r+0x52>
 801a7ee:	2b00      	cmp	r3, #0
 801a7f0:	da11      	bge.n	801a816 <_puts_r+0x9e>
 801a7f2:	4622      	mov	r2, r4
 801a7f4:	210a      	movs	r1, #10
 801a7f6:	4628      	mov	r0, r5
 801a7f8:	f000 f9de 	bl	801abb8 <__swbuf_r>
 801a7fc:	3001      	adds	r0, #1
 801a7fe:	d0d7      	beq.n	801a7b0 <_puts_r+0x38>
 801a800:	250a      	movs	r5, #10
 801a802:	e7d7      	b.n	801a7b4 <_puts_r+0x3c>
 801a804:	4622      	mov	r2, r4
 801a806:	4628      	mov	r0, r5
 801a808:	f000 f9d6 	bl	801abb8 <__swbuf_r>
 801a80c:	3001      	adds	r0, #1
 801a80e:	d1e7      	bne.n	801a7e0 <_puts_r+0x68>
 801a810:	e7ce      	b.n	801a7b0 <_puts_r+0x38>
 801a812:	3e01      	subs	r6, #1
 801a814:	e7e4      	b.n	801a7e0 <_puts_r+0x68>
 801a816:	6823      	ldr	r3, [r4, #0]
 801a818:	1c5a      	adds	r2, r3, #1
 801a81a:	6022      	str	r2, [r4, #0]
 801a81c:	220a      	movs	r2, #10
 801a81e:	701a      	strb	r2, [r3, #0]
 801a820:	e7ee      	b.n	801a800 <_puts_r+0x88>
	...

0801a824 <puts>:
 801a824:	4b02      	ldr	r3, [pc, #8]	@ (801a830 <puts+0xc>)
 801a826:	4601      	mov	r1, r0
 801a828:	6818      	ldr	r0, [r3, #0]
 801a82a:	f7ff bfa5 	b.w	801a778 <_puts_r>
 801a82e:	bf00      	nop
 801a830:	24000020 	.word	0x24000020

0801a834 <setbuf>:
 801a834:	fab1 f281 	clz	r2, r1
 801a838:	0952      	lsrs	r2, r2, #5
 801a83a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a83e:	0052      	lsls	r2, r2, #1
 801a840:	f000 b800 	b.w	801a844 <setvbuf>

0801a844 <setvbuf>:
 801a844:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a848:	461d      	mov	r5, r3
 801a84a:	4b57      	ldr	r3, [pc, #348]	@ (801a9a8 <setvbuf+0x164>)
 801a84c:	681f      	ldr	r7, [r3, #0]
 801a84e:	4604      	mov	r4, r0
 801a850:	460e      	mov	r6, r1
 801a852:	4690      	mov	r8, r2
 801a854:	b127      	cbz	r7, 801a860 <setvbuf+0x1c>
 801a856:	6a3b      	ldr	r3, [r7, #32]
 801a858:	b913      	cbnz	r3, 801a860 <setvbuf+0x1c>
 801a85a:	4638      	mov	r0, r7
 801a85c:	f7ff ff44 	bl	801a6e8 <__sinit>
 801a860:	f1b8 0f02 	cmp.w	r8, #2
 801a864:	d006      	beq.n	801a874 <setvbuf+0x30>
 801a866:	f1b8 0f01 	cmp.w	r8, #1
 801a86a:	f200 809a 	bhi.w	801a9a2 <setvbuf+0x15e>
 801a86e:	2d00      	cmp	r5, #0
 801a870:	f2c0 8097 	blt.w	801a9a2 <setvbuf+0x15e>
 801a874:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a876:	07d9      	lsls	r1, r3, #31
 801a878:	d405      	bmi.n	801a886 <setvbuf+0x42>
 801a87a:	89a3      	ldrh	r3, [r4, #12]
 801a87c:	059a      	lsls	r2, r3, #22
 801a87e:	d402      	bmi.n	801a886 <setvbuf+0x42>
 801a880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a882:	f000 fb14 	bl	801aeae <__retarget_lock_acquire_recursive>
 801a886:	4621      	mov	r1, r4
 801a888:	4638      	mov	r0, r7
 801a88a:	f003 faad 	bl	801dde8 <_fflush_r>
 801a88e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a890:	b141      	cbz	r1, 801a8a4 <setvbuf+0x60>
 801a892:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a896:	4299      	cmp	r1, r3
 801a898:	d002      	beq.n	801a8a0 <setvbuf+0x5c>
 801a89a:	4638      	mov	r0, r7
 801a89c:	f001 f906 	bl	801baac <_free_r>
 801a8a0:	2300      	movs	r3, #0
 801a8a2:	6363      	str	r3, [r4, #52]	@ 0x34
 801a8a4:	2300      	movs	r3, #0
 801a8a6:	61a3      	str	r3, [r4, #24]
 801a8a8:	6063      	str	r3, [r4, #4]
 801a8aa:	89a3      	ldrh	r3, [r4, #12]
 801a8ac:	061b      	lsls	r3, r3, #24
 801a8ae:	d503      	bpl.n	801a8b8 <setvbuf+0x74>
 801a8b0:	6921      	ldr	r1, [r4, #16]
 801a8b2:	4638      	mov	r0, r7
 801a8b4:	f001 f8fa 	bl	801baac <_free_r>
 801a8b8:	89a3      	ldrh	r3, [r4, #12]
 801a8ba:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801a8be:	f023 0303 	bic.w	r3, r3, #3
 801a8c2:	f1b8 0f02 	cmp.w	r8, #2
 801a8c6:	81a3      	strh	r3, [r4, #12]
 801a8c8:	d061      	beq.n	801a98e <setvbuf+0x14a>
 801a8ca:	ab01      	add	r3, sp, #4
 801a8cc:	466a      	mov	r2, sp
 801a8ce:	4621      	mov	r1, r4
 801a8d0:	4638      	mov	r0, r7
 801a8d2:	f003 fab1 	bl	801de38 <__swhatbuf_r>
 801a8d6:	89a3      	ldrh	r3, [r4, #12]
 801a8d8:	4318      	orrs	r0, r3
 801a8da:	81a0      	strh	r0, [r4, #12]
 801a8dc:	bb2d      	cbnz	r5, 801a92a <setvbuf+0xe6>
 801a8de:	9d00      	ldr	r5, [sp, #0]
 801a8e0:	4628      	mov	r0, r5
 801a8e2:	f001 f92d 	bl	801bb40 <malloc>
 801a8e6:	4606      	mov	r6, r0
 801a8e8:	2800      	cmp	r0, #0
 801a8ea:	d152      	bne.n	801a992 <setvbuf+0x14e>
 801a8ec:	f8dd 9000 	ldr.w	r9, [sp]
 801a8f0:	45a9      	cmp	r9, r5
 801a8f2:	d140      	bne.n	801a976 <setvbuf+0x132>
 801a8f4:	f04f 35ff 	mov.w	r5, #4294967295
 801a8f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a8fc:	f043 0202 	orr.w	r2, r3, #2
 801a900:	81a2      	strh	r2, [r4, #12]
 801a902:	2200      	movs	r2, #0
 801a904:	60a2      	str	r2, [r4, #8]
 801a906:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801a90a:	6022      	str	r2, [r4, #0]
 801a90c:	6122      	str	r2, [r4, #16]
 801a90e:	2201      	movs	r2, #1
 801a910:	6162      	str	r2, [r4, #20]
 801a912:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a914:	07d6      	lsls	r6, r2, #31
 801a916:	d404      	bmi.n	801a922 <setvbuf+0xde>
 801a918:	0598      	lsls	r0, r3, #22
 801a91a:	d402      	bmi.n	801a922 <setvbuf+0xde>
 801a91c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a91e:	f000 fac7 	bl	801aeb0 <__retarget_lock_release_recursive>
 801a922:	4628      	mov	r0, r5
 801a924:	b003      	add	sp, #12
 801a926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a92a:	2e00      	cmp	r6, #0
 801a92c:	d0d8      	beq.n	801a8e0 <setvbuf+0x9c>
 801a92e:	6a3b      	ldr	r3, [r7, #32]
 801a930:	b913      	cbnz	r3, 801a938 <setvbuf+0xf4>
 801a932:	4638      	mov	r0, r7
 801a934:	f7ff fed8 	bl	801a6e8 <__sinit>
 801a938:	f1b8 0f01 	cmp.w	r8, #1
 801a93c:	bf08      	it	eq
 801a93e:	89a3      	ldrheq	r3, [r4, #12]
 801a940:	6026      	str	r6, [r4, #0]
 801a942:	bf04      	itt	eq
 801a944:	f043 0301 	orreq.w	r3, r3, #1
 801a948:	81a3      	strheq	r3, [r4, #12]
 801a94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a94e:	f013 0208 	ands.w	r2, r3, #8
 801a952:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801a956:	d01e      	beq.n	801a996 <setvbuf+0x152>
 801a958:	07d9      	lsls	r1, r3, #31
 801a95a:	bf41      	itttt	mi
 801a95c:	2200      	movmi	r2, #0
 801a95e:	426d      	negmi	r5, r5
 801a960:	60a2      	strmi	r2, [r4, #8]
 801a962:	61a5      	strmi	r5, [r4, #24]
 801a964:	bf58      	it	pl
 801a966:	60a5      	strpl	r5, [r4, #8]
 801a968:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a96a:	07d2      	lsls	r2, r2, #31
 801a96c:	d401      	bmi.n	801a972 <setvbuf+0x12e>
 801a96e:	059b      	lsls	r3, r3, #22
 801a970:	d513      	bpl.n	801a99a <setvbuf+0x156>
 801a972:	2500      	movs	r5, #0
 801a974:	e7d5      	b.n	801a922 <setvbuf+0xde>
 801a976:	4648      	mov	r0, r9
 801a978:	f001 f8e2 	bl	801bb40 <malloc>
 801a97c:	4606      	mov	r6, r0
 801a97e:	2800      	cmp	r0, #0
 801a980:	d0b8      	beq.n	801a8f4 <setvbuf+0xb0>
 801a982:	89a3      	ldrh	r3, [r4, #12]
 801a984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a988:	81a3      	strh	r3, [r4, #12]
 801a98a:	464d      	mov	r5, r9
 801a98c:	e7cf      	b.n	801a92e <setvbuf+0xea>
 801a98e:	2500      	movs	r5, #0
 801a990:	e7b2      	b.n	801a8f8 <setvbuf+0xb4>
 801a992:	46a9      	mov	r9, r5
 801a994:	e7f5      	b.n	801a982 <setvbuf+0x13e>
 801a996:	60a2      	str	r2, [r4, #8]
 801a998:	e7e6      	b.n	801a968 <setvbuf+0x124>
 801a99a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a99c:	f000 fa88 	bl	801aeb0 <__retarget_lock_release_recursive>
 801a9a0:	e7e7      	b.n	801a972 <setvbuf+0x12e>
 801a9a2:	f04f 35ff 	mov.w	r5, #4294967295
 801a9a6:	e7bc      	b.n	801a922 <setvbuf+0xde>
 801a9a8:	24000020 	.word	0x24000020

0801a9ac <sniprintf>:
 801a9ac:	b40c      	push	{r2, r3}
 801a9ae:	b530      	push	{r4, r5, lr}
 801a9b0:	4b18      	ldr	r3, [pc, #96]	@ (801aa14 <sniprintf+0x68>)
 801a9b2:	1e0c      	subs	r4, r1, #0
 801a9b4:	681d      	ldr	r5, [r3, #0]
 801a9b6:	b09d      	sub	sp, #116	@ 0x74
 801a9b8:	da08      	bge.n	801a9cc <sniprintf+0x20>
 801a9ba:	238b      	movs	r3, #139	@ 0x8b
 801a9bc:	602b      	str	r3, [r5, #0]
 801a9be:	f04f 30ff 	mov.w	r0, #4294967295
 801a9c2:	b01d      	add	sp, #116	@ 0x74
 801a9c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a9c8:	b002      	add	sp, #8
 801a9ca:	4770      	bx	lr
 801a9cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a9d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a9d4:	f04f 0300 	mov.w	r3, #0
 801a9d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 801a9da:	bf14      	ite	ne
 801a9dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a9e0:	4623      	moveq	r3, r4
 801a9e2:	9304      	str	r3, [sp, #16]
 801a9e4:	9307      	str	r3, [sp, #28]
 801a9e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a9ea:	9002      	str	r0, [sp, #8]
 801a9ec:	9006      	str	r0, [sp, #24]
 801a9ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a9f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801a9f4:	ab21      	add	r3, sp, #132	@ 0x84
 801a9f6:	a902      	add	r1, sp, #8
 801a9f8:	4628      	mov	r0, r5
 801a9fa:	9301      	str	r3, [sp, #4]
 801a9fc:	f002 fc14 	bl	801d228 <_svfiprintf_r>
 801aa00:	1c43      	adds	r3, r0, #1
 801aa02:	bfbc      	itt	lt
 801aa04:	238b      	movlt	r3, #139	@ 0x8b
 801aa06:	602b      	strlt	r3, [r5, #0]
 801aa08:	2c00      	cmp	r4, #0
 801aa0a:	d0da      	beq.n	801a9c2 <sniprintf+0x16>
 801aa0c:	9b02      	ldr	r3, [sp, #8]
 801aa0e:	2200      	movs	r2, #0
 801aa10:	701a      	strb	r2, [r3, #0]
 801aa12:	e7d6      	b.n	801a9c2 <sniprintf+0x16>
 801aa14:	24000020 	.word	0x24000020

0801aa18 <siprintf>:
 801aa18:	b40e      	push	{r1, r2, r3}
 801aa1a:	b510      	push	{r4, lr}
 801aa1c:	b09d      	sub	sp, #116	@ 0x74
 801aa1e:	ab1f      	add	r3, sp, #124	@ 0x7c
 801aa20:	9002      	str	r0, [sp, #8]
 801aa22:	9006      	str	r0, [sp, #24]
 801aa24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801aa28:	480a      	ldr	r0, [pc, #40]	@ (801aa54 <siprintf+0x3c>)
 801aa2a:	9107      	str	r1, [sp, #28]
 801aa2c:	9104      	str	r1, [sp, #16]
 801aa2e:	490a      	ldr	r1, [pc, #40]	@ (801aa58 <siprintf+0x40>)
 801aa30:	f853 2b04 	ldr.w	r2, [r3], #4
 801aa34:	9105      	str	r1, [sp, #20]
 801aa36:	2400      	movs	r4, #0
 801aa38:	a902      	add	r1, sp, #8
 801aa3a:	6800      	ldr	r0, [r0, #0]
 801aa3c:	9301      	str	r3, [sp, #4]
 801aa3e:	941b      	str	r4, [sp, #108]	@ 0x6c
 801aa40:	f002 fbf2 	bl	801d228 <_svfiprintf_r>
 801aa44:	9b02      	ldr	r3, [sp, #8]
 801aa46:	701c      	strb	r4, [r3, #0]
 801aa48:	b01d      	add	sp, #116	@ 0x74
 801aa4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801aa4e:	b003      	add	sp, #12
 801aa50:	4770      	bx	lr
 801aa52:	bf00      	nop
 801aa54:	24000020 	.word	0x24000020
 801aa58:	ffff0208 	.word	0xffff0208

0801aa5c <siscanf>:
 801aa5c:	b40e      	push	{r1, r2, r3}
 801aa5e:	b570      	push	{r4, r5, r6, lr}
 801aa60:	b09d      	sub	sp, #116	@ 0x74
 801aa62:	ac21      	add	r4, sp, #132	@ 0x84
 801aa64:	2500      	movs	r5, #0
 801aa66:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801aa6a:	f854 6b04 	ldr.w	r6, [r4], #4
 801aa6e:	f8ad 2014 	strh.w	r2, [sp, #20]
 801aa72:	951b      	str	r5, [sp, #108]	@ 0x6c
 801aa74:	9002      	str	r0, [sp, #8]
 801aa76:	9006      	str	r0, [sp, #24]
 801aa78:	f7e5 fcaa 	bl	80003d0 <strlen>
 801aa7c:	4b0b      	ldr	r3, [pc, #44]	@ (801aaac <siscanf+0x50>)
 801aa7e:	9003      	str	r0, [sp, #12]
 801aa80:	9007      	str	r0, [sp, #28]
 801aa82:	480b      	ldr	r0, [pc, #44]	@ (801aab0 <siscanf+0x54>)
 801aa84:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aa86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801aa8a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801aa8e:	4632      	mov	r2, r6
 801aa90:	4623      	mov	r3, r4
 801aa92:	a902      	add	r1, sp, #8
 801aa94:	6800      	ldr	r0, [r0, #0]
 801aa96:	950f      	str	r5, [sp, #60]	@ 0x3c
 801aa98:	9514      	str	r5, [sp, #80]	@ 0x50
 801aa9a:	9401      	str	r4, [sp, #4]
 801aa9c:	f002 fd1a 	bl	801d4d4 <__ssvfiscanf_r>
 801aaa0:	b01d      	add	sp, #116	@ 0x74
 801aaa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aaa6:	b003      	add	sp, #12
 801aaa8:	4770      	bx	lr
 801aaaa:	bf00      	nop
 801aaac:	0801aad7 	.word	0x0801aad7
 801aab0:	24000020 	.word	0x24000020

0801aab4 <__sread>:
 801aab4:	b510      	push	{r4, lr}
 801aab6:	460c      	mov	r4, r1
 801aab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aabc:	f000 f9a8 	bl	801ae10 <_read_r>
 801aac0:	2800      	cmp	r0, #0
 801aac2:	bfab      	itete	ge
 801aac4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801aac6:	89a3      	ldrhlt	r3, [r4, #12]
 801aac8:	181b      	addge	r3, r3, r0
 801aaca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801aace:	bfac      	ite	ge
 801aad0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801aad2:	81a3      	strhlt	r3, [r4, #12]
 801aad4:	bd10      	pop	{r4, pc}

0801aad6 <__seofread>:
 801aad6:	2000      	movs	r0, #0
 801aad8:	4770      	bx	lr

0801aada <__swrite>:
 801aada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aade:	461f      	mov	r7, r3
 801aae0:	898b      	ldrh	r3, [r1, #12]
 801aae2:	05db      	lsls	r3, r3, #23
 801aae4:	4605      	mov	r5, r0
 801aae6:	460c      	mov	r4, r1
 801aae8:	4616      	mov	r6, r2
 801aaea:	d505      	bpl.n	801aaf8 <__swrite+0x1e>
 801aaec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aaf0:	2302      	movs	r3, #2
 801aaf2:	2200      	movs	r2, #0
 801aaf4:	f000 f97a 	bl	801adec <_lseek_r>
 801aaf8:	89a3      	ldrh	r3, [r4, #12]
 801aafa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801aafe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ab02:	81a3      	strh	r3, [r4, #12]
 801ab04:	4632      	mov	r2, r6
 801ab06:	463b      	mov	r3, r7
 801ab08:	4628      	mov	r0, r5
 801ab0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ab0e:	f000 b991 	b.w	801ae34 <_write_r>

0801ab12 <__sseek>:
 801ab12:	b510      	push	{r4, lr}
 801ab14:	460c      	mov	r4, r1
 801ab16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab1a:	f000 f967 	bl	801adec <_lseek_r>
 801ab1e:	1c43      	adds	r3, r0, #1
 801ab20:	89a3      	ldrh	r3, [r4, #12]
 801ab22:	bf15      	itete	ne
 801ab24:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ab26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ab2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ab2e:	81a3      	strheq	r3, [r4, #12]
 801ab30:	bf18      	it	ne
 801ab32:	81a3      	strhne	r3, [r4, #12]
 801ab34:	bd10      	pop	{r4, pc}

0801ab36 <__sclose>:
 801ab36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab3a:	f000 b8e9 	b.w	801ad10 <_close_r>

0801ab3e <_vsniprintf_r>:
 801ab3e:	b530      	push	{r4, r5, lr}
 801ab40:	4614      	mov	r4, r2
 801ab42:	2c00      	cmp	r4, #0
 801ab44:	b09b      	sub	sp, #108	@ 0x6c
 801ab46:	4605      	mov	r5, r0
 801ab48:	461a      	mov	r2, r3
 801ab4a:	da05      	bge.n	801ab58 <_vsniprintf_r+0x1a>
 801ab4c:	238b      	movs	r3, #139	@ 0x8b
 801ab4e:	6003      	str	r3, [r0, #0]
 801ab50:	f04f 30ff 	mov.w	r0, #4294967295
 801ab54:	b01b      	add	sp, #108	@ 0x6c
 801ab56:	bd30      	pop	{r4, r5, pc}
 801ab58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ab5c:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ab60:	f04f 0300 	mov.w	r3, #0
 801ab64:	9319      	str	r3, [sp, #100]	@ 0x64
 801ab66:	bf14      	ite	ne
 801ab68:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ab6c:	4623      	moveq	r3, r4
 801ab6e:	9302      	str	r3, [sp, #8]
 801ab70:	9305      	str	r3, [sp, #20]
 801ab72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ab76:	9100      	str	r1, [sp, #0]
 801ab78:	9104      	str	r1, [sp, #16]
 801ab7a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ab7e:	4669      	mov	r1, sp
 801ab80:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801ab82:	f002 fb51 	bl	801d228 <_svfiprintf_r>
 801ab86:	1c43      	adds	r3, r0, #1
 801ab88:	bfbc      	itt	lt
 801ab8a:	238b      	movlt	r3, #139	@ 0x8b
 801ab8c:	602b      	strlt	r3, [r5, #0]
 801ab8e:	2c00      	cmp	r4, #0
 801ab90:	d0e0      	beq.n	801ab54 <_vsniprintf_r+0x16>
 801ab92:	9b00      	ldr	r3, [sp, #0]
 801ab94:	2200      	movs	r2, #0
 801ab96:	701a      	strb	r2, [r3, #0]
 801ab98:	e7dc      	b.n	801ab54 <_vsniprintf_r+0x16>
	...

0801ab9c <vsniprintf>:
 801ab9c:	b507      	push	{r0, r1, r2, lr}
 801ab9e:	9300      	str	r3, [sp, #0]
 801aba0:	4613      	mov	r3, r2
 801aba2:	460a      	mov	r2, r1
 801aba4:	4601      	mov	r1, r0
 801aba6:	4803      	ldr	r0, [pc, #12]	@ (801abb4 <vsniprintf+0x18>)
 801aba8:	6800      	ldr	r0, [r0, #0]
 801abaa:	f7ff ffc8 	bl	801ab3e <_vsniprintf_r>
 801abae:	b003      	add	sp, #12
 801abb0:	f85d fb04 	ldr.w	pc, [sp], #4
 801abb4:	24000020 	.word	0x24000020

0801abb8 <__swbuf_r>:
 801abb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801abba:	460e      	mov	r6, r1
 801abbc:	4614      	mov	r4, r2
 801abbe:	4605      	mov	r5, r0
 801abc0:	b118      	cbz	r0, 801abca <__swbuf_r+0x12>
 801abc2:	6a03      	ldr	r3, [r0, #32]
 801abc4:	b90b      	cbnz	r3, 801abca <__swbuf_r+0x12>
 801abc6:	f7ff fd8f 	bl	801a6e8 <__sinit>
 801abca:	69a3      	ldr	r3, [r4, #24]
 801abcc:	60a3      	str	r3, [r4, #8]
 801abce:	89a3      	ldrh	r3, [r4, #12]
 801abd0:	071a      	lsls	r2, r3, #28
 801abd2:	d501      	bpl.n	801abd8 <__swbuf_r+0x20>
 801abd4:	6923      	ldr	r3, [r4, #16]
 801abd6:	b943      	cbnz	r3, 801abea <__swbuf_r+0x32>
 801abd8:	4621      	mov	r1, r4
 801abda:	4628      	mov	r0, r5
 801abdc:	f000 f82a 	bl	801ac34 <__swsetup_r>
 801abe0:	b118      	cbz	r0, 801abea <__swbuf_r+0x32>
 801abe2:	f04f 37ff 	mov.w	r7, #4294967295
 801abe6:	4638      	mov	r0, r7
 801abe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801abea:	6823      	ldr	r3, [r4, #0]
 801abec:	6922      	ldr	r2, [r4, #16]
 801abee:	1a98      	subs	r0, r3, r2
 801abf0:	6963      	ldr	r3, [r4, #20]
 801abf2:	b2f6      	uxtb	r6, r6
 801abf4:	4283      	cmp	r3, r0
 801abf6:	4637      	mov	r7, r6
 801abf8:	dc05      	bgt.n	801ac06 <__swbuf_r+0x4e>
 801abfa:	4621      	mov	r1, r4
 801abfc:	4628      	mov	r0, r5
 801abfe:	f003 f8f3 	bl	801dde8 <_fflush_r>
 801ac02:	2800      	cmp	r0, #0
 801ac04:	d1ed      	bne.n	801abe2 <__swbuf_r+0x2a>
 801ac06:	68a3      	ldr	r3, [r4, #8]
 801ac08:	3b01      	subs	r3, #1
 801ac0a:	60a3      	str	r3, [r4, #8]
 801ac0c:	6823      	ldr	r3, [r4, #0]
 801ac0e:	1c5a      	adds	r2, r3, #1
 801ac10:	6022      	str	r2, [r4, #0]
 801ac12:	701e      	strb	r6, [r3, #0]
 801ac14:	6962      	ldr	r2, [r4, #20]
 801ac16:	1c43      	adds	r3, r0, #1
 801ac18:	429a      	cmp	r2, r3
 801ac1a:	d004      	beq.n	801ac26 <__swbuf_r+0x6e>
 801ac1c:	89a3      	ldrh	r3, [r4, #12]
 801ac1e:	07db      	lsls	r3, r3, #31
 801ac20:	d5e1      	bpl.n	801abe6 <__swbuf_r+0x2e>
 801ac22:	2e0a      	cmp	r6, #10
 801ac24:	d1df      	bne.n	801abe6 <__swbuf_r+0x2e>
 801ac26:	4621      	mov	r1, r4
 801ac28:	4628      	mov	r0, r5
 801ac2a:	f003 f8dd 	bl	801dde8 <_fflush_r>
 801ac2e:	2800      	cmp	r0, #0
 801ac30:	d0d9      	beq.n	801abe6 <__swbuf_r+0x2e>
 801ac32:	e7d6      	b.n	801abe2 <__swbuf_r+0x2a>

0801ac34 <__swsetup_r>:
 801ac34:	b538      	push	{r3, r4, r5, lr}
 801ac36:	4b29      	ldr	r3, [pc, #164]	@ (801acdc <__swsetup_r+0xa8>)
 801ac38:	4605      	mov	r5, r0
 801ac3a:	6818      	ldr	r0, [r3, #0]
 801ac3c:	460c      	mov	r4, r1
 801ac3e:	b118      	cbz	r0, 801ac48 <__swsetup_r+0x14>
 801ac40:	6a03      	ldr	r3, [r0, #32]
 801ac42:	b90b      	cbnz	r3, 801ac48 <__swsetup_r+0x14>
 801ac44:	f7ff fd50 	bl	801a6e8 <__sinit>
 801ac48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac4c:	0719      	lsls	r1, r3, #28
 801ac4e:	d422      	bmi.n	801ac96 <__swsetup_r+0x62>
 801ac50:	06da      	lsls	r2, r3, #27
 801ac52:	d407      	bmi.n	801ac64 <__swsetup_r+0x30>
 801ac54:	2209      	movs	r2, #9
 801ac56:	602a      	str	r2, [r5, #0]
 801ac58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac5c:	81a3      	strh	r3, [r4, #12]
 801ac5e:	f04f 30ff 	mov.w	r0, #4294967295
 801ac62:	e033      	b.n	801accc <__swsetup_r+0x98>
 801ac64:	0758      	lsls	r0, r3, #29
 801ac66:	d512      	bpl.n	801ac8e <__swsetup_r+0x5a>
 801ac68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ac6a:	b141      	cbz	r1, 801ac7e <__swsetup_r+0x4a>
 801ac6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ac70:	4299      	cmp	r1, r3
 801ac72:	d002      	beq.n	801ac7a <__swsetup_r+0x46>
 801ac74:	4628      	mov	r0, r5
 801ac76:	f000 ff19 	bl	801baac <_free_r>
 801ac7a:	2300      	movs	r3, #0
 801ac7c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ac7e:	89a3      	ldrh	r3, [r4, #12]
 801ac80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ac84:	81a3      	strh	r3, [r4, #12]
 801ac86:	2300      	movs	r3, #0
 801ac88:	6063      	str	r3, [r4, #4]
 801ac8a:	6923      	ldr	r3, [r4, #16]
 801ac8c:	6023      	str	r3, [r4, #0]
 801ac8e:	89a3      	ldrh	r3, [r4, #12]
 801ac90:	f043 0308 	orr.w	r3, r3, #8
 801ac94:	81a3      	strh	r3, [r4, #12]
 801ac96:	6923      	ldr	r3, [r4, #16]
 801ac98:	b94b      	cbnz	r3, 801acae <__swsetup_r+0x7a>
 801ac9a:	89a3      	ldrh	r3, [r4, #12]
 801ac9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801aca0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801aca4:	d003      	beq.n	801acae <__swsetup_r+0x7a>
 801aca6:	4621      	mov	r1, r4
 801aca8:	4628      	mov	r0, r5
 801acaa:	f003 f8eb 	bl	801de84 <__smakebuf_r>
 801acae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acb2:	f013 0201 	ands.w	r2, r3, #1
 801acb6:	d00a      	beq.n	801acce <__swsetup_r+0x9a>
 801acb8:	2200      	movs	r2, #0
 801acba:	60a2      	str	r2, [r4, #8]
 801acbc:	6962      	ldr	r2, [r4, #20]
 801acbe:	4252      	negs	r2, r2
 801acc0:	61a2      	str	r2, [r4, #24]
 801acc2:	6922      	ldr	r2, [r4, #16]
 801acc4:	b942      	cbnz	r2, 801acd8 <__swsetup_r+0xa4>
 801acc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801acca:	d1c5      	bne.n	801ac58 <__swsetup_r+0x24>
 801accc:	bd38      	pop	{r3, r4, r5, pc}
 801acce:	0799      	lsls	r1, r3, #30
 801acd0:	bf58      	it	pl
 801acd2:	6962      	ldrpl	r2, [r4, #20]
 801acd4:	60a2      	str	r2, [r4, #8]
 801acd6:	e7f4      	b.n	801acc2 <__swsetup_r+0x8e>
 801acd8:	2000      	movs	r0, #0
 801acda:	e7f7      	b.n	801accc <__swsetup_r+0x98>
 801acdc:	24000020 	.word	0x24000020

0801ace0 <memset>:
 801ace0:	4402      	add	r2, r0
 801ace2:	4603      	mov	r3, r0
 801ace4:	4293      	cmp	r3, r2
 801ace6:	d100      	bne.n	801acea <memset+0xa>
 801ace8:	4770      	bx	lr
 801acea:	f803 1b01 	strb.w	r1, [r3], #1
 801acee:	e7f9      	b.n	801ace4 <memset+0x4>

0801acf0 <strnlen>:
 801acf0:	b510      	push	{r4, lr}
 801acf2:	4602      	mov	r2, r0
 801acf4:	4401      	add	r1, r0
 801acf6:	428a      	cmp	r2, r1
 801acf8:	4613      	mov	r3, r2
 801acfa:	d003      	beq.n	801ad04 <strnlen+0x14>
 801acfc:	781c      	ldrb	r4, [r3, #0]
 801acfe:	3201      	adds	r2, #1
 801ad00:	2c00      	cmp	r4, #0
 801ad02:	d1f8      	bne.n	801acf6 <strnlen+0x6>
 801ad04:	1a18      	subs	r0, r3, r0
 801ad06:	bd10      	pop	{r4, pc}

0801ad08 <_localeconv_r>:
 801ad08:	4800      	ldr	r0, [pc, #0]	@ (801ad0c <_localeconv_r+0x4>)
 801ad0a:	4770      	bx	lr
 801ad0c:	24000160 	.word	0x24000160

0801ad10 <_close_r>:
 801ad10:	b538      	push	{r3, r4, r5, lr}
 801ad12:	4d06      	ldr	r5, [pc, #24]	@ (801ad2c <_close_r+0x1c>)
 801ad14:	2300      	movs	r3, #0
 801ad16:	4604      	mov	r4, r0
 801ad18:	4608      	mov	r0, r1
 801ad1a:	602b      	str	r3, [r5, #0]
 801ad1c:	f7ea f842 	bl	8004da4 <_close>
 801ad20:	1c43      	adds	r3, r0, #1
 801ad22:	d102      	bne.n	801ad2a <_close_r+0x1a>
 801ad24:	682b      	ldr	r3, [r5, #0]
 801ad26:	b103      	cbz	r3, 801ad2a <_close_r+0x1a>
 801ad28:	6023      	str	r3, [r4, #0]
 801ad2a:	bd38      	pop	{r3, r4, r5, pc}
 801ad2c:	2401421c 	.word	0x2401421c

0801ad30 <_reclaim_reent>:
 801ad30:	4b2d      	ldr	r3, [pc, #180]	@ (801ade8 <_reclaim_reent+0xb8>)
 801ad32:	681b      	ldr	r3, [r3, #0]
 801ad34:	4283      	cmp	r3, r0
 801ad36:	b570      	push	{r4, r5, r6, lr}
 801ad38:	4604      	mov	r4, r0
 801ad3a:	d053      	beq.n	801ade4 <_reclaim_reent+0xb4>
 801ad3c:	69c3      	ldr	r3, [r0, #28]
 801ad3e:	b31b      	cbz	r3, 801ad88 <_reclaim_reent+0x58>
 801ad40:	68db      	ldr	r3, [r3, #12]
 801ad42:	b163      	cbz	r3, 801ad5e <_reclaim_reent+0x2e>
 801ad44:	2500      	movs	r5, #0
 801ad46:	69e3      	ldr	r3, [r4, #28]
 801ad48:	68db      	ldr	r3, [r3, #12]
 801ad4a:	5959      	ldr	r1, [r3, r5]
 801ad4c:	b9b1      	cbnz	r1, 801ad7c <_reclaim_reent+0x4c>
 801ad4e:	3504      	adds	r5, #4
 801ad50:	2d80      	cmp	r5, #128	@ 0x80
 801ad52:	d1f8      	bne.n	801ad46 <_reclaim_reent+0x16>
 801ad54:	69e3      	ldr	r3, [r4, #28]
 801ad56:	4620      	mov	r0, r4
 801ad58:	68d9      	ldr	r1, [r3, #12]
 801ad5a:	f000 fea7 	bl	801baac <_free_r>
 801ad5e:	69e3      	ldr	r3, [r4, #28]
 801ad60:	6819      	ldr	r1, [r3, #0]
 801ad62:	b111      	cbz	r1, 801ad6a <_reclaim_reent+0x3a>
 801ad64:	4620      	mov	r0, r4
 801ad66:	f000 fea1 	bl	801baac <_free_r>
 801ad6a:	69e3      	ldr	r3, [r4, #28]
 801ad6c:	689d      	ldr	r5, [r3, #8]
 801ad6e:	b15d      	cbz	r5, 801ad88 <_reclaim_reent+0x58>
 801ad70:	4629      	mov	r1, r5
 801ad72:	4620      	mov	r0, r4
 801ad74:	682d      	ldr	r5, [r5, #0]
 801ad76:	f000 fe99 	bl	801baac <_free_r>
 801ad7a:	e7f8      	b.n	801ad6e <_reclaim_reent+0x3e>
 801ad7c:	680e      	ldr	r6, [r1, #0]
 801ad7e:	4620      	mov	r0, r4
 801ad80:	f000 fe94 	bl	801baac <_free_r>
 801ad84:	4631      	mov	r1, r6
 801ad86:	e7e1      	b.n	801ad4c <_reclaim_reent+0x1c>
 801ad88:	6961      	ldr	r1, [r4, #20]
 801ad8a:	b111      	cbz	r1, 801ad92 <_reclaim_reent+0x62>
 801ad8c:	4620      	mov	r0, r4
 801ad8e:	f000 fe8d 	bl	801baac <_free_r>
 801ad92:	69e1      	ldr	r1, [r4, #28]
 801ad94:	b111      	cbz	r1, 801ad9c <_reclaim_reent+0x6c>
 801ad96:	4620      	mov	r0, r4
 801ad98:	f000 fe88 	bl	801baac <_free_r>
 801ad9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ad9e:	b111      	cbz	r1, 801ada6 <_reclaim_reent+0x76>
 801ada0:	4620      	mov	r0, r4
 801ada2:	f000 fe83 	bl	801baac <_free_r>
 801ada6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ada8:	b111      	cbz	r1, 801adb0 <_reclaim_reent+0x80>
 801adaa:	4620      	mov	r0, r4
 801adac:	f000 fe7e 	bl	801baac <_free_r>
 801adb0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801adb2:	b111      	cbz	r1, 801adba <_reclaim_reent+0x8a>
 801adb4:	4620      	mov	r0, r4
 801adb6:	f000 fe79 	bl	801baac <_free_r>
 801adba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801adbc:	b111      	cbz	r1, 801adc4 <_reclaim_reent+0x94>
 801adbe:	4620      	mov	r0, r4
 801adc0:	f000 fe74 	bl	801baac <_free_r>
 801adc4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801adc6:	b111      	cbz	r1, 801adce <_reclaim_reent+0x9e>
 801adc8:	4620      	mov	r0, r4
 801adca:	f000 fe6f 	bl	801baac <_free_r>
 801adce:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801add0:	b111      	cbz	r1, 801add8 <_reclaim_reent+0xa8>
 801add2:	4620      	mov	r0, r4
 801add4:	f000 fe6a 	bl	801baac <_free_r>
 801add8:	6a23      	ldr	r3, [r4, #32]
 801adda:	b11b      	cbz	r3, 801ade4 <_reclaim_reent+0xb4>
 801addc:	4620      	mov	r0, r4
 801adde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ade2:	4718      	bx	r3
 801ade4:	bd70      	pop	{r4, r5, r6, pc}
 801ade6:	bf00      	nop
 801ade8:	24000020 	.word	0x24000020

0801adec <_lseek_r>:
 801adec:	b538      	push	{r3, r4, r5, lr}
 801adee:	4d07      	ldr	r5, [pc, #28]	@ (801ae0c <_lseek_r+0x20>)
 801adf0:	4604      	mov	r4, r0
 801adf2:	4608      	mov	r0, r1
 801adf4:	4611      	mov	r1, r2
 801adf6:	2200      	movs	r2, #0
 801adf8:	602a      	str	r2, [r5, #0]
 801adfa:	461a      	mov	r2, r3
 801adfc:	f7e9 fff9 	bl	8004df2 <_lseek>
 801ae00:	1c43      	adds	r3, r0, #1
 801ae02:	d102      	bne.n	801ae0a <_lseek_r+0x1e>
 801ae04:	682b      	ldr	r3, [r5, #0]
 801ae06:	b103      	cbz	r3, 801ae0a <_lseek_r+0x1e>
 801ae08:	6023      	str	r3, [r4, #0]
 801ae0a:	bd38      	pop	{r3, r4, r5, pc}
 801ae0c:	2401421c 	.word	0x2401421c

0801ae10 <_read_r>:
 801ae10:	b538      	push	{r3, r4, r5, lr}
 801ae12:	4d07      	ldr	r5, [pc, #28]	@ (801ae30 <_read_r+0x20>)
 801ae14:	4604      	mov	r4, r0
 801ae16:	4608      	mov	r0, r1
 801ae18:	4611      	mov	r1, r2
 801ae1a:	2200      	movs	r2, #0
 801ae1c:	602a      	str	r2, [r5, #0]
 801ae1e:	461a      	mov	r2, r3
 801ae20:	f7e9 ff87 	bl	8004d32 <_read>
 801ae24:	1c43      	adds	r3, r0, #1
 801ae26:	d102      	bne.n	801ae2e <_read_r+0x1e>
 801ae28:	682b      	ldr	r3, [r5, #0]
 801ae2a:	b103      	cbz	r3, 801ae2e <_read_r+0x1e>
 801ae2c:	6023      	str	r3, [r4, #0]
 801ae2e:	bd38      	pop	{r3, r4, r5, pc}
 801ae30:	2401421c 	.word	0x2401421c

0801ae34 <_write_r>:
 801ae34:	b538      	push	{r3, r4, r5, lr}
 801ae36:	4d07      	ldr	r5, [pc, #28]	@ (801ae54 <_write_r+0x20>)
 801ae38:	4604      	mov	r4, r0
 801ae3a:	4608      	mov	r0, r1
 801ae3c:	4611      	mov	r1, r2
 801ae3e:	2200      	movs	r2, #0
 801ae40:	602a      	str	r2, [r5, #0]
 801ae42:	461a      	mov	r2, r3
 801ae44:	f7e9 ff92 	bl	8004d6c <_write>
 801ae48:	1c43      	adds	r3, r0, #1
 801ae4a:	d102      	bne.n	801ae52 <_write_r+0x1e>
 801ae4c:	682b      	ldr	r3, [r5, #0]
 801ae4e:	b103      	cbz	r3, 801ae52 <_write_r+0x1e>
 801ae50:	6023      	str	r3, [r4, #0]
 801ae52:	bd38      	pop	{r3, r4, r5, pc}
 801ae54:	2401421c 	.word	0x2401421c

0801ae58 <__errno>:
 801ae58:	4b01      	ldr	r3, [pc, #4]	@ (801ae60 <__errno+0x8>)
 801ae5a:	6818      	ldr	r0, [r3, #0]
 801ae5c:	4770      	bx	lr
 801ae5e:	bf00      	nop
 801ae60:	24000020 	.word	0x24000020

0801ae64 <__libc_init_array>:
 801ae64:	b570      	push	{r4, r5, r6, lr}
 801ae66:	4d0d      	ldr	r5, [pc, #52]	@ (801ae9c <__libc_init_array+0x38>)
 801ae68:	4c0d      	ldr	r4, [pc, #52]	@ (801aea0 <__libc_init_array+0x3c>)
 801ae6a:	1b64      	subs	r4, r4, r5
 801ae6c:	10a4      	asrs	r4, r4, #2
 801ae6e:	2600      	movs	r6, #0
 801ae70:	42a6      	cmp	r6, r4
 801ae72:	d109      	bne.n	801ae88 <__libc_init_array+0x24>
 801ae74:	4d0b      	ldr	r5, [pc, #44]	@ (801aea4 <__libc_init_array+0x40>)
 801ae76:	4c0c      	ldr	r4, [pc, #48]	@ (801aea8 <__libc_init_array+0x44>)
 801ae78:	f003 fdaa 	bl	801e9d0 <_init>
 801ae7c:	1b64      	subs	r4, r4, r5
 801ae7e:	10a4      	asrs	r4, r4, #2
 801ae80:	2600      	movs	r6, #0
 801ae82:	42a6      	cmp	r6, r4
 801ae84:	d105      	bne.n	801ae92 <__libc_init_array+0x2e>
 801ae86:	bd70      	pop	{r4, r5, r6, pc}
 801ae88:	f855 3b04 	ldr.w	r3, [r5], #4
 801ae8c:	4798      	blx	r3
 801ae8e:	3601      	adds	r6, #1
 801ae90:	e7ee      	b.n	801ae70 <__libc_init_array+0xc>
 801ae92:	f855 3b04 	ldr.w	r3, [r5], #4
 801ae96:	4798      	blx	r3
 801ae98:	3601      	adds	r6, #1
 801ae9a:	e7f2      	b.n	801ae82 <__libc_init_array+0x1e>
 801ae9c:	0801f878 	.word	0x0801f878
 801aea0:	0801f878 	.word	0x0801f878
 801aea4:	0801f878 	.word	0x0801f878
 801aea8:	0801f87c 	.word	0x0801f87c

0801aeac <__retarget_lock_init_recursive>:
 801aeac:	4770      	bx	lr

0801aeae <__retarget_lock_acquire_recursive>:
 801aeae:	4770      	bx	lr

0801aeb0 <__retarget_lock_release_recursive>:
 801aeb0:	4770      	bx	lr

0801aeb2 <memcpy>:
 801aeb2:	440a      	add	r2, r1
 801aeb4:	4291      	cmp	r1, r2
 801aeb6:	f100 33ff 	add.w	r3, r0, #4294967295
 801aeba:	d100      	bne.n	801aebe <memcpy+0xc>
 801aebc:	4770      	bx	lr
 801aebe:	b510      	push	{r4, lr}
 801aec0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801aec4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801aec8:	4291      	cmp	r1, r2
 801aeca:	d1f9      	bne.n	801aec0 <memcpy+0xe>
 801aecc:	bd10      	pop	{r4, pc}
	...

0801aed0 <nanf>:
 801aed0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801aed8 <nanf+0x8>
 801aed4:	4770      	bx	lr
 801aed6:	bf00      	nop
 801aed8:	7fc00000 	.word	0x7fc00000

0801aedc <quorem>:
 801aedc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aee0:	6903      	ldr	r3, [r0, #16]
 801aee2:	690c      	ldr	r4, [r1, #16]
 801aee4:	42a3      	cmp	r3, r4
 801aee6:	4607      	mov	r7, r0
 801aee8:	db7e      	blt.n	801afe8 <quorem+0x10c>
 801aeea:	3c01      	subs	r4, #1
 801aeec:	f101 0814 	add.w	r8, r1, #20
 801aef0:	00a3      	lsls	r3, r4, #2
 801aef2:	f100 0514 	add.w	r5, r0, #20
 801aef6:	9300      	str	r3, [sp, #0]
 801aef8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801aefc:	9301      	str	r3, [sp, #4]
 801aefe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801af02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801af06:	3301      	adds	r3, #1
 801af08:	429a      	cmp	r2, r3
 801af0a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801af0e:	fbb2 f6f3 	udiv	r6, r2, r3
 801af12:	d32e      	bcc.n	801af72 <quorem+0x96>
 801af14:	f04f 0a00 	mov.w	sl, #0
 801af18:	46c4      	mov	ip, r8
 801af1a:	46ae      	mov	lr, r5
 801af1c:	46d3      	mov	fp, sl
 801af1e:	f85c 3b04 	ldr.w	r3, [ip], #4
 801af22:	b298      	uxth	r0, r3
 801af24:	fb06 a000 	mla	r0, r6, r0, sl
 801af28:	0c02      	lsrs	r2, r0, #16
 801af2a:	0c1b      	lsrs	r3, r3, #16
 801af2c:	fb06 2303 	mla	r3, r6, r3, r2
 801af30:	f8de 2000 	ldr.w	r2, [lr]
 801af34:	b280      	uxth	r0, r0
 801af36:	b292      	uxth	r2, r2
 801af38:	1a12      	subs	r2, r2, r0
 801af3a:	445a      	add	r2, fp
 801af3c:	f8de 0000 	ldr.w	r0, [lr]
 801af40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801af44:	b29b      	uxth	r3, r3
 801af46:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801af4a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801af4e:	b292      	uxth	r2, r2
 801af50:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801af54:	45e1      	cmp	r9, ip
 801af56:	f84e 2b04 	str.w	r2, [lr], #4
 801af5a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801af5e:	d2de      	bcs.n	801af1e <quorem+0x42>
 801af60:	9b00      	ldr	r3, [sp, #0]
 801af62:	58eb      	ldr	r3, [r5, r3]
 801af64:	b92b      	cbnz	r3, 801af72 <quorem+0x96>
 801af66:	9b01      	ldr	r3, [sp, #4]
 801af68:	3b04      	subs	r3, #4
 801af6a:	429d      	cmp	r5, r3
 801af6c:	461a      	mov	r2, r3
 801af6e:	d32f      	bcc.n	801afd0 <quorem+0xf4>
 801af70:	613c      	str	r4, [r7, #16]
 801af72:	4638      	mov	r0, r7
 801af74:	f001 f956 	bl	801c224 <__mcmp>
 801af78:	2800      	cmp	r0, #0
 801af7a:	db25      	blt.n	801afc8 <quorem+0xec>
 801af7c:	4629      	mov	r1, r5
 801af7e:	2000      	movs	r0, #0
 801af80:	f858 2b04 	ldr.w	r2, [r8], #4
 801af84:	f8d1 c000 	ldr.w	ip, [r1]
 801af88:	fa1f fe82 	uxth.w	lr, r2
 801af8c:	fa1f f38c 	uxth.w	r3, ip
 801af90:	eba3 030e 	sub.w	r3, r3, lr
 801af94:	4403      	add	r3, r0
 801af96:	0c12      	lsrs	r2, r2, #16
 801af98:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801af9c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801afa0:	b29b      	uxth	r3, r3
 801afa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801afa6:	45c1      	cmp	r9, r8
 801afa8:	f841 3b04 	str.w	r3, [r1], #4
 801afac:	ea4f 4022 	mov.w	r0, r2, asr #16
 801afb0:	d2e6      	bcs.n	801af80 <quorem+0xa4>
 801afb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801afb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801afba:	b922      	cbnz	r2, 801afc6 <quorem+0xea>
 801afbc:	3b04      	subs	r3, #4
 801afbe:	429d      	cmp	r5, r3
 801afc0:	461a      	mov	r2, r3
 801afc2:	d30b      	bcc.n	801afdc <quorem+0x100>
 801afc4:	613c      	str	r4, [r7, #16]
 801afc6:	3601      	adds	r6, #1
 801afc8:	4630      	mov	r0, r6
 801afca:	b003      	add	sp, #12
 801afcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afd0:	6812      	ldr	r2, [r2, #0]
 801afd2:	3b04      	subs	r3, #4
 801afd4:	2a00      	cmp	r2, #0
 801afd6:	d1cb      	bne.n	801af70 <quorem+0x94>
 801afd8:	3c01      	subs	r4, #1
 801afda:	e7c6      	b.n	801af6a <quorem+0x8e>
 801afdc:	6812      	ldr	r2, [r2, #0]
 801afde:	3b04      	subs	r3, #4
 801afe0:	2a00      	cmp	r2, #0
 801afe2:	d1ef      	bne.n	801afc4 <quorem+0xe8>
 801afe4:	3c01      	subs	r4, #1
 801afe6:	e7ea      	b.n	801afbe <quorem+0xe2>
 801afe8:	2000      	movs	r0, #0
 801afea:	e7ee      	b.n	801afca <quorem+0xee>
 801afec:	0000      	movs	r0, r0
	...

0801aff0 <_dtoa_r>:
 801aff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aff4:	ed2d 8b02 	vpush	{d8}
 801aff8:	69c7      	ldr	r7, [r0, #28]
 801affa:	b091      	sub	sp, #68	@ 0x44
 801affc:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b000:	ec55 4b10 	vmov	r4, r5, d0
 801b004:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801b006:	9107      	str	r1, [sp, #28]
 801b008:	4681      	mov	r9, r0
 801b00a:	9209      	str	r2, [sp, #36]	@ 0x24
 801b00c:	930d      	str	r3, [sp, #52]	@ 0x34
 801b00e:	b97f      	cbnz	r7, 801b030 <_dtoa_r+0x40>
 801b010:	2010      	movs	r0, #16
 801b012:	f000 fd95 	bl	801bb40 <malloc>
 801b016:	4602      	mov	r2, r0
 801b018:	f8c9 001c 	str.w	r0, [r9, #28]
 801b01c:	b920      	cbnz	r0, 801b028 <_dtoa_r+0x38>
 801b01e:	4ba0      	ldr	r3, [pc, #640]	@ (801b2a0 <_dtoa_r+0x2b0>)
 801b020:	21ef      	movs	r1, #239	@ 0xef
 801b022:	48a0      	ldr	r0, [pc, #640]	@ (801b2a4 <_dtoa_r+0x2b4>)
 801b024:	f003 f844 	bl	801e0b0 <__assert_func>
 801b028:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801b02c:	6007      	str	r7, [r0, #0]
 801b02e:	60c7      	str	r7, [r0, #12]
 801b030:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b034:	6819      	ldr	r1, [r3, #0]
 801b036:	b159      	cbz	r1, 801b050 <_dtoa_r+0x60>
 801b038:	685a      	ldr	r2, [r3, #4]
 801b03a:	604a      	str	r2, [r1, #4]
 801b03c:	2301      	movs	r3, #1
 801b03e:	4093      	lsls	r3, r2
 801b040:	608b      	str	r3, [r1, #8]
 801b042:	4648      	mov	r0, r9
 801b044:	f000 fe72 	bl	801bd2c <_Bfree>
 801b048:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b04c:	2200      	movs	r2, #0
 801b04e:	601a      	str	r2, [r3, #0]
 801b050:	1e2b      	subs	r3, r5, #0
 801b052:	bfbb      	ittet	lt
 801b054:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801b058:	9303      	strlt	r3, [sp, #12]
 801b05a:	2300      	movge	r3, #0
 801b05c:	2201      	movlt	r2, #1
 801b05e:	bfac      	ite	ge
 801b060:	6033      	strge	r3, [r6, #0]
 801b062:	6032      	strlt	r2, [r6, #0]
 801b064:	4b90      	ldr	r3, [pc, #576]	@ (801b2a8 <_dtoa_r+0x2b8>)
 801b066:	9e03      	ldr	r6, [sp, #12]
 801b068:	43b3      	bics	r3, r6
 801b06a:	d110      	bne.n	801b08e <_dtoa_r+0x9e>
 801b06c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b06e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801b072:	6013      	str	r3, [r2, #0]
 801b074:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801b078:	4323      	orrs	r3, r4
 801b07a:	f000 84e6 	beq.w	801ba4a <_dtoa_r+0xa5a>
 801b07e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b080:	4f8a      	ldr	r7, [pc, #552]	@ (801b2ac <_dtoa_r+0x2bc>)
 801b082:	2b00      	cmp	r3, #0
 801b084:	f000 84e8 	beq.w	801ba58 <_dtoa_r+0xa68>
 801b088:	1cfb      	adds	r3, r7, #3
 801b08a:	f000 bce3 	b.w	801ba54 <_dtoa_r+0xa64>
 801b08e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801b092:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b09a:	d10a      	bne.n	801b0b2 <_dtoa_r+0xc2>
 801b09c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b09e:	2301      	movs	r3, #1
 801b0a0:	6013      	str	r3, [r2, #0]
 801b0a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b0a4:	b113      	cbz	r3, 801b0ac <_dtoa_r+0xbc>
 801b0a6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801b0a8:	4b81      	ldr	r3, [pc, #516]	@ (801b2b0 <_dtoa_r+0x2c0>)
 801b0aa:	6013      	str	r3, [r2, #0]
 801b0ac:	4f81      	ldr	r7, [pc, #516]	@ (801b2b4 <_dtoa_r+0x2c4>)
 801b0ae:	f000 bcd3 	b.w	801ba58 <_dtoa_r+0xa68>
 801b0b2:	aa0e      	add	r2, sp, #56	@ 0x38
 801b0b4:	a90f      	add	r1, sp, #60	@ 0x3c
 801b0b6:	4648      	mov	r0, r9
 801b0b8:	eeb0 0b48 	vmov.f64	d0, d8
 801b0bc:	f001 f9d2 	bl	801c464 <__d2b>
 801b0c0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801b0c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b0c6:	9001      	str	r0, [sp, #4]
 801b0c8:	2b00      	cmp	r3, #0
 801b0ca:	d045      	beq.n	801b158 <_dtoa_r+0x168>
 801b0cc:	eeb0 7b48 	vmov.f64	d7, d8
 801b0d0:	ee18 1a90 	vmov	r1, s17
 801b0d4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801b0d8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801b0dc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801b0e0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801b0e4:	2500      	movs	r5, #0
 801b0e6:	ee07 1a90 	vmov	s15, r1
 801b0ea:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801b0ee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b288 <_dtoa_r+0x298>
 801b0f2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b0f6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801b290 <_dtoa_r+0x2a0>
 801b0fa:	eea7 6b05 	vfma.f64	d6, d7, d5
 801b0fe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b298 <_dtoa_r+0x2a8>
 801b102:	ee07 3a90 	vmov	s15, r3
 801b106:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801b10a:	eeb0 7b46 	vmov.f64	d7, d6
 801b10e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801b112:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801b116:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801b11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b11e:	ee16 8a90 	vmov	r8, s13
 801b122:	d508      	bpl.n	801b136 <_dtoa_r+0x146>
 801b124:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801b128:	eeb4 6b47 	vcmp.f64	d6, d7
 801b12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b130:	bf18      	it	ne
 801b132:	f108 38ff 	addne.w	r8, r8, #4294967295
 801b136:	f1b8 0f16 	cmp.w	r8, #22
 801b13a:	d82b      	bhi.n	801b194 <_dtoa_r+0x1a4>
 801b13c:	495e      	ldr	r1, [pc, #376]	@ (801b2b8 <_dtoa_r+0x2c8>)
 801b13e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801b142:	ed91 7b00 	vldr	d7, [r1]
 801b146:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b14e:	d501      	bpl.n	801b154 <_dtoa_r+0x164>
 801b150:	f108 38ff 	add.w	r8, r8, #4294967295
 801b154:	2100      	movs	r1, #0
 801b156:	e01e      	b.n	801b196 <_dtoa_r+0x1a6>
 801b158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b15a:	4413      	add	r3, r2
 801b15c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801b160:	2920      	cmp	r1, #32
 801b162:	bfc1      	itttt	gt
 801b164:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801b168:	408e      	lslgt	r6, r1
 801b16a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801b16e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801b172:	bfd6      	itet	le
 801b174:	f1c1 0120 	rsble	r1, r1, #32
 801b178:	4331      	orrgt	r1, r6
 801b17a:	fa04 f101 	lslle.w	r1, r4, r1
 801b17e:	ee07 1a90 	vmov	s15, r1
 801b182:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b186:	3b01      	subs	r3, #1
 801b188:	ee17 1a90 	vmov	r1, s15
 801b18c:	2501      	movs	r5, #1
 801b18e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801b192:	e7a8      	b.n	801b0e6 <_dtoa_r+0xf6>
 801b194:	2101      	movs	r1, #1
 801b196:	1ad2      	subs	r2, r2, r3
 801b198:	1e53      	subs	r3, r2, #1
 801b19a:	9306      	str	r3, [sp, #24]
 801b19c:	bf45      	ittet	mi
 801b19e:	f1c2 0301 	rsbmi	r3, r2, #1
 801b1a2:	9304      	strmi	r3, [sp, #16]
 801b1a4:	2300      	movpl	r3, #0
 801b1a6:	2300      	movmi	r3, #0
 801b1a8:	bf4c      	ite	mi
 801b1aa:	9306      	strmi	r3, [sp, #24]
 801b1ac:	9304      	strpl	r3, [sp, #16]
 801b1ae:	f1b8 0f00 	cmp.w	r8, #0
 801b1b2:	910c      	str	r1, [sp, #48]	@ 0x30
 801b1b4:	db18      	blt.n	801b1e8 <_dtoa_r+0x1f8>
 801b1b6:	9b06      	ldr	r3, [sp, #24]
 801b1b8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801b1bc:	4443      	add	r3, r8
 801b1be:	9306      	str	r3, [sp, #24]
 801b1c0:	2300      	movs	r3, #0
 801b1c2:	9a07      	ldr	r2, [sp, #28]
 801b1c4:	2a09      	cmp	r2, #9
 801b1c6:	d845      	bhi.n	801b254 <_dtoa_r+0x264>
 801b1c8:	2a05      	cmp	r2, #5
 801b1ca:	bfc4      	itt	gt
 801b1cc:	3a04      	subgt	r2, #4
 801b1ce:	9207      	strgt	r2, [sp, #28]
 801b1d0:	9a07      	ldr	r2, [sp, #28]
 801b1d2:	f1a2 0202 	sub.w	r2, r2, #2
 801b1d6:	bfcc      	ite	gt
 801b1d8:	2400      	movgt	r4, #0
 801b1da:	2401      	movle	r4, #1
 801b1dc:	2a03      	cmp	r2, #3
 801b1de:	d844      	bhi.n	801b26a <_dtoa_r+0x27a>
 801b1e0:	e8df f002 	tbb	[pc, r2]
 801b1e4:	0b173634 	.word	0x0b173634
 801b1e8:	9b04      	ldr	r3, [sp, #16]
 801b1ea:	2200      	movs	r2, #0
 801b1ec:	eba3 0308 	sub.w	r3, r3, r8
 801b1f0:	9304      	str	r3, [sp, #16]
 801b1f2:	920a      	str	r2, [sp, #40]	@ 0x28
 801b1f4:	f1c8 0300 	rsb	r3, r8, #0
 801b1f8:	e7e3      	b.n	801b1c2 <_dtoa_r+0x1d2>
 801b1fa:	2201      	movs	r2, #1
 801b1fc:	9208      	str	r2, [sp, #32]
 801b1fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b200:	eb08 0b02 	add.w	fp, r8, r2
 801b204:	f10b 0a01 	add.w	sl, fp, #1
 801b208:	4652      	mov	r2, sl
 801b20a:	2a01      	cmp	r2, #1
 801b20c:	bfb8      	it	lt
 801b20e:	2201      	movlt	r2, #1
 801b210:	e006      	b.n	801b220 <_dtoa_r+0x230>
 801b212:	2201      	movs	r2, #1
 801b214:	9208      	str	r2, [sp, #32]
 801b216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b218:	2a00      	cmp	r2, #0
 801b21a:	dd29      	ble.n	801b270 <_dtoa_r+0x280>
 801b21c:	4693      	mov	fp, r2
 801b21e:	4692      	mov	sl, r2
 801b220:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801b224:	2100      	movs	r1, #0
 801b226:	2004      	movs	r0, #4
 801b228:	f100 0614 	add.w	r6, r0, #20
 801b22c:	4296      	cmp	r6, r2
 801b22e:	d926      	bls.n	801b27e <_dtoa_r+0x28e>
 801b230:	6079      	str	r1, [r7, #4]
 801b232:	4648      	mov	r0, r9
 801b234:	9305      	str	r3, [sp, #20]
 801b236:	f000 fd39 	bl	801bcac <_Balloc>
 801b23a:	9b05      	ldr	r3, [sp, #20]
 801b23c:	4607      	mov	r7, r0
 801b23e:	2800      	cmp	r0, #0
 801b240:	d13e      	bne.n	801b2c0 <_dtoa_r+0x2d0>
 801b242:	4b1e      	ldr	r3, [pc, #120]	@ (801b2bc <_dtoa_r+0x2cc>)
 801b244:	4602      	mov	r2, r0
 801b246:	f240 11af 	movw	r1, #431	@ 0x1af
 801b24a:	e6ea      	b.n	801b022 <_dtoa_r+0x32>
 801b24c:	2200      	movs	r2, #0
 801b24e:	e7e1      	b.n	801b214 <_dtoa_r+0x224>
 801b250:	2200      	movs	r2, #0
 801b252:	e7d3      	b.n	801b1fc <_dtoa_r+0x20c>
 801b254:	2401      	movs	r4, #1
 801b256:	2200      	movs	r2, #0
 801b258:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801b25c:	f04f 3bff 	mov.w	fp, #4294967295
 801b260:	2100      	movs	r1, #0
 801b262:	46da      	mov	sl, fp
 801b264:	2212      	movs	r2, #18
 801b266:	9109      	str	r1, [sp, #36]	@ 0x24
 801b268:	e7da      	b.n	801b220 <_dtoa_r+0x230>
 801b26a:	2201      	movs	r2, #1
 801b26c:	9208      	str	r2, [sp, #32]
 801b26e:	e7f5      	b.n	801b25c <_dtoa_r+0x26c>
 801b270:	f04f 0b01 	mov.w	fp, #1
 801b274:	46da      	mov	sl, fp
 801b276:	465a      	mov	r2, fp
 801b278:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801b27c:	e7d0      	b.n	801b220 <_dtoa_r+0x230>
 801b27e:	3101      	adds	r1, #1
 801b280:	0040      	lsls	r0, r0, #1
 801b282:	e7d1      	b.n	801b228 <_dtoa_r+0x238>
 801b284:	f3af 8000 	nop.w
 801b288:	636f4361 	.word	0x636f4361
 801b28c:	3fd287a7 	.word	0x3fd287a7
 801b290:	8b60c8b3 	.word	0x8b60c8b3
 801b294:	3fc68a28 	.word	0x3fc68a28
 801b298:	509f79fb 	.word	0x509f79fb
 801b29c:	3fd34413 	.word	0x3fd34413
 801b2a0:	0801f575 	.word	0x0801f575
 801b2a4:	0801f58c 	.word	0x0801f58c
 801b2a8:	7ff00000 	.word	0x7ff00000
 801b2ac:	0801f571 	.word	0x0801f571
 801b2b0:	0801f678 	.word	0x0801f678
 801b2b4:	0801f677 	.word	0x0801f677
 801b2b8:	0801f758 	.word	0x0801f758
 801b2bc:	0801f5e4 	.word	0x0801f5e4
 801b2c0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801b2c4:	f1ba 0f0e 	cmp.w	sl, #14
 801b2c8:	6010      	str	r0, [r2, #0]
 801b2ca:	d86e      	bhi.n	801b3aa <_dtoa_r+0x3ba>
 801b2cc:	2c00      	cmp	r4, #0
 801b2ce:	d06c      	beq.n	801b3aa <_dtoa_r+0x3ba>
 801b2d0:	f1b8 0f00 	cmp.w	r8, #0
 801b2d4:	f340 80b4 	ble.w	801b440 <_dtoa_r+0x450>
 801b2d8:	4ac8      	ldr	r2, [pc, #800]	@ (801b5fc <_dtoa_r+0x60c>)
 801b2da:	f008 010f 	and.w	r1, r8, #15
 801b2de:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801b2e2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801b2e6:	ed92 7b00 	vldr	d7, [r2]
 801b2ea:	ea4f 1128 	mov.w	r1, r8, asr #4
 801b2ee:	f000 809b 	beq.w	801b428 <_dtoa_r+0x438>
 801b2f2:	4ac3      	ldr	r2, [pc, #780]	@ (801b600 <_dtoa_r+0x610>)
 801b2f4:	ed92 6b08 	vldr	d6, [r2, #32]
 801b2f8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801b2fc:	ed8d 6b02 	vstr	d6, [sp, #8]
 801b300:	f001 010f 	and.w	r1, r1, #15
 801b304:	2203      	movs	r2, #3
 801b306:	48be      	ldr	r0, [pc, #760]	@ (801b600 <_dtoa_r+0x610>)
 801b308:	2900      	cmp	r1, #0
 801b30a:	f040 808f 	bne.w	801b42c <_dtoa_r+0x43c>
 801b30e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b312:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b316:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b31a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801b31c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b320:	2900      	cmp	r1, #0
 801b322:	f000 80b3 	beq.w	801b48c <_dtoa_r+0x49c>
 801b326:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801b32a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b32e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b332:	f140 80ab 	bpl.w	801b48c <_dtoa_r+0x49c>
 801b336:	f1ba 0f00 	cmp.w	sl, #0
 801b33a:	f000 80a7 	beq.w	801b48c <_dtoa_r+0x49c>
 801b33e:	f1bb 0f00 	cmp.w	fp, #0
 801b342:	dd30      	ble.n	801b3a6 <_dtoa_r+0x3b6>
 801b344:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801b348:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b34c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b350:	f108 31ff 	add.w	r1, r8, #4294967295
 801b354:	9105      	str	r1, [sp, #20]
 801b356:	3201      	adds	r2, #1
 801b358:	465c      	mov	r4, fp
 801b35a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b35e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801b362:	ee07 2a90 	vmov	s15, r2
 801b366:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801b36a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801b36e:	ee15 2a90 	vmov	r2, s11
 801b372:	ec51 0b15 	vmov	r0, r1, d5
 801b376:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801b37a:	2c00      	cmp	r4, #0
 801b37c:	f040 808a 	bne.w	801b494 <_dtoa_r+0x4a4>
 801b380:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b384:	ee36 6b47 	vsub.f64	d6, d6, d7
 801b388:	ec41 0b17 	vmov	d7, r0, r1
 801b38c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b394:	f300 826a 	bgt.w	801b86c <_dtoa_r+0x87c>
 801b398:	eeb1 7b47 	vneg.f64	d7, d7
 801b39c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b3a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3a4:	d423      	bmi.n	801b3ee <_dtoa_r+0x3fe>
 801b3a6:	ed8d 8b02 	vstr	d8, [sp, #8]
 801b3aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b3ac:	2a00      	cmp	r2, #0
 801b3ae:	f2c0 8129 	blt.w	801b604 <_dtoa_r+0x614>
 801b3b2:	f1b8 0f0e 	cmp.w	r8, #14
 801b3b6:	f300 8125 	bgt.w	801b604 <_dtoa_r+0x614>
 801b3ba:	4b90      	ldr	r3, [pc, #576]	@ (801b5fc <_dtoa_r+0x60c>)
 801b3bc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b3c0:	ed93 6b00 	vldr	d6, [r3]
 801b3c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	f280 80c8 	bge.w	801b55c <_dtoa_r+0x56c>
 801b3cc:	f1ba 0f00 	cmp.w	sl, #0
 801b3d0:	f300 80c4 	bgt.w	801b55c <_dtoa_r+0x56c>
 801b3d4:	d10b      	bne.n	801b3ee <_dtoa_r+0x3fe>
 801b3d6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b3da:	ee26 6b07 	vmul.f64	d6, d6, d7
 801b3de:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b3e2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3ea:	f2c0 823c 	blt.w	801b866 <_dtoa_r+0x876>
 801b3ee:	2400      	movs	r4, #0
 801b3f0:	4625      	mov	r5, r4
 801b3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b3f4:	43db      	mvns	r3, r3
 801b3f6:	9305      	str	r3, [sp, #20]
 801b3f8:	463e      	mov	r6, r7
 801b3fa:	f04f 0800 	mov.w	r8, #0
 801b3fe:	4621      	mov	r1, r4
 801b400:	4648      	mov	r0, r9
 801b402:	f000 fc93 	bl	801bd2c <_Bfree>
 801b406:	2d00      	cmp	r5, #0
 801b408:	f000 80a2 	beq.w	801b550 <_dtoa_r+0x560>
 801b40c:	f1b8 0f00 	cmp.w	r8, #0
 801b410:	d005      	beq.n	801b41e <_dtoa_r+0x42e>
 801b412:	45a8      	cmp	r8, r5
 801b414:	d003      	beq.n	801b41e <_dtoa_r+0x42e>
 801b416:	4641      	mov	r1, r8
 801b418:	4648      	mov	r0, r9
 801b41a:	f000 fc87 	bl	801bd2c <_Bfree>
 801b41e:	4629      	mov	r1, r5
 801b420:	4648      	mov	r0, r9
 801b422:	f000 fc83 	bl	801bd2c <_Bfree>
 801b426:	e093      	b.n	801b550 <_dtoa_r+0x560>
 801b428:	2202      	movs	r2, #2
 801b42a:	e76c      	b.n	801b306 <_dtoa_r+0x316>
 801b42c:	07cc      	lsls	r4, r1, #31
 801b42e:	d504      	bpl.n	801b43a <_dtoa_r+0x44a>
 801b430:	ed90 6b00 	vldr	d6, [r0]
 801b434:	3201      	adds	r2, #1
 801b436:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b43a:	1049      	asrs	r1, r1, #1
 801b43c:	3008      	adds	r0, #8
 801b43e:	e763      	b.n	801b308 <_dtoa_r+0x318>
 801b440:	d022      	beq.n	801b488 <_dtoa_r+0x498>
 801b442:	f1c8 0100 	rsb	r1, r8, #0
 801b446:	4a6d      	ldr	r2, [pc, #436]	@ (801b5fc <_dtoa_r+0x60c>)
 801b448:	f001 000f 	and.w	r0, r1, #15
 801b44c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801b450:	ed92 7b00 	vldr	d7, [r2]
 801b454:	ee28 7b07 	vmul.f64	d7, d8, d7
 801b458:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b45c:	4868      	ldr	r0, [pc, #416]	@ (801b600 <_dtoa_r+0x610>)
 801b45e:	1109      	asrs	r1, r1, #4
 801b460:	2400      	movs	r4, #0
 801b462:	2202      	movs	r2, #2
 801b464:	b929      	cbnz	r1, 801b472 <_dtoa_r+0x482>
 801b466:	2c00      	cmp	r4, #0
 801b468:	f43f af57 	beq.w	801b31a <_dtoa_r+0x32a>
 801b46c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b470:	e753      	b.n	801b31a <_dtoa_r+0x32a>
 801b472:	07ce      	lsls	r6, r1, #31
 801b474:	d505      	bpl.n	801b482 <_dtoa_r+0x492>
 801b476:	ed90 6b00 	vldr	d6, [r0]
 801b47a:	3201      	adds	r2, #1
 801b47c:	2401      	movs	r4, #1
 801b47e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b482:	1049      	asrs	r1, r1, #1
 801b484:	3008      	adds	r0, #8
 801b486:	e7ed      	b.n	801b464 <_dtoa_r+0x474>
 801b488:	2202      	movs	r2, #2
 801b48a:	e746      	b.n	801b31a <_dtoa_r+0x32a>
 801b48c:	f8cd 8014 	str.w	r8, [sp, #20]
 801b490:	4654      	mov	r4, sl
 801b492:	e762      	b.n	801b35a <_dtoa_r+0x36a>
 801b494:	4a59      	ldr	r2, [pc, #356]	@ (801b5fc <_dtoa_r+0x60c>)
 801b496:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801b49a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801b49e:	9a08      	ldr	r2, [sp, #32]
 801b4a0:	ec41 0b17 	vmov	d7, r0, r1
 801b4a4:	443c      	add	r4, r7
 801b4a6:	b34a      	cbz	r2, 801b4fc <_dtoa_r+0x50c>
 801b4a8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801b4ac:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801b4b0:	463e      	mov	r6, r7
 801b4b2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801b4b6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b4ba:	ee35 7b47 	vsub.f64	d7, d5, d7
 801b4be:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b4c2:	ee14 2a90 	vmov	r2, s9
 801b4c6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b4ca:	3230      	adds	r2, #48	@ 0x30
 801b4cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b4d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b4d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4d8:	f806 2b01 	strb.w	r2, [r6], #1
 801b4dc:	d438      	bmi.n	801b550 <_dtoa_r+0x560>
 801b4de:	ee32 5b46 	vsub.f64	d5, d2, d6
 801b4e2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801b4e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4ea:	d46e      	bmi.n	801b5ca <_dtoa_r+0x5da>
 801b4ec:	42a6      	cmp	r6, r4
 801b4ee:	f43f af5a 	beq.w	801b3a6 <_dtoa_r+0x3b6>
 801b4f2:	ee27 7b03 	vmul.f64	d7, d7, d3
 801b4f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b4fa:	e7e0      	b.n	801b4be <_dtoa_r+0x4ce>
 801b4fc:	4621      	mov	r1, r4
 801b4fe:	463e      	mov	r6, r7
 801b500:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b504:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b508:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b50c:	ee14 2a90 	vmov	r2, s9
 801b510:	3230      	adds	r2, #48	@ 0x30
 801b512:	f806 2b01 	strb.w	r2, [r6], #1
 801b516:	42a6      	cmp	r6, r4
 801b518:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b51c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b520:	d119      	bne.n	801b556 <_dtoa_r+0x566>
 801b522:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801b526:	ee37 4b05 	vadd.f64	d4, d7, d5
 801b52a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801b52e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b532:	dc4a      	bgt.n	801b5ca <_dtoa_r+0x5da>
 801b534:	ee35 5b47 	vsub.f64	d5, d5, d7
 801b538:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801b53c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b540:	f57f af31 	bpl.w	801b3a6 <_dtoa_r+0x3b6>
 801b544:	460e      	mov	r6, r1
 801b546:	3901      	subs	r1, #1
 801b548:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b54c:	2b30      	cmp	r3, #48	@ 0x30
 801b54e:	d0f9      	beq.n	801b544 <_dtoa_r+0x554>
 801b550:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801b554:	e027      	b.n	801b5a6 <_dtoa_r+0x5b6>
 801b556:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b55a:	e7d5      	b.n	801b508 <_dtoa_r+0x518>
 801b55c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b560:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801b564:	463e      	mov	r6, r7
 801b566:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801b56a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801b56e:	ee15 3a10 	vmov	r3, s10
 801b572:	3330      	adds	r3, #48	@ 0x30
 801b574:	f806 3b01 	strb.w	r3, [r6], #1
 801b578:	1bf3      	subs	r3, r6, r7
 801b57a:	459a      	cmp	sl, r3
 801b57c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801b580:	eea3 7b46 	vfms.f64	d7, d3, d6
 801b584:	d132      	bne.n	801b5ec <_dtoa_r+0x5fc>
 801b586:	ee37 7b07 	vadd.f64	d7, d7, d7
 801b58a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b58e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b592:	dc18      	bgt.n	801b5c6 <_dtoa_r+0x5d6>
 801b594:	eeb4 7b46 	vcmp.f64	d7, d6
 801b598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b59c:	d103      	bne.n	801b5a6 <_dtoa_r+0x5b6>
 801b59e:	ee15 3a10 	vmov	r3, s10
 801b5a2:	07db      	lsls	r3, r3, #31
 801b5a4:	d40f      	bmi.n	801b5c6 <_dtoa_r+0x5d6>
 801b5a6:	9901      	ldr	r1, [sp, #4]
 801b5a8:	4648      	mov	r0, r9
 801b5aa:	f000 fbbf 	bl	801bd2c <_Bfree>
 801b5ae:	2300      	movs	r3, #0
 801b5b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b5b2:	7033      	strb	r3, [r6, #0]
 801b5b4:	f108 0301 	add.w	r3, r8, #1
 801b5b8:	6013      	str	r3, [r2, #0]
 801b5ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b5bc:	2b00      	cmp	r3, #0
 801b5be:	f000 824b 	beq.w	801ba58 <_dtoa_r+0xa68>
 801b5c2:	601e      	str	r6, [r3, #0]
 801b5c4:	e248      	b.n	801ba58 <_dtoa_r+0xa68>
 801b5c6:	f8cd 8014 	str.w	r8, [sp, #20]
 801b5ca:	4633      	mov	r3, r6
 801b5cc:	461e      	mov	r6, r3
 801b5ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b5d2:	2a39      	cmp	r2, #57	@ 0x39
 801b5d4:	d106      	bne.n	801b5e4 <_dtoa_r+0x5f4>
 801b5d6:	429f      	cmp	r7, r3
 801b5d8:	d1f8      	bne.n	801b5cc <_dtoa_r+0x5dc>
 801b5da:	9a05      	ldr	r2, [sp, #20]
 801b5dc:	3201      	adds	r2, #1
 801b5de:	9205      	str	r2, [sp, #20]
 801b5e0:	2230      	movs	r2, #48	@ 0x30
 801b5e2:	703a      	strb	r2, [r7, #0]
 801b5e4:	781a      	ldrb	r2, [r3, #0]
 801b5e6:	3201      	adds	r2, #1
 801b5e8:	701a      	strb	r2, [r3, #0]
 801b5ea:	e7b1      	b.n	801b550 <_dtoa_r+0x560>
 801b5ec:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b5f0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b5f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5f8:	d1b5      	bne.n	801b566 <_dtoa_r+0x576>
 801b5fa:	e7d4      	b.n	801b5a6 <_dtoa_r+0x5b6>
 801b5fc:	0801f758 	.word	0x0801f758
 801b600:	0801f730 	.word	0x0801f730
 801b604:	9908      	ldr	r1, [sp, #32]
 801b606:	2900      	cmp	r1, #0
 801b608:	f000 80e9 	beq.w	801b7de <_dtoa_r+0x7ee>
 801b60c:	9907      	ldr	r1, [sp, #28]
 801b60e:	2901      	cmp	r1, #1
 801b610:	f300 80cb 	bgt.w	801b7aa <_dtoa_r+0x7ba>
 801b614:	2d00      	cmp	r5, #0
 801b616:	f000 80c4 	beq.w	801b7a2 <_dtoa_r+0x7b2>
 801b61a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801b61e:	9e04      	ldr	r6, [sp, #16]
 801b620:	461c      	mov	r4, r3
 801b622:	9305      	str	r3, [sp, #20]
 801b624:	9b04      	ldr	r3, [sp, #16]
 801b626:	4413      	add	r3, r2
 801b628:	9304      	str	r3, [sp, #16]
 801b62a:	9b06      	ldr	r3, [sp, #24]
 801b62c:	2101      	movs	r1, #1
 801b62e:	4413      	add	r3, r2
 801b630:	4648      	mov	r0, r9
 801b632:	9306      	str	r3, [sp, #24]
 801b634:	f000 fc78 	bl	801bf28 <__i2b>
 801b638:	9b05      	ldr	r3, [sp, #20]
 801b63a:	4605      	mov	r5, r0
 801b63c:	b166      	cbz	r6, 801b658 <_dtoa_r+0x668>
 801b63e:	9a06      	ldr	r2, [sp, #24]
 801b640:	2a00      	cmp	r2, #0
 801b642:	dd09      	ble.n	801b658 <_dtoa_r+0x668>
 801b644:	42b2      	cmp	r2, r6
 801b646:	9904      	ldr	r1, [sp, #16]
 801b648:	bfa8      	it	ge
 801b64a:	4632      	movge	r2, r6
 801b64c:	1a89      	subs	r1, r1, r2
 801b64e:	9104      	str	r1, [sp, #16]
 801b650:	9906      	ldr	r1, [sp, #24]
 801b652:	1ab6      	subs	r6, r6, r2
 801b654:	1a8a      	subs	r2, r1, r2
 801b656:	9206      	str	r2, [sp, #24]
 801b658:	b30b      	cbz	r3, 801b69e <_dtoa_r+0x6ae>
 801b65a:	9a08      	ldr	r2, [sp, #32]
 801b65c:	2a00      	cmp	r2, #0
 801b65e:	f000 80c5 	beq.w	801b7ec <_dtoa_r+0x7fc>
 801b662:	2c00      	cmp	r4, #0
 801b664:	f000 80bf 	beq.w	801b7e6 <_dtoa_r+0x7f6>
 801b668:	4629      	mov	r1, r5
 801b66a:	4622      	mov	r2, r4
 801b66c:	4648      	mov	r0, r9
 801b66e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b670:	f000 fd12 	bl	801c098 <__pow5mult>
 801b674:	9a01      	ldr	r2, [sp, #4]
 801b676:	4601      	mov	r1, r0
 801b678:	4605      	mov	r5, r0
 801b67a:	4648      	mov	r0, r9
 801b67c:	f000 fc6a 	bl	801bf54 <__multiply>
 801b680:	9901      	ldr	r1, [sp, #4]
 801b682:	9005      	str	r0, [sp, #20]
 801b684:	4648      	mov	r0, r9
 801b686:	f000 fb51 	bl	801bd2c <_Bfree>
 801b68a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b68c:	1b1b      	subs	r3, r3, r4
 801b68e:	f000 80b0 	beq.w	801b7f2 <_dtoa_r+0x802>
 801b692:	9905      	ldr	r1, [sp, #20]
 801b694:	461a      	mov	r2, r3
 801b696:	4648      	mov	r0, r9
 801b698:	f000 fcfe 	bl	801c098 <__pow5mult>
 801b69c:	9001      	str	r0, [sp, #4]
 801b69e:	2101      	movs	r1, #1
 801b6a0:	4648      	mov	r0, r9
 801b6a2:	f000 fc41 	bl	801bf28 <__i2b>
 801b6a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b6a8:	4604      	mov	r4, r0
 801b6aa:	2b00      	cmp	r3, #0
 801b6ac:	f000 81da 	beq.w	801ba64 <_dtoa_r+0xa74>
 801b6b0:	461a      	mov	r2, r3
 801b6b2:	4601      	mov	r1, r0
 801b6b4:	4648      	mov	r0, r9
 801b6b6:	f000 fcef 	bl	801c098 <__pow5mult>
 801b6ba:	9b07      	ldr	r3, [sp, #28]
 801b6bc:	2b01      	cmp	r3, #1
 801b6be:	4604      	mov	r4, r0
 801b6c0:	f300 80a0 	bgt.w	801b804 <_dtoa_r+0x814>
 801b6c4:	9b02      	ldr	r3, [sp, #8]
 801b6c6:	2b00      	cmp	r3, #0
 801b6c8:	f040 8096 	bne.w	801b7f8 <_dtoa_r+0x808>
 801b6cc:	9b03      	ldr	r3, [sp, #12]
 801b6ce:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801b6d2:	2a00      	cmp	r2, #0
 801b6d4:	f040 8092 	bne.w	801b7fc <_dtoa_r+0x80c>
 801b6d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801b6dc:	0d12      	lsrs	r2, r2, #20
 801b6de:	0512      	lsls	r2, r2, #20
 801b6e0:	2a00      	cmp	r2, #0
 801b6e2:	f000 808d 	beq.w	801b800 <_dtoa_r+0x810>
 801b6e6:	9b04      	ldr	r3, [sp, #16]
 801b6e8:	3301      	adds	r3, #1
 801b6ea:	9304      	str	r3, [sp, #16]
 801b6ec:	9b06      	ldr	r3, [sp, #24]
 801b6ee:	3301      	adds	r3, #1
 801b6f0:	9306      	str	r3, [sp, #24]
 801b6f2:	2301      	movs	r3, #1
 801b6f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b6f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b6f8:	2b00      	cmp	r3, #0
 801b6fa:	f000 81b9 	beq.w	801ba70 <_dtoa_r+0xa80>
 801b6fe:	6922      	ldr	r2, [r4, #16]
 801b700:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801b704:	6910      	ldr	r0, [r2, #16]
 801b706:	f000 fbc3 	bl	801be90 <__hi0bits>
 801b70a:	f1c0 0020 	rsb	r0, r0, #32
 801b70e:	9b06      	ldr	r3, [sp, #24]
 801b710:	4418      	add	r0, r3
 801b712:	f010 001f 	ands.w	r0, r0, #31
 801b716:	f000 8081 	beq.w	801b81c <_dtoa_r+0x82c>
 801b71a:	f1c0 0220 	rsb	r2, r0, #32
 801b71e:	2a04      	cmp	r2, #4
 801b720:	dd73      	ble.n	801b80a <_dtoa_r+0x81a>
 801b722:	9b04      	ldr	r3, [sp, #16]
 801b724:	f1c0 001c 	rsb	r0, r0, #28
 801b728:	4403      	add	r3, r0
 801b72a:	9304      	str	r3, [sp, #16]
 801b72c:	9b06      	ldr	r3, [sp, #24]
 801b72e:	4406      	add	r6, r0
 801b730:	4403      	add	r3, r0
 801b732:	9306      	str	r3, [sp, #24]
 801b734:	9b04      	ldr	r3, [sp, #16]
 801b736:	2b00      	cmp	r3, #0
 801b738:	dd05      	ble.n	801b746 <_dtoa_r+0x756>
 801b73a:	9901      	ldr	r1, [sp, #4]
 801b73c:	461a      	mov	r2, r3
 801b73e:	4648      	mov	r0, r9
 801b740:	f000 fd04 	bl	801c14c <__lshift>
 801b744:	9001      	str	r0, [sp, #4]
 801b746:	9b06      	ldr	r3, [sp, #24]
 801b748:	2b00      	cmp	r3, #0
 801b74a:	dd05      	ble.n	801b758 <_dtoa_r+0x768>
 801b74c:	4621      	mov	r1, r4
 801b74e:	461a      	mov	r2, r3
 801b750:	4648      	mov	r0, r9
 801b752:	f000 fcfb 	bl	801c14c <__lshift>
 801b756:	4604      	mov	r4, r0
 801b758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b75a:	2b00      	cmp	r3, #0
 801b75c:	d060      	beq.n	801b820 <_dtoa_r+0x830>
 801b75e:	9801      	ldr	r0, [sp, #4]
 801b760:	4621      	mov	r1, r4
 801b762:	f000 fd5f 	bl	801c224 <__mcmp>
 801b766:	2800      	cmp	r0, #0
 801b768:	da5a      	bge.n	801b820 <_dtoa_r+0x830>
 801b76a:	f108 33ff 	add.w	r3, r8, #4294967295
 801b76e:	9305      	str	r3, [sp, #20]
 801b770:	9901      	ldr	r1, [sp, #4]
 801b772:	2300      	movs	r3, #0
 801b774:	220a      	movs	r2, #10
 801b776:	4648      	mov	r0, r9
 801b778:	f000 fafa 	bl	801bd70 <__multadd>
 801b77c:	9b08      	ldr	r3, [sp, #32]
 801b77e:	9001      	str	r0, [sp, #4]
 801b780:	2b00      	cmp	r3, #0
 801b782:	f000 8177 	beq.w	801ba74 <_dtoa_r+0xa84>
 801b786:	4629      	mov	r1, r5
 801b788:	2300      	movs	r3, #0
 801b78a:	220a      	movs	r2, #10
 801b78c:	4648      	mov	r0, r9
 801b78e:	f000 faef 	bl	801bd70 <__multadd>
 801b792:	f1bb 0f00 	cmp.w	fp, #0
 801b796:	4605      	mov	r5, r0
 801b798:	dc6e      	bgt.n	801b878 <_dtoa_r+0x888>
 801b79a:	9b07      	ldr	r3, [sp, #28]
 801b79c:	2b02      	cmp	r3, #2
 801b79e:	dc48      	bgt.n	801b832 <_dtoa_r+0x842>
 801b7a0:	e06a      	b.n	801b878 <_dtoa_r+0x888>
 801b7a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b7a4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801b7a8:	e739      	b.n	801b61e <_dtoa_r+0x62e>
 801b7aa:	f10a 34ff 	add.w	r4, sl, #4294967295
 801b7ae:	42a3      	cmp	r3, r4
 801b7b0:	db07      	blt.n	801b7c2 <_dtoa_r+0x7d2>
 801b7b2:	f1ba 0f00 	cmp.w	sl, #0
 801b7b6:	eba3 0404 	sub.w	r4, r3, r4
 801b7ba:	db0b      	blt.n	801b7d4 <_dtoa_r+0x7e4>
 801b7bc:	9e04      	ldr	r6, [sp, #16]
 801b7be:	4652      	mov	r2, sl
 801b7c0:	e72f      	b.n	801b622 <_dtoa_r+0x632>
 801b7c2:	1ae2      	subs	r2, r4, r3
 801b7c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b7c6:	9e04      	ldr	r6, [sp, #16]
 801b7c8:	4413      	add	r3, r2
 801b7ca:	930a      	str	r3, [sp, #40]	@ 0x28
 801b7cc:	4652      	mov	r2, sl
 801b7ce:	4623      	mov	r3, r4
 801b7d0:	2400      	movs	r4, #0
 801b7d2:	e726      	b.n	801b622 <_dtoa_r+0x632>
 801b7d4:	9a04      	ldr	r2, [sp, #16]
 801b7d6:	eba2 060a 	sub.w	r6, r2, sl
 801b7da:	2200      	movs	r2, #0
 801b7dc:	e721      	b.n	801b622 <_dtoa_r+0x632>
 801b7de:	9e04      	ldr	r6, [sp, #16]
 801b7e0:	9d08      	ldr	r5, [sp, #32]
 801b7e2:	461c      	mov	r4, r3
 801b7e4:	e72a      	b.n	801b63c <_dtoa_r+0x64c>
 801b7e6:	9a01      	ldr	r2, [sp, #4]
 801b7e8:	9205      	str	r2, [sp, #20]
 801b7ea:	e752      	b.n	801b692 <_dtoa_r+0x6a2>
 801b7ec:	9901      	ldr	r1, [sp, #4]
 801b7ee:	461a      	mov	r2, r3
 801b7f0:	e751      	b.n	801b696 <_dtoa_r+0x6a6>
 801b7f2:	9b05      	ldr	r3, [sp, #20]
 801b7f4:	9301      	str	r3, [sp, #4]
 801b7f6:	e752      	b.n	801b69e <_dtoa_r+0x6ae>
 801b7f8:	2300      	movs	r3, #0
 801b7fa:	e77b      	b.n	801b6f4 <_dtoa_r+0x704>
 801b7fc:	9b02      	ldr	r3, [sp, #8]
 801b7fe:	e779      	b.n	801b6f4 <_dtoa_r+0x704>
 801b800:	920b      	str	r2, [sp, #44]	@ 0x2c
 801b802:	e778      	b.n	801b6f6 <_dtoa_r+0x706>
 801b804:	2300      	movs	r3, #0
 801b806:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b808:	e779      	b.n	801b6fe <_dtoa_r+0x70e>
 801b80a:	d093      	beq.n	801b734 <_dtoa_r+0x744>
 801b80c:	9b04      	ldr	r3, [sp, #16]
 801b80e:	321c      	adds	r2, #28
 801b810:	4413      	add	r3, r2
 801b812:	9304      	str	r3, [sp, #16]
 801b814:	9b06      	ldr	r3, [sp, #24]
 801b816:	4416      	add	r6, r2
 801b818:	4413      	add	r3, r2
 801b81a:	e78a      	b.n	801b732 <_dtoa_r+0x742>
 801b81c:	4602      	mov	r2, r0
 801b81e:	e7f5      	b.n	801b80c <_dtoa_r+0x81c>
 801b820:	f1ba 0f00 	cmp.w	sl, #0
 801b824:	f8cd 8014 	str.w	r8, [sp, #20]
 801b828:	46d3      	mov	fp, sl
 801b82a:	dc21      	bgt.n	801b870 <_dtoa_r+0x880>
 801b82c:	9b07      	ldr	r3, [sp, #28]
 801b82e:	2b02      	cmp	r3, #2
 801b830:	dd1e      	ble.n	801b870 <_dtoa_r+0x880>
 801b832:	f1bb 0f00 	cmp.w	fp, #0
 801b836:	f47f addc 	bne.w	801b3f2 <_dtoa_r+0x402>
 801b83a:	4621      	mov	r1, r4
 801b83c:	465b      	mov	r3, fp
 801b83e:	2205      	movs	r2, #5
 801b840:	4648      	mov	r0, r9
 801b842:	f000 fa95 	bl	801bd70 <__multadd>
 801b846:	4601      	mov	r1, r0
 801b848:	4604      	mov	r4, r0
 801b84a:	9801      	ldr	r0, [sp, #4]
 801b84c:	f000 fcea 	bl	801c224 <__mcmp>
 801b850:	2800      	cmp	r0, #0
 801b852:	f77f adce 	ble.w	801b3f2 <_dtoa_r+0x402>
 801b856:	463e      	mov	r6, r7
 801b858:	2331      	movs	r3, #49	@ 0x31
 801b85a:	f806 3b01 	strb.w	r3, [r6], #1
 801b85e:	9b05      	ldr	r3, [sp, #20]
 801b860:	3301      	adds	r3, #1
 801b862:	9305      	str	r3, [sp, #20]
 801b864:	e5c9      	b.n	801b3fa <_dtoa_r+0x40a>
 801b866:	f8cd 8014 	str.w	r8, [sp, #20]
 801b86a:	4654      	mov	r4, sl
 801b86c:	4625      	mov	r5, r4
 801b86e:	e7f2      	b.n	801b856 <_dtoa_r+0x866>
 801b870:	9b08      	ldr	r3, [sp, #32]
 801b872:	2b00      	cmp	r3, #0
 801b874:	f000 8102 	beq.w	801ba7c <_dtoa_r+0xa8c>
 801b878:	2e00      	cmp	r6, #0
 801b87a:	dd05      	ble.n	801b888 <_dtoa_r+0x898>
 801b87c:	4629      	mov	r1, r5
 801b87e:	4632      	mov	r2, r6
 801b880:	4648      	mov	r0, r9
 801b882:	f000 fc63 	bl	801c14c <__lshift>
 801b886:	4605      	mov	r5, r0
 801b888:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d058      	beq.n	801b940 <_dtoa_r+0x950>
 801b88e:	6869      	ldr	r1, [r5, #4]
 801b890:	4648      	mov	r0, r9
 801b892:	f000 fa0b 	bl	801bcac <_Balloc>
 801b896:	4606      	mov	r6, r0
 801b898:	b928      	cbnz	r0, 801b8a6 <_dtoa_r+0x8b6>
 801b89a:	4b82      	ldr	r3, [pc, #520]	@ (801baa4 <_dtoa_r+0xab4>)
 801b89c:	4602      	mov	r2, r0
 801b89e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801b8a2:	f7ff bbbe 	b.w	801b022 <_dtoa_r+0x32>
 801b8a6:	692a      	ldr	r2, [r5, #16]
 801b8a8:	3202      	adds	r2, #2
 801b8aa:	0092      	lsls	r2, r2, #2
 801b8ac:	f105 010c 	add.w	r1, r5, #12
 801b8b0:	300c      	adds	r0, #12
 801b8b2:	f7ff fafe 	bl	801aeb2 <memcpy>
 801b8b6:	2201      	movs	r2, #1
 801b8b8:	4631      	mov	r1, r6
 801b8ba:	4648      	mov	r0, r9
 801b8bc:	f000 fc46 	bl	801c14c <__lshift>
 801b8c0:	1c7b      	adds	r3, r7, #1
 801b8c2:	9304      	str	r3, [sp, #16]
 801b8c4:	eb07 030b 	add.w	r3, r7, fp
 801b8c8:	9309      	str	r3, [sp, #36]	@ 0x24
 801b8ca:	9b02      	ldr	r3, [sp, #8]
 801b8cc:	f003 0301 	and.w	r3, r3, #1
 801b8d0:	46a8      	mov	r8, r5
 801b8d2:	9308      	str	r3, [sp, #32]
 801b8d4:	4605      	mov	r5, r0
 801b8d6:	9b04      	ldr	r3, [sp, #16]
 801b8d8:	9801      	ldr	r0, [sp, #4]
 801b8da:	4621      	mov	r1, r4
 801b8dc:	f103 3bff 	add.w	fp, r3, #4294967295
 801b8e0:	f7ff fafc 	bl	801aedc <quorem>
 801b8e4:	4641      	mov	r1, r8
 801b8e6:	9002      	str	r0, [sp, #8]
 801b8e8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801b8ec:	9801      	ldr	r0, [sp, #4]
 801b8ee:	f000 fc99 	bl	801c224 <__mcmp>
 801b8f2:	462a      	mov	r2, r5
 801b8f4:	9006      	str	r0, [sp, #24]
 801b8f6:	4621      	mov	r1, r4
 801b8f8:	4648      	mov	r0, r9
 801b8fa:	f000 fcaf 	bl	801c25c <__mdiff>
 801b8fe:	68c2      	ldr	r2, [r0, #12]
 801b900:	4606      	mov	r6, r0
 801b902:	b9fa      	cbnz	r2, 801b944 <_dtoa_r+0x954>
 801b904:	4601      	mov	r1, r0
 801b906:	9801      	ldr	r0, [sp, #4]
 801b908:	f000 fc8c 	bl	801c224 <__mcmp>
 801b90c:	4602      	mov	r2, r0
 801b90e:	4631      	mov	r1, r6
 801b910:	4648      	mov	r0, r9
 801b912:	920a      	str	r2, [sp, #40]	@ 0x28
 801b914:	f000 fa0a 	bl	801bd2c <_Bfree>
 801b918:	9b07      	ldr	r3, [sp, #28]
 801b91a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b91c:	9e04      	ldr	r6, [sp, #16]
 801b91e:	ea42 0103 	orr.w	r1, r2, r3
 801b922:	9b08      	ldr	r3, [sp, #32]
 801b924:	4319      	orrs	r1, r3
 801b926:	d10f      	bne.n	801b948 <_dtoa_r+0x958>
 801b928:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b92c:	d028      	beq.n	801b980 <_dtoa_r+0x990>
 801b92e:	9b06      	ldr	r3, [sp, #24]
 801b930:	2b00      	cmp	r3, #0
 801b932:	dd02      	ble.n	801b93a <_dtoa_r+0x94a>
 801b934:	9b02      	ldr	r3, [sp, #8]
 801b936:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801b93a:	f88b a000 	strb.w	sl, [fp]
 801b93e:	e55e      	b.n	801b3fe <_dtoa_r+0x40e>
 801b940:	4628      	mov	r0, r5
 801b942:	e7bd      	b.n	801b8c0 <_dtoa_r+0x8d0>
 801b944:	2201      	movs	r2, #1
 801b946:	e7e2      	b.n	801b90e <_dtoa_r+0x91e>
 801b948:	9b06      	ldr	r3, [sp, #24]
 801b94a:	2b00      	cmp	r3, #0
 801b94c:	db04      	blt.n	801b958 <_dtoa_r+0x968>
 801b94e:	9907      	ldr	r1, [sp, #28]
 801b950:	430b      	orrs	r3, r1
 801b952:	9908      	ldr	r1, [sp, #32]
 801b954:	430b      	orrs	r3, r1
 801b956:	d120      	bne.n	801b99a <_dtoa_r+0x9aa>
 801b958:	2a00      	cmp	r2, #0
 801b95a:	ddee      	ble.n	801b93a <_dtoa_r+0x94a>
 801b95c:	9901      	ldr	r1, [sp, #4]
 801b95e:	2201      	movs	r2, #1
 801b960:	4648      	mov	r0, r9
 801b962:	f000 fbf3 	bl	801c14c <__lshift>
 801b966:	4621      	mov	r1, r4
 801b968:	9001      	str	r0, [sp, #4]
 801b96a:	f000 fc5b 	bl	801c224 <__mcmp>
 801b96e:	2800      	cmp	r0, #0
 801b970:	dc03      	bgt.n	801b97a <_dtoa_r+0x98a>
 801b972:	d1e2      	bne.n	801b93a <_dtoa_r+0x94a>
 801b974:	f01a 0f01 	tst.w	sl, #1
 801b978:	d0df      	beq.n	801b93a <_dtoa_r+0x94a>
 801b97a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b97e:	d1d9      	bne.n	801b934 <_dtoa_r+0x944>
 801b980:	2339      	movs	r3, #57	@ 0x39
 801b982:	f88b 3000 	strb.w	r3, [fp]
 801b986:	4633      	mov	r3, r6
 801b988:	461e      	mov	r6, r3
 801b98a:	3b01      	subs	r3, #1
 801b98c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801b990:	2a39      	cmp	r2, #57	@ 0x39
 801b992:	d052      	beq.n	801ba3a <_dtoa_r+0xa4a>
 801b994:	3201      	adds	r2, #1
 801b996:	701a      	strb	r2, [r3, #0]
 801b998:	e531      	b.n	801b3fe <_dtoa_r+0x40e>
 801b99a:	2a00      	cmp	r2, #0
 801b99c:	dd07      	ble.n	801b9ae <_dtoa_r+0x9be>
 801b99e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b9a2:	d0ed      	beq.n	801b980 <_dtoa_r+0x990>
 801b9a4:	f10a 0301 	add.w	r3, sl, #1
 801b9a8:	f88b 3000 	strb.w	r3, [fp]
 801b9ac:	e527      	b.n	801b3fe <_dtoa_r+0x40e>
 801b9ae:	9b04      	ldr	r3, [sp, #16]
 801b9b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b9b2:	f803 ac01 	strb.w	sl, [r3, #-1]
 801b9b6:	4293      	cmp	r3, r2
 801b9b8:	d029      	beq.n	801ba0e <_dtoa_r+0xa1e>
 801b9ba:	9901      	ldr	r1, [sp, #4]
 801b9bc:	2300      	movs	r3, #0
 801b9be:	220a      	movs	r2, #10
 801b9c0:	4648      	mov	r0, r9
 801b9c2:	f000 f9d5 	bl	801bd70 <__multadd>
 801b9c6:	45a8      	cmp	r8, r5
 801b9c8:	9001      	str	r0, [sp, #4]
 801b9ca:	f04f 0300 	mov.w	r3, #0
 801b9ce:	f04f 020a 	mov.w	r2, #10
 801b9d2:	4641      	mov	r1, r8
 801b9d4:	4648      	mov	r0, r9
 801b9d6:	d107      	bne.n	801b9e8 <_dtoa_r+0x9f8>
 801b9d8:	f000 f9ca 	bl	801bd70 <__multadd>
 801b9dc:	4680      	mov	r8, r0
 801b9de:	4605      	mov	r5, r0
 801b9e0:	9b04      	ldr	r3, [sp, #16]
 801b9e2:	3301      	adds	r3, #1
 801b9e4:	9304      	str	r3, [sp, #16]
 801b9e6:	e776      	b.n	801b8d6 <_dtoa_r+0x8e6>
 801b9e8:	f000 f9c2 	bl	801bd70 <__multadd>
 801b9ec:	4629      	mov	r1, r5
 801b9ee:	4680      	mov	r8, r0
 801b9f0:	2300      	movs	r3, #0
 801b9f2:	220a      	movs	r2, #10
 801b9f4:	4648      	mov	r0, r9
 801b9f6:	f000 f9bb 	bl	801bd70 <__multadd>
 801b9fa:	4605      	mov	r5, r0
 801b9fc:	e7f0      	b.n	801b9e0 <_dtoa_r+0x9f0>
 801b9fe:	f1bb 0f00 	cmp.w	fp, #0
 801ba02:	bfcc      	ite	gt
 801ba04:	465e      	movgt	r6, fp
 801ba06:	2601      	movle	r6, #1
 801ba08:	443e      	add	r6, r7
 801ba0a:	f04f 0800 	mov.w	r8, #0
 801ba0e:	9901      	ldr	r1, [sp, #4]
 801ba10:	2201      	movs	r2, #1
 801ba12:	4648      	mov	r0, r9
 801ba14:	f000 fb9a 	bl	801c14c <__lshift>
 801ba18:	4621      	mov	r1, r4
 801ba1a:	9001      	str	r0, [sp, #4]
 801ba1c:	f000 fc02 	bl	801c224 <__mcmp>
 801ba20:	2800      	cmp	r0, #0
 801ba22:	dcb0      	bgt.n	801b986 <_dtoa_r+0x996>
 801ba24:	d102      	bne.n	801ba2c <_dtoa_r+0xa3c>
 801ba26:	f01a 0f01 	tst.w	sl, #1
 801ba2a:	d1ac      	bne.n	801b986 <_dtoa_r+0x996>
 801ba2c:	4633      	mov	r3, r6
 801ba2e:	461e      	mov	r6, r3
 801ba30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ba34:	2a30      	cmp	r2, #48	@ 0x30
 801ba36:	d0fa      	beq.n	801ba2e <_dtoa_r+0xa3e>
 801ba38:	e4e1      	b.n	801b3fe <_dtoa_r+0x40e>
 801ba3a:	429f      	cmp	r7, r3
 801ba3c:	d1a4      	bne.n	801b988 <_dtoa_r+0x998>
 801ba3e:	9b05      	ldr	r3, [sp, #20]
 801ba40:	3301      	adds	r3, #1
 801ba42:	9305      	str	r3, [sp, #20]
 801ba44:	2331      	movs	r3, #49	@ 0x31
 801ba46:	703b      	strb	r3, [r7, #0]
 801ba48:	e4d9      	b.n	801b3fe <_dtoa_r+0x40e>
 801ba4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ba4c:	4f16      	ldr	r7, [pc, #88]	@ (801baa8 <_dtoa_r+0xab8>)
 801ba4e:	b11b      	cbz	r3, 801ba58 <_dtoa_r+0xa68>
 801ba50:	f107 0308 	add.w	r3, r7, #8
 801ba54:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ba56:	6013      	str	r3, [r2, #0]
 801ba58:	4638      	mov	r0, r7
 801ba5a:	b011      	add	sp, #68	@ 0x44
 801ba5c:	ecbd 8b02 	vpop	{d8}
 801ba60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba64:	9b07      	ldr	r3, [sp, #28]
 801ba66:	2b01      	cmp	r3, #1
 801ba68:	f77f ae2c 	ble.w	801b6c4 <_dtoa_r+0x6d4>
 801ba6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ba6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ba70:	2001      	movs	r0, #1
 801ba72:	e64c      	b.n	801b70e <_dtoa_r+0x71e>
 801ba74:	f1bb 0f00 	cmp.w	fp, #0
 801ba78:	f77f aed8 	ble.w	801b82c <_dtoa_r+0x83c>
 801ba7c:	463e      	mov	r6, r7
 801ba7e:	9801      	ldr	r0, [sp, #4]
 801ba80:	4621      	mov	r1, r4
 801ba82:	f7ff fa2b 	bl	801aedc <quorem>
 801ba86:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ba8a:	f806 ab01 	strb.w	sl, [r6], #1
 801ba8e:	1bf2      	subs	r2, r6, r7
 801ba90:	4593      	cmp	fp, r2
 801ba92:	ddb4      	ble.n	801b9fe <_dtoa_r+0xa0e>
 801ba94:	9901      	ldr	r1, [sp, #4]
 801ba96:	2300      	movs	r3, #0
 801ba98:	220a      	movs	r2, #10
 801ba9a:	4648      	mov	r0, r9
 801ba9c:	f000 f968 	bl	801bd70 <__multadd>
 801baa0:	9001      	str	r0, [sp, #4]
 801baa2:	e7ec      	b.n	801ba7e <_dtoa_r+0xa8e>
 801baa4:	0801f5e4 	.word	0x0801f5e4
 801baa8:	0801f568 	.word	0x0801f568

0801baac <_free_r>:
 801baac:	b538      	push	{r3, r4, r5, lr}
 801baae:	4605      	mov	r5, r0
 801bab0:	2900      	cmp	r1, #0
 801bab2:	d041      	beq.n	801bb38 <_free_r+0x8c>
 801bab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bab8:	1f0c      	subs	r4, r1, #4
 801baba:	2b00      	cmp	r3, #0
 801babc:	bfb8      	it	lt
 801babe:	18e4      	addlt	r4, r4, r3
 801bac0:	f000 f8e8 	bl	801bc94 <__malloc_lock>
 801bac4:	4a1d      	ldr	r2, [pc, #116]	@ (801bb3c <_free_r+0x90>)
 801bac6:	6813      	ldr	r3, [r2, #0]
 801bac8:	b933      	cbnz	r3, 801bad8 <_free_r+0x2c>
 801baca:	6063      	str	r3, [r4, #4]
 801bacc:	6014      	str	r4, [r2, #0]
 801bace:	4628      	mov	r0, r5
 801bad0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bad4:	f000 b8e4 	b.w	801bca0 <__malloc_unlock>
 801bad8:	42a3      	cmp	r3, r4
 801bada:	d908      	bls.n	801baee <_free_r+0x42>
 801badc:	6820      	ldr	r0, [r4, #0]
 801bade:	1821      	adds	r1, r4, r0
 801bae0:	428b      	cmp	r3, r1
 801bae2:	bf01      	itttt	eq
 801bae4:	6819      	ldreq	r1, [r3, #0]
 801bae6:	685b      	ldreq	r3, [r3, #4]
 801bae8:	1809      	addeq	r1, r1, r0
 801baea:	6021      	streq	r1, [r4, #0]
 801baec:	e7ed      	b.n	801baca <_free_r+0x1e>
 801baee:	461a      	mov	r2, r3
 801baf0:	685b      	ldr	r3, [r3, #4]
 801baf2:	b10b      	cbz	r3, 801baf8 <_free_r+0x4c>
 801baf4:	42a3      	cmp	r3, r4
 801baf6:	d9fa      	bls.n	801baee <_free_r+0x42>
 801baf8:	6811      	ldr	r1, [r2, #0]
 801bafa:	1850      	adds	r0, r2, r1
 801bafc:	42a0      	cmp	r0, r4
 801bafe:	d10b      	bne.n	801bb18 <_free_r+0x6c>
 801bb00:	6820      	ldr	r0, [r4, #0]
 801bb02:	4401      	add	r1, r0
 801bb04:	1850      	adds	r0, r2, r1
 801bb06:	4283      	cmp	r3, r0
 801bb08:	6011      	str	r1, [r2, #0]
 801bb0a:	d1e0      	bne.n	801bace <_free_r+0x22>
 801bb0c:	6818      	ldr	r0, [r3, #0]
 801bb0e:	685b      	ldr	r3, [r3, #4]
 801bb10:	6053      	str	r3, [r2, #4]
 801bb12:	4408      	add	r0, r1
 801bb14:	6010      	str	r0, [r2, #0]
 801bb16:	e7da      	b.n	801bace <_free_r+0x22>
 801bb18:	d902      	bls.n	801bb20 <_free_r+0x74>
 801bb1a:	230c      	movs	r3, #12
 801bb1c:	602b      	str	r3, [r5, #0]
 801bb1e:	e7d6      	b.n	801bace <_free_r+0x22>
 801bb20:	6820      	ldr	r0, [r4, #0]
 801bb22:	1821      	adds	r1, r4, r0
 801bb24:	428b      	cmp	r3, r1
 801bb26:	bf04      	itt	eq
 801bb28:	6819      	ldreq	r1, [r3, #0]
 801bb2a:	685b      	ldreq	r3, [r3, #4]
 801bb2c:	6063      	str	r3, [r4, #4]
 801bb2e:	bf04      	itt	eq
 801bb30:	1809      	addeq	r1, r1, r0
 801bb32:	6021      	streq	r1, [r4, #0]
 801bb34:	6054      	str	r4, [r2, #4]
 801bb36:	e7ca      	b.n	801bace <_free_r+0x22>
 801bb38:	bd38      	pop	{r3, r4, r5, pc}
 801bb3a:	bf00      	nop
 801bb3c:	24014228 	.word	0x24014228

0801bb40 <malloc>:
 801bb40:	4b02      	ldr	r3, [pc, #8]	@ (801bb4c <malloc+0xc>)
 801bb42:	4601      	mov	r1, r0
 801bb44:	6818      	ldr	r0, [r3, #0]
 801bb46:	f000 b825 	b.w	801bb94 <_malloc_r>
 801bb4a:	bf00      	nop
 801bb4c:	24000020 	.word	0x24000020

0801bb50 <sbrk_aligned>:
 801bb50:	b570      	push	{r4, r5, r6, lr}
 801bb52:	4e0f      	ldr	r6, [pc, #60]	@ (801bb90 <sbrk_aligned+0x40>)
 801bb54:	460c      	mov	r4, r1
 801bb56:	6831      	ldr	r1, [r6, #0]
 801bb58:	4605      	mov	r5, r0
 801bb5a:	b911      	cbnz	r1, 801bb62 <sbrk_aligned+0x12>
 801bb5c:	f002 fa90 	bl	801e080 <_sbrk_r>
 801bb60:	6030      	str	r0, [r6, #0]
 801bb62:	4621      	mov	r1, r4
 801bb64:	4628      	mov	r0, r5
 801bb66:	f002 fa8b 	bl	801e080 <_sbrk_r>
 801bb6a:	1c43      	adds	r3, r0, #1
 801bb6c:	d103      	bne.n	801bb76 <sbrk_aligned+0x26>
 801bb6e:	f04f 34ff 	mov.w	r4, #4294967295
 801bb72:	4620      	mov	r0, r4
 801bb74:	bd70      	pop	{r4, r5, r6, pc}
 801bb76:	1cc4      	adds	r4, r0, #3
 801bb78:	f024 0403 	bic.w	r4, r4, #3
 801bb7c:	42a0      	cmp	r0, r4
 801bb7e:	d0f8      	beq.n	801bb72 <sbrk_aligned+0x22>
 801bb80:	1a21      	subs	r1, r4, r0
 801bb82:	4628      	mov	r0, r5
 801bb84:	f002 fa7c 	bl	801e080 <_sbrk_r>
 801bb88:	3001      	adds	r0, #1
 801bb8a:	d1f2      	bne.n	801bb72 <sbrk_aligned+0x22>
 801bb8c:	e7ef      	b.n	801bb6e <sbrk_aligned+0x1e>
 801bb8e:	bf00      	nop
 801bb90:	24014224 	.word	0x24014224

0801bb94 <_malloc_r>:
 801bb94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bb98:	1ccd      	adds	r5, r1, #3
 801bb9a:	f025 0503 	bic.w	r5, r5, #3
 801bb9e:	3508      	adds	r5, #8
 801bba0:	2d0c      	cmp	r5, #12
 801bba2:	bf38      	it	cc
 801bba4:	250c      	movcc	r5, #12
 801bba6:	2d00      	cmp	r5, #0
 801bba8:	4606      	mov	r6, r0
 801bbaa:	db01      	blt.n	801bbb0 <_malloc_r+0x1c>
 801bbac:	42a9      	cmp	r1, r5
 801bbae:	d904      	bls.n	801bbba <_malloc_r+0x26>
 801bbb0:	230c      	movs	r3, #12
 801bbb2:	6033      	str	r3, [r6, #0]
 801bbb4:	2000      	movs	r0, #0
 801bbb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bbba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bc90 <_malloc_r+0xfc>
 801bbbe:	f000 f869 	bl	801bc94 <__malloc_lock>
 801bbc2:	f8d8 3000 	ldr.w	r3, [r8]
 801bbc6:	461c      	mov	r4, r3
 801bbc8:	bb44      	cbnz	r4, 801bc1c <_malloc_r+0x88>
 801bbca:	4629      	mov	r1, r5
 801bbcc:	4630      	mov	r0, r6
 801bbce:	f7ff ffbf 	bl	801bb50 <sbrk_aligned>
 801bbd2:	1c43      	adds	r3, r0, #1
 801bbd4:	4604      	mov	r4, r0
 801bbd6:	d158      	bne.n	801bc8a <_malloc_r+0xf6>
 801bbd8:	f8d8 4000 	ldr.w	r4, [r8]
 801bbdc:	4627      	mov	r7, r4
 801bbde:	2f00      	cmp	r7, #0
 801bbe0:	d143      	bne.n	801bc6a <_malloc_r+0xd6>
 801bbe2:	2c00      	cmp	r4, #0
 801bbe4:	d04b      	beq.n	801bc7e <_malloc_r+0xea>
 801bbe6:	6823      	ldr	r3, [r4, #0]
 801bbe8:	4639      	mov	r1, r7
 801bbea:	4630      	mov	r0, r6
 801bbec:	eb04 0903 	add.w	r9, r4, r3
 801bbf0:	f002 fa46 	bl	801e080 <_sbrk_r>
 801bbf4:	4581      	cmp	r9, r0
 801bbf6:	d142      	bne.n	801bc7e <_malloc_r+0xea>
 801bbf8:	6821      	ldr	r1, [r4, #0]
 801bbfa:	1a6d      	subs	r5, r5, r1
 801bbfc:	4629      	mov	r1, r5
 801bbfe:	4630      	mov	r0, r6
 801bc00:	f7ff ffa6 	bl	801bb50 <sbrk_aligned>
 801bc04:	3001      	adds	r0, #1
 801bc06:	d03a      	beq.n	801bc7e <_malloc_r+0xea>
 801bc08:	6823      	ldr	r3, [r4, #0]
 801bc0a:	442b      	add	r3, r5
 801bc0c:	6023      	str	r3, [r4, #0]
 801bc0e:	f8d8 3000 	ldr.w	r3, [r8]
 801bc12:	685a      	ldr	r2, [r3, #4]
 801bc14:	bb62      	cbnz	r2, 801bc70 <_malloc_r+0xdc>
 801bc16:	f8c8 7000 	str.w	r7, [r8]
 801bc1a:	e00f      	b.n	801bc3c <_malloc_r+0xa8>
 801bc1c:	6822      	ldr	r2, [r4, #0]
 801bc1e:	1b52      	subs	r2, r2, r5
 801bc20:	d420      	bmi.n	801bc64 <_malloc_r+0xd0>
 801bc22:	2a0b      	cmp	r2, #11
 801bc24:	d917      	bls.n	801bc56 <_malloc_r+0xc2>
 801bc26:	1961      	adds	r1, r4, r5
 801bc28:	42a3      	cmp	r3, r4
 801bc2a:	6025      	str	r5, [r4, #0]
 801bc2c:	bf18      	it	ne
 801bc2e:	6059      	strne	r1, [r3, #4]
 801bc30:	6863      	ldr	r3, [r4, #4]
 801bc32:	bf08      	it	eq
 801bc34:	f8c8 1000 	streq.w	r1, [r8]
 801bc38:	5162      	str	r2, [r4, r5]
 801bc3a:	604b      	str	r3, [r1, #4]
 801bc3c:	4630      	mov	r0, r6
 801bc3e:	f000 f82f 	bl	801bca0 <__malloc_unlock>
 801bc42:	f104 000b 	add.w	r0, r4, #11
 801bc46:	1d23      	adds	r3, r4, #4
 801bc48:	f020 0007 	bic.w	r0, r0, #7
 801bc4c:	1ac2      	subs	r2, r0, r3
 801bc4e:	bf1c      	itt	ne
 801bc50:	1a1b      	subne	r3, r3, r0
 801bc52:	50a3      	strne	r3, [r4, r2]
 801bc54:	e7af      	b.n	801bbb6 <_malloc_r+0x22>
 801bc56:	6862      	ldr	r2, [r4, #4]
 801bc58:	42a3      	cmp	r3, r4
 801bc5a:	bf0c      	ite	eq
 801bc5c:	f8c8 2000 	streq.w	r2, [r8]
 801bc60:	605a      	strne	r2, [r3, #4]
 801bc62:	e7eb      	b.n	801bc3c <_malloc_r+0xa8>
 801bc64:	4623      	mov	r3, r4
 801bc66:	6864      	ldr	r4, [r4, #4]
 801bc68:	e7ae      	b.n	801bbc8 <_malloc_r+0x34>
 801bc6a:	463c      	mov	r4, r7
 801bc6c:	687f      	ldr	r7, [r7, #4]
 801bc6e:	e7b6      	b.n	801bbde <_malloc_r+0x4a>
 801bc70:	461a      	mov	r2, r3
 801bc72:	685b      	ldr	r3, [r3, #4]
 801bc74:	42a3      	cmp	r3, r4
 801bc76:	d1fb      	bne.n	801bc70 <_malloc_r+0xdc>
 801bc78:	2300      	movs	r3, #0
 801bc7a:	6053      	str	r3, [r2, #4]
 801bc7c:	e7de      	b.n	801bc3c <_malloc_r+0xa8>
 801bc7e:	230c      	movs	r3, #12
 801bc80:	6033      	str	r3, [r6, #0]
 801bc82:	4630      	mov	r0, r6
 801bc84:	f000 f80c 	bl	801bca0 <__malloc_unlock>
 801bc88:	e794      	b.n	801bbb4 <_malloc_r+0x20>
 801bc8a:	6005      	str	r5, [r0, #0]
 801bc8c:	e7d6      	b.n	801bc3c <_malloc_r+0xa8>
 801bc8e:	bf00      	nop
 801bc90:	24014228 	.word	0x24014228

0801bc94 <__malloc_lock>:
 801bc94:	4801      	ldr	r0, [pc, #4]	@ (801bc9c <__malloc_lock+0x8>)
 801bc96:	f7ff b90a 	b.w	801aeae <__retarget_lock_acquire_recursive>
 801bc9a:	bf00      	nop
 801bc9c:	24014220 	.word	0x24014220

0801bca0 <__malloc_unlock>:
 801bca0:	4801      	ldr	r0, [pc, #4]	@ (801bca8 <__malloc_unlock+0x8>)
 801bca2:	f7ff b905 	b.w	801aeb0 <__retarget_lock_release_recursive>
 801bca6:	bf00      	nop
 801bca8:	24014220 	.word	0x24014220

0801bcac <_Balloc>:
 801bcac:	b570      	push	{r4, r5, r6, lr}
 801bcae:	69c6      	ldr	r6, [r0, #28]
 801bcb0:	4604      	mov	r4, r0
 801bcb2:	460d      	mov	r5, r1
 801bcb4:	b976      	cbnz	r6, 801bcd4 <_Balloc+0x28>
 801bcb6:	2010      	movs	r0, #16
 801bcb8:	f7ff ff42 	bl	801bb40 <malloc>
 801bcbc:	4602      	mov	r2, r0
 801bcbe:	61e0      	str	r0, [r4, #28]
 801bcc0:	b920      	cbnz	r0, 801bccc <_Balloc+0x20>
 801bcc2:	4b18      	ldr	r3, [pc, #96]	@ (801bd24 <_Balloc+0x78>)
 801bcc4:	4818      	ldr	r0, [pc, #96]	@ (801bd28 <_Balloc+0x7c>)
 801bcc6:	216b      	movs	r1, #107	@ 0x6b
 801bcc8:	f002 f9f2 	bl	801e0b0 <__assert_func>
 801bccc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bcd0:	6006      	str	r6, [r0, #0]
 801bcd2:	60c6      	str	r6, [r0, #12]
 801bcd4:	69e6      	ldr	r6, [r4, #28]
 801bcd6:	68f3      	ldr	r3, [r6, #12]
 801bcd8:	b183      	cbz	r3, 801bcfc <_Balloc+0x50>
 801bcda:	69e3      	ldr	r3, [r4, #28]
 801bcdc:	68db      	ldr	r3, [r3, #12]
 801bcde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bce2:	b9b8      	cbnz	r0, 801bd14 <_Balloc+0x68>
 801bce4:	2101      	movs	r1, #1
 801bce6:	fa01 f605 	lsl.w	r6, r1, r5
 801bcea:	1d72      	adds	r2, r6, #5
 801bcec:	0092      	lsls	r2, r2, #2
 801bcee:	4620      	mov	r0, r4
 801bcf0:	f002 f9fc 	bl	801e0ec <_calloc_r>
 801bcf4:	b160      	cbz	r0, 801bd10 <_Balloc+0x64>
 801bcf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bcfa:	e00e      	b.n	801bd1a <_Balloc+0x6e>
 801bcfc:	2221      	movs	r2, #33	@ 0x21
 801bcfe:	2104      	movs	r1, #4
 801bd00:	4620      	mov	r0, r4
 801bd02:	f002 f9f3 	bl	801e0ec <_calloc_r>
 801bd06:	69e3      	ldr	r3, [r4, #28]
 801bd08:	60f0      	str	r0, [r6, #12]
 801bd0a:	68db      	ldr	r3, [r3, #12]
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	d1e4      	bne.n	801bcda <_Balloc+0x2e>
 801bd10:	2000      	movs	r0, #0
 801bd12:	bd70      	pop	{r4, r5, r6, pc}
 801bd14:	6802      	ldr	r2, [r0, #0]
 801bd16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bd1a:	2300      	movs	r3, #0
 801bd1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bd20:	e7f7      	b.n	801bd12 <_Balloc+0x66>
 801bd22:	bf00      	nop
 801bd24:	0801f575 	.word	0x0801f575
 801bd28:	0801f5f5 	.word	0x0801f5f5

0801bd2c <_Bfree>:
 801bd2c:	b570      	push	{r4, r5, r6, lr}
 801bd2e:	69c6      	ldr	r6, [r0, #28]
 801bd30:	4605      	mov	r5, r0
 801bd32:	460c      	mov	r4, r1
 801bd34:	b976      	cbnz	r6, 801bd54 <_Bfree+0x28>
 801bd36:	2010      	movs	r0, #16
 801bd38:	f7ff ff02 	bl	801bb40 <malloc>
 801bd3c:	4602      	mov	r2, r0
 801bd3e:	61e8      	str	r0, [r5, #28]
 801bd40:	b920      	cbnz	r0, 801bd4c <_Bfree+0x20>
 801bd42:	4b09      	ldr	r3, [pc, #36]	@ (801bd68 <_Bfree+0x3c>)
 801bd44:	4809      	ldr	r0, [pc, #36]	@ (801bd6c <_Bfree+0x40>)
 801bd46:	218f      	movs	r1, #143	@ 0x8f
 801bd48:	f002 f9b2 	bl	801e0b0 <__assert_func>
 801bd4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd50:	6006      	str	r6, [r0, #0]
 801bd52:	60c6      	str	r6, [r0, #12]
 801bd54:	b13c      	cbz	r4, 801bd66 <_Bfree+0x3a>
 801bd56:	69eb      	ldr	r3, [r5, #28]
 801bd58:	6862      	ldr	r2, [r4, #4]
 801bd5a:	68db      	ldr	r3, [r3, #12]
 801bd5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bd60:	6021      	str	r1, [r4, #0]
 801bd62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801bd66:	bd70      	pop	{r4, r5, r6, pc}
 801bd68:	0801f575 	.word	0x0801f575
 801bd6c:	0801f5f5 	.word	0x0801f5f5

0801bd70 <__multadd>:
 801bd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd74:	690d      	ldr	r5, [r1, #16]
 801bd76:	4607      	mov	r7, r0
 801bd78:	460c      	mov	r4, r1
 801bd7a:	461e      	mov	r6, r3
 801bd7c:	f101 0c14 	add.w	ip, r1, #20
 801bd80:	2000      	movs	r0, #0
 801bd82:	f8dc 3000 	ldr.w	r3, [ip]
 801bd86:	b299      	uxth	r1, r3
 801bd88:	fb02 6101 	mla	r1, r2, r1, r6
 801bd8c:	0c1e      	lsrs	r6, r3, #16
 801bd8e:	0c0b      	lsrs	r3, r1, #16
 801bd90:	fb02 3306 	mla	r3, r2, r6, r3
 801bd94:	b289      	uxth	r1, r1
 801bd96:	3001      	adds	r0, #1
 801bd98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801bd9c:	4285      	cmp	r5, r0
 801bd9e:	f84c 1b04 	str.w	r1, [ip], #4
 801bda2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801bda6:	dcec      	bgt.n	801bd82 <__multadd+0x12>
 801bda8:	b30e      	cbz	r6, 801bdee <__multadd+0x7e>
 801bdaa:	68a3      	ldr	r3, [r4, #8]
 801bdac:	42ab      	cmp	r3, r5
 801bdae:	dc19      	bgt.n	801bde4 <__multadd+0x74>
 801bdb0:	6861      	ldr	r1, [r4, #4]
 801bdb2:	4638      	mov	r0, r7
 801bdb4:	3101      	adds	r1, #1
 801bdb6:	f7ff ff79 	bl	801bcac <_Balloc>
 801bdba:	4680      	mov	r8, r0
 801bdbc:	b928      	cbnz	r0, 801bdca <__multadd+0x5a>
 801bdbe:	4602      	mov	r2, r0
 801bdc0:	4b0c      	ldr	r3, [pc, #48]	@ (801bdf4 <__multadd+0x84>)
 801bdc2:	480d      	ldr	r0, [pc, #52]	@ (801bdf8 <__multadd+0x88>)
 801bdc4:	21ba      	movs	r1, #186	@ 0xba
 801bdc6:	f002 f973 	bl	801e0b0 <__assert_func>
 801bdca:	6922      	ldr	r2, [r4, #16]
 801bdcc:	3202      	adds	r2, #2
 801bdce:	f104 010c 	add.w	r1, r4, #12
 801bdd2:	0092      	lsls	r2, r2, #2
 801bdd4:	300c      	adds	r0, #12
 801bdd6:	f7ff f86c 	bl	801aeb2 <memcpy>
 801bdda:	4621      	mov	r1, r4
 801bddc:	4638      	mov	r0, r7
 801bdde:	f7ff ffa5 	bl	801bd2c <_Bfree>
 801bde2:	4644      	mov	r4, r8
 801bde4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801bde8:	3501      	adds	r5, #1
 801bdea:	615e      	str	r6, [r3, #20]
 801bdec:	6125      	str	r5, [r4, #16]
 801bdee:	4620      	mov	r0, r4
 801bdf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bdf4:	0801f5e4 	.word	0x0801f5e4
 801bdf8:	0801f5f5 	.word	0x0801f5f5

0801bdfc <__s2b>:
 801bdfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801be00:	460c      	mov	r4, r1
 801be02:	4615      	mov	r5, r2
 801be04:	461f      	mov	r7, r3
 801be06:	2209      	movs	r2, #9
 801be08:	3308      	adds	r3, #8
 801be0a:	4606      	mov	r6, r0
 801be0c:	fb93 f3f2 	sdiv	r3, r3, r2
 801be10:	2100      	movs	r1, #0
 801be12:	2201      	movs	r2, #1
 801be14:	429a      	cmp	r2, r3
 801be16:	db09      	blt.n	801be2c <__s2b+0x30>
 801be18:	4630      	mov	r0, r6
 801be1a:	f7ff ff47 	bl	801bcac <_Balloc>
 801be1e:	b940      	cbnz	r0, 801be32 <__s2b+0x36>
 801be20:	4602      	mov	r2, r0
 801be22:	4b19      	ldr	r3, [pc, #100]	@ (801be88 <__s2b+0x8c>)
 801be24:	4819      	ldr	r0, [pc, #100]	@ (801be8c <__s2b+0x90>)
 801be26:	21d3      	movs	r1, #211	@ 0xd3
 801be28:	f002 f942 	bl	801e0b0 <__assert_func>
 801be2c:	0052      	lsls	r2, r2, #1
 801be2e:	3101      	adds	r1, #1
 801be30:	e7f0      	b.n	801be14 <__s2b+0x18>
 801be32:	9b08      	ldr	r3, [sp, #32]
 801be34:	6143      	str	r3, [r0, #20]
 801be36:	2d09      	cmp	r5, #9
 801be38:	f04f 0301 	mov.w	r3, #1
 801be3c:	6103      	str	r3, [r0, #16]
 801be3e:	dd16      	ble.n	801be6e <__s2b+0x72>
 801be40:	f104 0909 	add.w	r9, r4, #9
 801be44:	46c8      	mov	r8, r9
 801be46:	442c      	add	r4, r5
 801be48:	f818 3b01 	ldrb.w	r3, [r8], #1
 801be4c:	4601      	mov	r1, r0
 801be4e:	3b30      	subs	r3, #48	@ 0x30
 801be50:	220a      	movs	r2, #10
 801be52:	4630      	mov	r0, r6
 801be54:	f7ff ff8c 	bl	801bd70 <__multadd>
 801be58:	45a0      	cmp	r8, r4
 801be5a:	d1f5      	bne.n	801be48 <__s2b+0x4c>
 801be5c:	f1a5 0408 	sub.w	r4, r5, #8
 801be60:	444c      	add	r4, r9
 801be62:	1b2d      	subs	r5, r5, r4
 801be64:	1963      	adds	r3, r4, r5
 801be66:	42bb      	cmp	r3, r7
 801be68:	db04      	blt.n	801be74 <__s2b+0x78>
 801be6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be6e:	340a      	adds	r4, #10
 801be70:	2509      	movs	r5, #9
 801be72:	e7f6      	b.n	801be62 <__s2b+0x66>
 801be74:	f814 3b01 	ldrb.w	r3, [r4], #1
 801be78:	4601      	mov	r1, r0
 801be7a:	3b30      	subs	r3, #48	@ 0x30
 801be7c:	220a      	movs	r2, #10
 801be7e:	4630      	mov	r0, r6
 801be80:	f7ff ff76 	bl	801bd70 <__multadd>
 801be84:	e7ee      	b.n	801be64 <__s2b+0x68>
 801be86:	bf00      	nop
 801be88:	0801f5e4 	.word	0x0801f5e4
 801be8c:	0801f5f5 	.word	0x0801f5f5

0801be90 <__hi0bits>:
 801be90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801be94:	4603      	mov	r3, r0
 801be96:	bf36      	itet	cc
 801be98:	0403      	lslcc	r3, r0, #16
 801be9a:	2000      	movcs	r0, #0
 801be9c:	2010      	movcc	r0, #16
 801be9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801bea2:	bf3c      	itt	cc
 801bea4:	021b      	lslcc	r3, r3, #8
 801bea6:	3008      	addcc	r0, #8
 801bea8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801beac:	bf3c      	itt	cc
 801beae:	011b      	lslcc	r3, r3, #4
 801beb0:	3004      	addcc	r0, #4
 801beb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801beb6:	bf3c      	itt	cc
 801beb8:	009b      	lslcc	r3, r3, #2
 801beba:	3002      	addcc	r0, #2
 801bebc:	2b00      	cmp	r3, #0
 801bebe:	db05      	blt.n	801becc <__hi0bits+0x3c>
 801bec0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801bec4:	f100 0001 	add.w	r0, r0, #1
 801bec8:	bf08      	it	eq
 801beca:	2020      	moveq	r0, #32
 801becc:	4770      	bx	lr

0801bece <__lo0bits>:
 801bece:	6803      	ldr	r3, [r0, #0]
 801bed0:	4602      	mov	r2, r0
 801bed2:	f013 0007 	ands.w	r0, r3, #7
 801bed6:	d00b      	beq.n	801bef0 <__lo0bits+0x22>
 801bed8:	07d9      	lsls	r1, r3, #31
 801beda:	d421      	bmi.n	801bf20 <__lo0bits+0x52>
 801bedc:	0798      	lsls	r0, r3, #30
 801bede:	bf49      	itett	mi
 801bee0:	085b      	lsrmi	r3, r3, #1
 801bee2:	089b      	lsrpl	r3, r3, #2
 801bee4:	2001      	movmi	r0, #1
 801bee6:	6013      	strmi	r3, [r2, #0]
 801bee8:	bf5c      	itt	pl
 801beea:	6013      	strpl	r3, [r2, #0]
 801beec:	2002      	movpl	r0, #2
 801beee:	4770      	bx	lr
 801bef0:	b299      	uxth	r1, r3
 801bef2:	b909      	cbnz	r1, 801bef8 <__lo0bits+0x2a>
 801bef4:	0c1b      	lsrs	r3, r3, #16
 801bef6:	2010      	movs	r0, #16
 801bef8:	b2d9      	uxtb	r1, r3
 801befa:	b909      	cbnz	r1, 801bf00 <__lo0bits+0x32>
 801befc:	3008      	adds	r0, #8
 801befe:	0a1b      	lsrs	r3, r3, #8
 801bf00:	0719      	lsls	r1, r3, #28
 801bf02:	bf04      	itt	eq
 801bf04:	091b      	lsreq	r3, r3, #4
 801bf06:	3004      	addeq	r0, #4
 801bf08:	0799      	lsls	r1, r3, #30
 801bf0a:	bf04      	itt	eq
 801bf0c:	089b      	lsreq	r3, r3, #2
 801bf0e:	3002      	addeq	r0, #2
 801bf10:	07d9      	lsls	r1, r3, #31
 801bf12:	d403      	bmi.n	801bf1c <__lo0bits+0x4e>
 801bf14:	085b      	lsrs	r3, r3, #1
 801bf16:	f100 0001 	add.w	r0, r0, #1
 801bf1a:	d003      	beq.n	801bf24 <__lo0bits+0x56>
 801bf1c:	6013      	str	r3, [r2, #0]
 801bf1e:	4770      	bx	lr
 801bf20:	2000      	movs	r0, #0
 801bf22:	4770      	bx	lr
 801bf24:	2020      	movs	r0, #32
 801bf26:	4770      	bx	lr

0801bf28 <__i2b>:
 801bf28:	b510      	push	{r4, lr}
 801bf2a:	460c      	mov	r4, r1
 801bf2c:	2101      	movs	r1, #1
 801bf2e:	f7ff febd 	bl	801bcac <_Balloc>
 801bf32:	4602      	mov	r2, r0
 801bf34:	b928      	cbnz	r0, 801bf42 <__i2b+0x1a>
 801bf36:	4b05      	ldr	r3, [pc, #20]	@ (801bf4c <__i2b+0x24>)
 801bf38:	4805      	ldr	r0, [pc, #20]	@ (801bf50 <__i2b+0x28>)
 801bf3a:	f240 1145 	movw	r1, #325	@ 0x145
 801bf3e:	f002 f8b7 	bl	801e0b0 <__assert_func>
 801bf42:	2301      	movs	r3, #1
 801bf44:	6144      	str	r4, [r0, #20]
 801bf46:	6103      	str	r3, [r0, #16]
 801bf48:	bd10      	pop	{r4, pc}
 801bf4a:	bf00      	nop
 801bf4c:	0801f5e4 	.word	0x0801f5e4
 801bf50:	0801f5f5 	.word	0x0801f5f5

0801bf54 <__multiply>:
 801bf54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf58:	4617      	mov	r7, r2
 801bf5a:	690a      	ldr	r2, [r1, #16]
 801bf5c:	693b      	ldr	r3, [r7, #16]
 801bf5e:	429a      	cmp	r2, r3
 801bf60:	bfa8      	it	ge
 801bf62:	463b      	movge	r3, r7
 801bf64:	4689      	mov	r9, r1
 801bf66:	bfa4      	itt	ge
 801bf68:	460f      	movge	r7, r1
 801bf6a:	4699      	movge	r9, r3
 801bf6c:	693d      	ldr	r5, [r7, #16]
 801bf6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801bf72:	68bb      	ldr	r3, [r7, #8]
 801bf74:	6879      	ldr	r1, [r7, #4]
 801bf76:	eb05 060a 	add.w	r6, r5, sl
 801bf7a:	42b3      	cmp	r3, r6
 801bf7c:	b085      	sub	sp, #20
 801bf7e:	bfb8      	it	lt
 801bf80:	3101      	addlt	r1, #1
 801bf82:	f7ff fe93 	bl	801bcac <_Balloc>
 801bf86:	b930      	cbnz	r0, 801bf96 <__multiply+0x42>
 801bf88:	4602      	mov	r2, r0
 801bf8a:	4b41      	ldr	r3, [pc, #260]	@ (801c090 <__multiply+0x13c>)
 801bf8c:	4841      	ldr	r0, [pc, #260]	@ (801c094 <__multiply+0x140>)
 801bf8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801bf92:	f002 f88d 	bl	801e0b0 <__assert_func>
 801bf96:	f100 0414 	add.w	r4, r0, #20
 801bf9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801bf9e:	4623      	mov	r3, r4
 801bfa0:	2200      	movs	r2, #0
 801bfa2:	4573      	cmp	r3, lr
 801bfa4:	d320      	bcc.n	801bfe8 <__multiply+0x94>
 801bfa6:	f107 0814 	add.w	r8, r7, #20
 801bfaa:	f109 0114 	add.w	r1, r9, #20
 801bfae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801bfb2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801bfb6:	9302      	str	r3, [sp, #8]
 801bfb8:	1beb      	subs	r3, r5, r7
 801bfba:	3b15      	subs	r3, #21
 801bfbc:	f023 0303 	bic.w	r3, r3, #3
 801bfc0:	3304      	adds	r3, #4
 801bfc2:	3715      	adds	r7, #21
 801bfc4:	42bd      	cmp	r5, r7
 801bfc6:	bf38      	it	cc
 801bfc8:	2304      	movcc	r3, #4
 801bfca:	9301      	str	r3, [sp, #4]
 801bfcc:	9b02      	ldr	r3, [sp, #8]
 801bfce:	9103      	str	r1, [sp, #12]
 801bfd0:	428b      	cmp	r3, r1
 801bfd2:	d80c      	bhi.n	801bfee <__multiply+0x9a>
 801bfd4:	2e00      	cmp	r6, #0
 801bfd6:	dd03      	ble.n	801bfe0 <__multiply+0x8c>
 801bfd8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801bfdc:	2b00      	cmp	r3, #0
 801bfde:	d055      	beq.n	801c08c <__multiply+0x138>
 801bfe0:	6106      	str	r6, [r0, #16]
 801bfe2:	b005      	add	sp, #20
 801bfe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bfe8:	f843 2b04 	str.w	r2, [r3], #4
 801bfec:	e7d9      	b.n	801bfa2 <__multiply+0x4e>
 801bfee:	f8b1 a000 	ldrh.w	sl, [r1]
 801bff2:	f1ba 0f00 	cmp.w	sl, #0
 801bff6:	d01f      	beq.n	801c038 <__multiply+0xe4>
 801bff8:	46c4      	mov	ip, r8
 801bffa:	46a1      	mov	r9, r4
 801bffc:	2700      	movs	r7, #0
 801bffe:	f85c 2b04 	ldr.w	r2, [ip], #4
 801c002:	f8d9 3000 	ldr.w	r3, [r9]
 801c006:	fa1f fb82 	uxth.w	fp, r2
 801c00a:	b29b      	uxth	r3, r3
 801c00c:	fb0a 330b 	mla	r3, sl, fp, r3
 801c010:	443b      	add	r3, r7
 801c012:	f8d9 7000 	ldr.w	r7, [r9]
 801c016:	0c12      	lsrs	r2, r2, #16
 801c018:	0c3f      	lsrs	r7, r7, #16
 801c01a:	fb0a 7202 	mla	r2, sl, r2, r7
 801c01e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801c022:	b29b      	uxth	r3, r3
 801c024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c028:	4565      	cmp	r5, ip
 801c02a:	f849 3b04 	str.w	r3, [r9], #4
 801c02e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801c032:	d8e4      	bhi.n	801bffe <__multiply+0xaa>
 801c034:	9b01      	ldr	r3, [sp, #4]
 801c036:	50e7      	str	r7, [r4, r3]
 801c038:	9b03      	ldr	r3, [sp, #12]
 801c03a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c03e:	3104      	adds	r1, #4
 801c040:	f1b9 0f00 	cmp.w	r9, #0
 801c044:	d020      	beq.n	801c088 <__multiply+0x134>
 801c046:	6823      	ldr	r3, [r4, #0]
 801c048:	4647      	mov	r7, r8
 801c04a:	46a4      	mov	ip, r4
 801c04c:	f04f 0a00 	mov.w	sl, #0
 801c050:	f8b7 b000 	ldrh.w	fp, [r7]
 801c054:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801c058:	fb09 220b 	mla	r2, r9, fp, r2
 801c05c:	4452      	add	r2, sl
 801c05e:	b29b      	uxth	r3, r3
 801c060:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c064:	f84c 3b04 	str.w	r3, [ip], #4
 801c068:	f857 3b04 	ldr.w	r3, [r7], #4
 801c06c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c070:	f8bc 3000 	ldrh.w	r3, [ip]
 801c074:	fb09 330a 	mla	r3, r9, sl, r3
 801c078:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801c07c:	42bd      	cmp	r5, r7
 801c07e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c082:	d8e5      	bhi.n	801c050 <__multiply+0xfc>
 801c084:	9a01      	ldr	r2, [sp, #4]
 801c086:	50a3      	str	r3, [r4, r2]
 801c088:	3404      	adds	r4, #4
 801c08a:	e79f      	b.n	801bfcc <__multiply+0x78>
 801c08c:	3e01      	subs	r6, #1
 801c08e:	e7a1      	b.n	801bfd4 <__multiply+0x80>
 801c090:	0801f5e4 	.word	0x0801f5e4
 801c094:	0801f5f5 	.word	0x0801f5f5

0801c098 <__pow5mult>:
 801c098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c09c:	4615      	mov	r5, r2
 801c09e:	f012 0203 	ands.w	r2, r2, #3
 801c0a2:	4607      	mov	r7, r0
 801c0a4:	460e      	mov	r6, r1
 801c0a6:	d007      	beq.n	801c0b8 <__pow5mult+0x20>
 801c0a8:	4c25      	ldr	r4, [pc, #148]	@ (801c140 <__pow5mult+0xa8>)
 801c0aa:	3a01      	subs	r2, #1
 801c0ac:	2300      	movs	r3, #0
 801c0ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c0b2:	f7ff fe5d 	bl	801bd70 <__multadd>
 801c0b6:	4606      	mov	r6, r0
 801c0b8:	10ad      	asrs	r5, r5, #2
 801c0ba:	d03d      	beq.n	801c138 <__pow5mult+0xa0>
 801c0bc:	69fc      	ldr	r4, [r7, #28]
 801c0be:	b97c      	cbnz	r4, 801c0e0 <__pow5mult+0x48>
 801c0c0:	2010      	movs	r0, #16
 801c0c2:	f7ff fd3d 	bl	801bb40 <malloc>
 801c0c6:	4602      	mov	r2, r0
 801c0c8:	61f8      	str	r0, [r7, #28]
 801c0ca:	b928      	cbnz	r0, 801c0d8 <__pow5mult+0x40>
 801c0cc:	4b1d      	ldr	r3, [pc, #116]	@ (801c144 <__pow5mult+0xac>)
 801c0ce:	481e      	ldr	r0, [pc, #120]	@ (801c148 <__pow5mult+0xb0>)
 801c0d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801c0d4:	f001 ffec 	bl	801e0b0 <__assert_func>
 801c0d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c0dc:	6004      	str	r4, [r0, #0]
 801c0de:	60c4      	str	r4, [r0, #12]
 801c0e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801c0e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c0e8:	b94c      	cbnz	r4, 801c0fe <__pow5mult+0x66>
 801c0ea:	f240 2171 	movw	r1, #625	@ 0x271
 801c0ee:	4638      	mov	r0, r7
 801c0f0:	f7ff ff1a 	bl	801bf28 <__i2b>
 801c0f4:	2300      	movs	r3, #0
 801c0f6:	f8c8 0008 	str.w	r0, [r8, #8]
 801c0fa:	4604      	mov	r4, r0
 801c0fc:	6003      	str	r3, [r0, #0]
 801c0fe:	f04f 0900 	mov.w	r9, #0
 801c102:	07eb      	lsls	r3, r5, #31
 801c104:	d50a      	bpl.n	801c11c <__pow5mult+0x84>
 801c106:	4631      	mov	r1, r6
 801c108:	4622      	mov	r2, r4
 801c10a:	4638      	mov	r0, r7
 801c10c:	f7ff ff22 	bl	801bf54 <__multiply>
 801c110:	4631      	mov	r1, r6
 801c112:	4680      	mov	r8, r0
 801c114:	4638      	mov	r0, r7
 801c116:	f7ff fe09 	bl	801bd2c <_Bfree>
 801c11a:	4646      	mov	r6, r8
 801c11c:	106d      	asrs	r5, r5, #1
 801c11e:	d00b      	beq.n	801c138 <__pow5mult+0xa0>
 801c120:	6820      	ldr	r0, [r4, #0]
 801c122:	b938      	cbnz	r0, 801c134 <__pow5mult+0x9c>
 801c124:	4622      	mov	r2, r4
 801c126:	4621      	mov	r1, r4
 801c128:	4638      	mov	r0, r7
 801c12a:	f7ff ff13 	bl	801bf54 <__multiply>
 801c12e:	6020      	str	r0, [r4, #0]
 801c130:	f8c0 9000 	str.w	r9, [r0]
 801c134:	4604      	mov	r4, r0
 801c136:	e7e4      	b.n	801c102 <__pow5mult+0x6a>
 801c138:	4630      	mov	r0, r6
 801c13a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c13e:	bf00      	nop
 801c140:	0801f720 	.word	0x0801f720
 801c144:	0801f575 	.word	0x0801f575
 801c148:	0801f5f5 	.word	0x0801f5f5

0801c14c <__lshift>:
 801c14c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c150:	460c      	mov	r4, r1
 801c152:	6849      	ldr	r1, [r1, #4]
 801c154:	6923      	ldr	r3, [r4, #16]
 801c156:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c15a:	68a3      	ldr	r3, [r4, #8]
 801c15c:	4607      	mov	r7, r0
 801c15e:	4691      	mov	r9, r2
 801c160:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c164:	f108 0601 	add.w	r6, r8, #1
 801c168:	42b3      	cmp	r3, r6
 801c16a:	db0b      	blt.n	801c184 <__lshift+0x38>
 801c16c:	4638      	mov	r0, r7
 801c16e:	f7ff fd9d 	bl	801bcac <_Balloc>
 801c172:	4605      	mov	r5, r0
 801c174:	b948      	cbnz	r0, 801c18a <__lshift+0x3e>
 801c176:	4602      	mov	r2, r0
 801c178:	4b28      	ldr	r3, [pc, #160]	@ (801c21c <__lshift+0xd0>)
 801c17a:	4829      	ldr	r0, [pc, #164]	@ (801c220 <__lshift+0xd4>)
 801c17c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801c180:	f001 ff96 	bl	801e0b0 <__assert_func>
 801c184:	3101      	adds	r1, #1
 801c186:	005b      	lsls	r3, r3, #1
 801c188:	e7ee      	b.n	801c168 <__lshift+0x1c>
 801c18a:	2300      	movs	r3, #0
 801c18c:	f100 0114 	add.w	r1, r0, #20
 801c190:	f100 0210 	add.w	r2, r0, #16
 801c194:	4618      	mov	r0, r3
 801c196:	4553      	cmp	r3, sl
 801c198:	db33      	blt.n	801c202 <__lshift+0xb6>
 801c19a:	6920      	ldr	r0, [r4, #16]
 801c19c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c1a0:	f104 0314 	add.w	r3, r4, #20
 801c1a4:	f019 091f 	ands.w	r9, r9, #31
 801c1a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c1ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c1b0:	d02b      	beq.n	801c20a <__lshift+0xbe>
 801c1b2:	f1c9 0e20 	rsb	lr, r9, #32
 801c1b6:	468a      	mov	sl, r1
 801c1b8:	2200      	movs	r2, #0
 801c1ba:	6818      	ldr	r0, [r3, #0]
 801c1bc:	fa00 f009 	lsl.w	r0, r0, r9
 801c1c0:	4310      	orrs	r0, r2
 801c1c2:	f84a 0b04 	str.w	r0, [sl], #4
 801c1c6:	f853 2b04 	ldr.w	r2, [r3], #4
 801c1ca:	459c      	cmp	ip, r3
 801c1cc:	fa22 f20e 	lsr.w	r2, r2, lr
 801c1d0:	d8f3      	bhi.n	801c1ba <__lshift+0x6e>
 801c1d2:	ebac 0304 	sub.w	r3, ip, r4
 801c1d6:	3b15      	subs	r3, #21
 801c1d8:	f023 0303 	bic.w	r3, r3, #3
 801c1dc:	3304      	adds	r3, #4
 801c1de:	f104 0015 	add.w	r0, r4, #21
 801c1e2:	4560      	cmp	r0, ip
 801c1e4:	bf88      	it	hi
 801c1e6:	2304      	movhi	r3, #4
 801c1e8:	50ca      	str	r2, [r1, r3]
 801c1ea:	b10a      	cbz	r2, 801c1f0 <__lshift+0xa4>
 801c1ec:	f108 0602 	add.w	r6, r8, #2
 801c1f0:	3e01      	subs	r6, #1
 801c1f2:	4638      	mov	r0, r7
 801c1f4:	612e      	str	r6, [r5, #16]
 801c1f6:	4621      	mov	r1, r4
 801c1f8:	f7ff fd98 	bl	801bd2c <_Bfree>
 801c1fc:	4628      	mov	r0, r5
 801c1fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c202:	f842 0f04 	str.w	r0, [r2, #4]!
 801c206:	3301      	adds	r3, #1
 801c208:	e7c5      	b.n	801c196 <__lshift+0x4a>
 801c20a:	3904      	subs	r1, #4
 801c20c:	f853 2b04 	ldr.w	r2, [r3], #4
 801c210:	f841 2f04 	str.w	r2, [r1, #4]!
 801c214:	459c      	cmp	ip, r3
 801c216:	d8f9      	bhi.n	801c20c <__lshift+0xc0>
 801c218:	e7ea      	b.n	801c1f0 <__lshift+0xa4>
 801c21a:	bf00      	nop
 801c21c:	0801f5e4 	.word	0x0801f5e4
 801c220:	0801f5f5 	.word	0x0801f5f5

0801c224 <__mcmp>:
 801c224:	690a      	ldr	r2, [r1, #16]
 801c226:	4603      	mov	r3, r0
 801c228:	6900      	ldr	r0, [r0, #16]
 801c22a:	1a80      	subs	r0, r0, r2
 801c22c:	b530      	push	{r4, r5, lr}
 801c22e:	d10e      	bne.n	801c24e <__mcmp+0x2a>
 801c230:	3314      	adds	r3, #20
 801c232:	3114      	adds	r1, #20
 801c234:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801c238:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801c23c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c240:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c244:	4295      	cmp	r5, r2
 801c246:	d003      	beq.n	801c250 <__mcmp+0x2c>
 801c248:	d205      	bcs.n	801c256 <__mcmp+0x32>
 801c24a:	f04f 30ff 	mov.w	r0, #4294967295
 801c24e:	bd30      	pop	{r4, r5, pc}
 801c250:	42a3      	cmp	r3, r4
 801c252:	d3f3      	bcc.n	801c23c <__mcmp+0x18>
 801c254:	e7fb      	b.n	801c24e <__mcmp+0x2a>
 801c256:	2001      	movs	r0, #1
 801c258:	e7f9      	b.n	801c24e <__mcmp+0x2a>
	...

0801c25c <__mdiff>:
 801c25c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c260:	4689      	mov	r9, r1
 801c262:	4606      	mov	r6, r0
 801c264:	4611      	mov	r1, r2
 801c266:	4648      	mov	r0, r9
 801c268:	4614      	mov	r4, r2
 801c26a:	f7ff ffdb 	bl	801c224 <__mcmp>
 801c26e:	1e05      	subs	r5, r0, #0
 801c270:	d112      	bne.n	801c298 <__mdiff+0x3c>
 801c272:	4629      	mov	r1, r5
 801c274:	4630      	mov	r0, r6
 801c276:	f7ff fd19 	bl	801bcac <_Balloc>
 801c27a:	4602      	mov	r2, r0
 801c27c:	b928      	cbnz	r0, 801c28a <__mdiff+0x2e>
 801c27e:	4b3f      	ldr	r3, [pc, #252]	@ (801c37c <__mdiff+0x120>)
 801c280:	f240 2137 	movw	r1, #567	@ 0x237
 801c284:	483e      	ldr	r0, [pc, #248]	@ (801c380 <__mdiff+0x124>)
 801c286:	f001 ff13 	bl	801e0b0 <__assert_func>
 801c28a:	2301      	movs	r3, #1
 801c28c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c290:	4610      	mov	r0, r2
 801c292:	b003      	add	sp, #12
 801c294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c298:	bfbc      	itt	lt
 801c29a:	464b      	movlt	r3, r9
 801c29c:	46a1      	movlt	r9, r4
 801c29e:	4630      	mov	r0, r6
 801c2a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801c2a4:	bfba      	itte	lt
 801c2a6:	461c      	movlt	r4, r3
 801c2a8:	2501      	movlt	r5, #1
 801c2aa:	2500      	movge	r5, #0
 801c2ac:	f7ff fcfe 	bl	801bcac <_Balloc>
 801c2b0:	4602      	mov	r2, r0
 801c2b2:	b918      	cbnz	r0, 801c2bc <__mdiff+0x60>
 801c2b4:	4b31      	ldr	r3, [pc, #196]	@ (801c37c <__mdiff+0x120>)
 801c2b6:	f240 2145 	movw	r1, #581	@ 0x245
 801c2ba:	e7e3      	b.n	801c284 <__mdiff+0x28>
 801c2bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801c2c0:	6926      	ldr	r6, [r4, #16]
 801c2c2:	60c5      	str	r5, [r0, #12]
 801c2c4:	f109 0310 	add.w	r3, r9, #16
 801c2c8:	f109 0514 	add.w	r5, r9, #20
 801c2cc:	f104 0e14 	add.w	lr, r4, #20
 801c2d0:	f100 0b14 	add.w	fp, r0, #20
 801c2d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801c2d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801c2dc:	9301      	str	r3, [sp, #4]
 801c2de:	46d9      	mov	r9, fp
 801c2e0:	f04f 0c00 	mov.w	ip, #0
 801c2e4:	9b01      	ldr	r3, [sp, #4]
 801c2e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 801c2ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 801c2ee:	9301      	str	r3, [sp, #4]
 801c2f0:	fa1f f38a 	uxth.w	r3, sl
 801c2f4:	4619      	mov	r1, r3
 801c2f6:	b283      	uxth	r3, r0
 801c2f8:	1acb      	subs	r3, r1, r3
 801c2fa:	0c00      	lsrs	r0, r0, #16
 801c2fc:	4463      	add	r3, ip
 801c2fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801c302:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801c306:	b29b      	uxth	r3, r3
 801c308:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801c30c:	4576      	cmp	r6, lr
 801c30e:	f849 3b04 	str.w	r3, [r9], #4
 801c312:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c316:	d8e5      	bhi.n	801c2e4 <__mdiff+0x88>
 801c318:	1b33      	subs	r3, r6, r4
 801c31a:	3b15      	subs	r3, #21
 801c31c:	f023 0303 	bic.w	r3, r3, #3
 801c320:	3415      	adds	r4, #21
 801c322:	3304      	adds	r3, #4
 801c324:	42a6      	cmp	r6, r4
 801c326:	bf38      	it	cc
 801c328:	2304      	movcc	r3, #4
 801c32a:	441d      	add	r5, r3
 801c32c:	445b      	add	r3, fp
 801c32e:	461e      	mov	r6, r3
 801c330:	462c      	mov	r4, r5
 801c332:	4544      	cmp	r4, r8
 801c334:	d30e      	bcc.n	801c354 <__mdiff+0xf8>
 801c336:	f108 0103 	add.w	r1, r8, #3
 801c33a:	1b49      	subs	r1, r1, r5
 801c33c:	f021 0103 	bic.w	r1, r1, #3
 801c340:	3d03      	subs	r5, #3
 801c342:	45a8      	cmp	r8, r5
 801c344:	bf38      	it	cc
 801c346:	2100      	movcc	r1, #0
 801c348:	440b      	add	r3, r1
 801c34a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c34e:	b191      	cbz	r1, 801c376 <__mdiff+0x11a>
 801c350:	6117      	str	r7, [r2, #16]
 801c352:	e79d      	b.n	801c290 <__mdiff+0x34>
 801c354:	f854 1b04 	ldr.w	r1, [r4], #4
 801c358:	46e6      	mov	lr, ip
 801c35a:	0c08      	lsrs	r0, r1, #16
 801c35c:	fa1c fc81 	uxtah	ip, ip, r1
 801c360:	4471      	add	r1, lr
 801c362:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801c366:	b289      	uxth	r1, r1
 801c368:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801c36c:	f846 1b04 	str.w	r1, [r6], #4
 801c370:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c374:	e7dd      	b.n	801c332 <__mdiff+0xd6>
 801c376:	3f01      	subs	r7, #1
 801c378:	e7e7      	b.n	801c34a <__mdiff+0xee>
 801c37a:	bf00      	nop
 801c37c:	0801f5e4 	.word	0x0801f5e4
 801c380:	0801f5f5 	.word	0x0801f5f5

0801c384 <__ulp>:
 801c384:	b082      	sub	sp, #8
 801c386:	ed8d 0b00 	vstr	d0, [sp]
 801c38a:	9a01      	ldr	r2, [sp, #4]
 801c38c:	4b0f      	ldr	r3, [pc, #60]	@ (801c3cc <__ulp+0x48>)
 801c38e:	4013      	ands	r3, r2
 801c390:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801c394:	2b00      	cmp	r3, #0
 801c396:	dc08      	bgt.n	801c3aa <__ulp+0x26>
 801c398:	425b      	negs	r3, r3
 801c39a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801c39e:	ea4f 5223 	mov.w	r2, r3, asr #20
 801c3a2:	da04      	bge.n	801c3ae <__ulp+0x2a>
 801c3a4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801c3a8:	4113      	asrs	r3, r2
 801c3aa:	2200      	movs	r2, #0
 801c3ac:	e008      	b.n	801c3c0 <__ulp+0x3c>
 801c3ae:	f1a2 0314 	sub.w	r3, r2, #20
 801c3b2:	2b1e      	cmp	r3, #30
 801c3b4:	bfda      	itte	le
 801c3b6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801c3ba:	40da      	lsrle	r2, r3
 801c3bc:	2201      	movgt	r2, #1
 801c3be:	2300      	movs	r3, #0
 801c3c0:	4619      	mov	r1, r3
 801c3c2:	4610      	mov	r0, r2
 801c3c4:	ec41 0b10 	vmov	d0, r0, r1
 801c3c8:	b002      	add	sp, #8
 801c3ca:	4770      	bx	lr
 801c3cc:	7ff00000 	.word	0x7ff00000

0801c3d0 <__b2d>:
 801c3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3d4:	6906      	ldr	r6, [r0, #16]
 801c3d6:	f100 0814 	add.w	r8, r0, #20
 801c3da:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801c3de:	1f37      	subs	r7, r6, #4
 801c3e0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801c3e4:	4610      	mov	r0, r2
 801c3e6:	f7ff fd53 	bl	801be90 <__hi0bits>
 801c3ea:	f1c0 0320 	rsb	r3, r0, #32
 801c3ee:	280a      	cmp	r0, #10
 801c3f0:	600b      	str	r3, [r1, #0]
 801c3f2:	491b      	ldr	r1, [pc, #108]	@ (801c460 <__b2d+0x90>)
 801c3f4:	dc15      	bgt.n	801c422 <__b2d+0x52>
 801c3f6:	f1c0 0c0b 	rsb	ip, r0, #11
 801c3fa:	fa22 f30c 	lsr.w	r3, r2, ip
 801c3fe:	45b8      	cmp	r8, r7
 801c400:	ea43 0501 	orr.w	r5, r3, r1
 801c404:	bf34      	ite	cc
 801c406:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c40a:	2300      	movcs	r3, #0
 801c40c:	3015      	adds	r0, #21
 801c40e:	fa02 f000 	lsl.w	r0, r2, r0
 801c412:	fa23 f30c 	lsr.w	r3, r3, ip
 801c416:	4303      	orrs	r3, r0
 801c418:	461c      	mov	r4, r3
 801c41a:	ec45 4b10 	vmov	d0, r4, r5
 801c41e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c422:	45b8      	cmp	r8, r7
 801c424:	bf3a      	itte	cc
 801c426:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c42a:	f1a6 0708 	subcc.w	r7, r6, #8
 801c42e:	2300      	movcs	r3, #0
 801c430:	380b      	subs	r0, #11
 801c432:	d012      	beq.n	801c45a <__b2d+0x8a>
 801c434:	f1c0 0120 	rsb	r1, r0, #32
 801c438:	fa23 f401 	lsr.w	r4, r3, r1
 801c43c:	4082      	lsls	r2, r0
 801c43e:	4322      	orrs	r2, r4
 801c440:	4547      	cmp	r7, r8
 801c442:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801c446:	bf8c      	ite	hi
 801c448:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801c44c:	2200      	movls	r2, #0
 801c44e:	4083      	lsls	r3, r0
 801c450:	40ca      	lsrs	r2, r1
 801c452:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801c456:	4313      	orrs	r3, r2
 801c458:	e7de      	b.n	801c418 <__b2d+0x48>
 801c45a:	ea42 0501 	orr.w	r5, r2, r1
 801c45e:	e7db      	b.n	801c418 <__b2d+0x48>
 801c460:	3ff00000 	.word	0x3ff00000

0801c464 <__d2b>:
 801c464:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c468:	460f      	mov	r7, r1
 801c46a:	2101      	movs	r1, #1
 801c46c:	ec59 8b10 	vmov	r8, r9, d0
 801c470:	4616      	mov	r6, r2
 801c472:	f7ff fc1b 	bl	801bcac <_Balloc>
 801c476:	4604      	mov	r4, r0
 801c478:	b930      	cbnz	r0, 801c488 <__d2b+0x24>
 801c47a:	4602      	mov	r2, r0
 801c47c:	4b23      	ldr	r3, [pc, #140]	@ (801c50c <__d2b+0xa8>)
 801c47e:	4824      	ldr	r0, [pc, #144]	@ (801c510 <__d2b+0xac>)
 801c480:	f240 310f 	movw	r1, #783	@ 0x30f
 801c484:	f001 fe14 	bl	801e0b0 <__assert_func>
 801c488:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801c48c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c490:	b10d      	cbz	r5, 801c496 <__d2b+0x32>
 801c492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c496:	9301      	str	r3, [sp, #4]
 801c498:	f1b8 0300 	subs.w	r3, r8, #0
 801c49c:	d023      	beq.n	801c4e6 <__d2b+0x82>
 801c49e:	4668      	mov	r0, sp
 801c4a0:	9300      	str	r3, [sp, #0]
 801c4a2:	f7ff fd14 	bl	801bece <__lo0bits>
 801c4a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 801c4aa:	b1d0      	cbz	r0, 801c4e2 <__d2b+0x7e>
 801c4ac:	f1c0 0320 	rsb	r3, r0, #32
 801c4b0:	fa02 f303 	lsl.w	r3, r2, r3
 801c4b4:	430b      	orrs	r3, r1
 801c4b6:	40c2      	lsrs	r2, r0
 801c4b8:	6163      	str	r3, [r4, #20]
 801c4ba:	9201      	str	r2, [sp, #4]
 801c4bc:	9b01      	ldr	r3, [sp, #4]
 801c4be:	61a3      	str	r3, [r4, #24]
 801c4c0:	2b00      	cmp	r3, #0
 801c4c2:	bf0c      	ite	eq
 801c4c4:	2201      	moveq	r2, #1
 801c4c6:	2202      	movne	r2, #2
 801c4c8:	6122      	str	r2, [r4, #16]
 801c4ca:	b1a5      	cbz	r5, 801c4f6 <__d2b+0x92>
 801c4cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801c4d0:	4405      	add	r5, r0
 801c4d2:	603d      	str	r5, [r7, #0]
 801c4d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801c4d8:	6030      	str	r0, [r6, #0]
 801c4da:	4620      	mov	r0, r4
 801c4dc:	b003      	add	sp, #12
 801c4de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c4e2:	6161      	str	r1, [r4, #20]
 801c4e4:	e7ea      	b.n	801c4bc <__d2b+0x58>
 801c4e6:	a801      	add	r0, sp, #4
 801c4e8:	f7ff fcf1 	bl	801bece <__lo0bits>
 801c4ec:	9b01      	ldr	r3, [sp, #4]
 801c4ee:	6163      	str	r3, [r4, #20]
 801c4f0:	3020      	adds	r0, #32
 801c4f2:	2201      	movs	r2, #1
 801c4f4:	e7e8      	b.n	801c4c8 <__d2b+0x64>
 801c4f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c4fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801c4fe:	6038      	str	r0, [r7, #0]
 801c500:	6918      	ldr	r0, [r3, #16]
 801c502:	f7ff fcc5 	bl	801be90 <__hi0bits>
 801c506:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c50a:	e7e5      	b.n	801c4d8 <__d2b+0x74>
 801c50c:	0801f5e4 	.word	0x0801f5e4
 801c510:	0801f5f5 	.word	0x0801f5f5

0801c514 <__ratio>:
 801c514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c518:	4688      	mov	r8, r1
 801c51a:	4669      	mov	r1, sp
 801c51c:	4681      	mov	r9, r0
 801c51e:	f7ff ff57 	bl	801c3d0 <__b2d>
 801c522:	a901      	add	r1, sp, #4
 801c524:	4640      	mov	r0, r8
 801c526:	ec55 4b10 	vmov	r4, r5, d0
 801c52a:	f7ff ff51 	bl	801c3d0 <__b2d>
 801c52e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801c532:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801c536:	1ad2      	subs	r2, r2, r3
 801c538:	e9dd 3100 	ldrd	r3, r1, [sp]
 801c53c:	1a5b      	subs	r3, r3, r1
 801c53e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801c542:	ec57 6b10 	vmov	r6, r7, d0
 801c546:	2b00      	cmp	r3, #0
 801c548:	bfd6      	itet	le
 801c54a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c54e:	462a      	movgt	r2, r5
 801c550:	463a      	movle	r2, r7
 801c552:	46ab      	mov	fp, r5
 801c554:	46a2      	mov	sl, r4
 801c556:	bfce      	itee	gt
 801c558:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801c55c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801c560:	ee00 3a90 	vmovle	s1, r3
 801c564:	ec4b ab17 	vmov	d7, sl, fp
 801c568:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801c56c:	b003      	add	sp, #12
 801c56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c572 <__copybits>:
 801c572:	3901      	subs	r1, #1
 801c574:	b570      	push	{r4, r5, r6, lr}
 801c576:	1149      	asrs	r1, r1, #5
 801c578:	6914      	ldr	r4, [r2, #16]
 801c57a:	3101      	adds	r1, #1
 801c57c:	f102 0314 	add.w	r3, r2, #20
 801c580:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c584:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c588:	1f05      	subs	r5, r0, #4
 801c58a:	42a3      	cmp	r3, r4
 801c58c:	d30c      	bcc.n	801c5a8 <__copybits+0x36>
 801c58e:	1aa3      	subs	r3, r4, r2
 801c590:	3b11      	subs	r3, #17
 801c592:	f023 0303 	bic.w	r3, r3, #3
 801c596:	3211      	adds	r2, #17
 801c598:	42a2      	cmp	r2, r4
 801c59a:	bf88      	it	hi
 801c59c:	2300      	movhi	r3, #0
 801c59e:	4418      	add	r0, r3
 801c5a0:	2300      	movs	r3, #0
 801c5a2:	4288      	cmp	r0, r1
 801c5a4:	d305      	bcc.n	801c5b2 <__copybits+0x40>
 801c5a6:	bd70      	pop	{r4, r5, r6, pc}
 801c5a8:	f853 6b04 	ldr.w	r6, [r3], #4
 801c5ac:	f845 6f04 	str.w	r6, [r5, #4]!
 801c5b0:	e7eb      	b.n	801c58a <__copybits+0x18>
 801c5b2:	f840 3b04 	str.w	r3, [r0], #4
 801c5b6:	e7f4      	b.n	801c5a2 <__copybits+0x30>

0801c5b8 <__any_on>:
 801c5b8:	f100 0214 	add.w	r2, r0, #20
 801c5bc:	6900      	ldr	r0, [r0, #16]
 801c5be:	114b      	asrs	r3, r1, #5
 801c5c0:	4298      	cmp	r0, r3
 801c5c2:	b510      	push	{r4, lr}
 801c5c4:	db11      	blt.n	801c5ea <__any_on+0x32>
 801c5c6:	dd0a      	ble.n	801c5de <__any_on+0x26>
 801c5c8:	f011 011f 	ands.w	r1, r1, #31
 801c5cc:	d007      	beq.n	801c5de <__any_on+0x26>
 801c5ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c5d2:	fa24 f001 	lsr.w	r0, r4, r1
 801c5d6:	fa00 f101 	lsl.w	r1, r0, r1
 801c5da:	428c      	cmp	r4, r1
 801c5dc:	d10b      	bne.n	801c5f6 <__any_on+0x3e>
 801c5de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c5e2:	4293      	cmp	r3, r2
 801c5e4:	d803      	bhi.n	801c5ee <__any_on+0x36>
 801c5e6:	2000      	movs	r0, #0
 801c5e8:	bd10      	pop	{r4, pc}
 801c5ea:	4603      	mov	r3, r0
 801c5ec:	e7f7      	b.n	801c5de <__any_on+0x26>
 801c5ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c5f2:	2900      	cmp	r1, #0
 801c5f4:	d0f5      	beq.n	801c5e2 <__any_on+0x2a>
 801c5f6:	2001      	movs	r0, #1
 801c5f8:	e7f6      	b.n	801c5e8 <__any_on+0x30>

0801c5fa <sulp>:
 801c5fa:	b570      	push	{r4, r5, r6, lr}
 801c5fc:	4604      	mov	r4, r0
 801c5fe:	460d      	mov	r5, r1
 801c600:	4616      	mov	r6, r2
 801c602:	ec45 4b10 	vmov	d0, r4, r5
 801c606:	f7ff febd 	bl	801c384 <__ulp>
 801c60a:	b17e      	cbz	r6, 801c62c <sulp+0x32>
 801c60c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801c610:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801c614:	2b00      	cmp	r3, #0
 801c616:	dd09      	ble.n	801c62c <sulp+0x32>
 801c618:	051b      	lsls	r3, r3, #20
 801c61a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801c61e:	2000      	movs	r0, #0
 801c620:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801c624:	ec41 0b17 	vmov	d7, r0, r1
 801c628:	ee20 0b07 	vmul.f64	d0, d0, d7
 801c62c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c630 <_strtod_l>:
 801c630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c634:	ed2d 8b0a 	vpush	{d8-d12}
 801c638:	b097      	sub	sp, #92	@ 0x5c
 801c63a:	4688      	mov	r8, r1
 801c63c:	920e      	str	r2, [sp, #56]	@ 0x38
 801c63e:	2200      	movs	r2, #0
 801c640:	9212      	str	r2, [sp, #72]	@ 0x48
 801c642:	9005      	str	r0, [sp, #20]
 801c644:	f04f 0a00 	mov.w	sl, #0
 801c648:	f04f 0b00 	mov.w	fp, #0
 801c64c:	460a      	mov	r2, r1
 801c64e:	9211      	str	r2, [sp, #68]	@ 0x44
 801c650:	7811      	ldrb	r1, [r2, #0]
 801c652:	292b      	cmp	r1, #43	@ 0x2b
 801c654:	d04c      	beq.n	801c6f0 <_strtod_l+0xc0>
 801c656:	d839      	bhi.n	801c6cc <_strtod_l+0x9c>
 801c658:	290d      	cmp	r1, #13
 801c65a:	d833      	bhi.n	801c6c4 <_strtod_l+0x94>
 801c65c:	2908      	cmp	r1, #8
 801c65e:	d833      	bhi.n	801c6c8 <_strtod_l+0x98>
 801c660:	2900      	cmp	r1, #0
 801c662:	d03c      	beq.n	801c6de <_strtod_l+0xae>
 801c664:	2200      	movs	r2, #0
 801c666:	9208      	str	r2, [sp, #32]
 801c668:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801c66a:	782a      	ldrb	r2, [r5, #0]
 801c66c:	2a30      	cmp	r2, #48	@ 0x30
 801c66e:	f040 80b7 	bne.w	801c7e0 <_strtod_l+0x1b0>
 801c672:	786a      	ldrb	r2, [r5, #1]
 801c674:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c678:	2a58      	cmp	r2, #88	@ 0x58
 801c67a:	d170      	bne.n	801c75e <_strtod_l+0x12e>
 801c67c:	9302      	str	r3, [sp, #8]
 801c67e:	9b08      	ldr	r3, [sp, #32]
 801c680:	9301      	str	r3, [sp, #4]
 801c682:	ab12      	add	r3, sp, #72	@ 0x48
 801c684:	9300      	str	r3, [sp, #0]
 801c686:	4a90      	ldr	r2, [pc, #576]	@ (801c8c8 <_strtod_l+0x298>)
 801c688:	9805      	ldr	r0, [sp, #20]
 801c68a:	ab13      	add	r3, sp, #76	@ 0x4c
 801c68c:	a911      	add	r1, sp, #68	@ 0x44
 801c68e:	f001 fda9 	bl	801e1e4 <__gethex>
 801c692:	f010 060f 	ands.w	r6, r0, #15
 801c696:	4604      	mov	r4, r0
 801c698:	d005      	beq.n	801c6a6 <_strtod_l+0x76>
 801c69a:	2e06      	cmp	r6, #6
 801c69c:	d12a      	bne.n	801c6f4 <_strtod_l+0xc4>
 801c69e:	3501      	adds	r5, #1
 801c6a0:	2300      	movs	r3, #0
 801c6a2:	9511      	str	r5, [sp, #68]	@ 0x44
 801c6a4:	9308      	str	r3, [sp, #32]
 801c6a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c6a8:	2b00      	cmp	r3, #0
 801c6aa:	f040 8537 	bne.w	801d11c <_strtod_l+0xaec>
 801c6ae:	9b08      	ldr	r3, [sp, #32]
 801c6b0:	ec4b ab10 	vmov	d0, sl, fp
 801c6b4:	b1cb      	cbz	r3, 801c6ea <_strtod_l+0xba>
 801c6b6:	eeb1 0b40 	vneg.f64	d0, d0
 801c6ba:	b017      	add	sp, #92	@ 0x5c
 801c6bc:	ecbd 8b0a 	vpop	{d8-d12}
 801c6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c6c4:	2920      	cmp	r1, #32
 801c6c6:	d1cd      	bne.n	801c664 <_strtod_l+0x34>
 801c6c8:	3201      	adds	r2, #1
 801c6ca:	e7c0      	b.n	801c64e <_strtod_l+0x1e>
 801c6cc:	292d      	cmp	r1, #45	@ 0x2d
 801c6ce:	d1c9      	bne.n	801c664 <_strtod_l+0x34>
 801c6d0:	2101      	movs	r1, #1
 801c6d2:	9108      	str	r1, [sp, #32]
 801c6d4:	1c51      	adds	r1, r2, #1
 801c6d6:	9111      	str	r1, [sp, #68]	@ 0x44
 801c6d8:	7852      	ldrb	r2, [r2, #1]
 801c6da:	2a00      	cmp	r2, #0
 801c6dc:	d1c4      	bne.n	801c668 <_strtod_l+0x38>
 801c6de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c6e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c6e4:	2b00      	cmp	r3, #0
 801c6e6:	f040 8517 	bne.w	801d118 <_strtod_l+0xae8>
 801c6ea:	ec4b ab10 	vmov	d0, sl, fp
 801c6ee:	e7e4      	b.n	801c6ba <_strtod_l+0x8a>
 801c6f0:	2100      	movs	r1, #0
 801c6f2:	e7ee      	b.n	801c6d2 <_strtod_l+0xa2>
 801c6f4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801c6f6:	b13a      	cbz	r2, 801c708 <_strtod_l+0xd8>
 801c6f8:	2135      	movs	r1, #53	@ 0x35
 801c6fa:	a814      	add	r0, sp, #80	@ 0x50
 801c6fc:	f7ff ff39 	bl	801c572 <__copybits>
 801c700:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801c702:	9805      	ldr	r0, [sp, #20]
 801c704:	f7ff fb12 	bl	801bd2c <_Bfree>
 801c708:	1e73      	subs	r3, r6, #1
 801c70a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801c70c:	2b04      	cmp	r3, #4
 801c70e:	d806      	bhi.n	801c71e <_strtod_l+0xee>
 801c710:	e8df f003 	tbb	[pc, r3]
 801c714:	201d0314 	.word	0x201d0314
 801c718:	14          	.byte	0x14
 801c719:	00          	.byte	0x00
 801c71a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801c71e:	05e3      	lsls	r3, r4, #23
 801c720:	bf48      	it	mi
 801c722:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801c726:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c72a:	0d1b      	lsrs	r3, r3, #20
 801c72c:	051b      	lsls	r3, r3, #20
 801c72e:	2b00      	cmp	r3, #0
 801c730:	d1b9      	bne.n	801c6a6 <_strtod_l+0x76>
 801c732:	f7fe fb91 	bl	801ae58 <__errno>
 801c736:	2322      	movs	r3, #34	@ 0x22
 801c738:	6003      	str	r3, [r0, #0]
 801c73a:	e7b4      	b.n	801c6a6 <_strtod_l+0x76>
 801c73c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801c740:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801c744:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801c748:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801c74c:	e7e7      	b.n	801c71e <_strtod_l+0xee>
 801c74e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801c8d0 <_strtod_l+0x2a0>
 801c752:	e7e4      	b.n	801c71e <_strtod_l+0xee>
 801c754:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801c758:	f04f 3aff 	mov.w	sl, #4294967295
 801c75c:	e7df      	b.n	801c71e <_strtod_l+0xee>
 801c75e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c760:	1c5a      	adds	r2, r3, #1
 801c762:	9211      	str	r2, [sp, #68]	@ 0x44
 801c764:	785b      	ldrb	r3, [r3, #1]
 801c766:	2b30      	cmp	r3, #48	@ 0x30
 801c768:	d0f9      	beq.n	801c75e <_strtod_l+0x12e>
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d09b      	beq.n	801c6a6 <_strtod_l+0x76>
 801c76e:	2301      	movs	r3, #1
 801c770:	9307      	str	r3, [sp, #28]
 801c772:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c774:	930a      	str	r3, [sp, #40]	@ 0x28
 801c776:	2300      	movs	r3, #0
 801c778:	9306      	str	r3, [sp, #24]
 801c77a:	4699      	mov	r9, r3
 801c77c:	461d      	mov	r5, r3
 801c77e:	220a      	movs	r2, #10
 801c780:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801c782:	7804      	ldrb	r4, [r0, #0]
 801c784:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801c788:	b2d9      	uxtb	r1, r3
 801c78a:	2909      	cmp	r1, #9
 801c78c:	d92a      	bls.n	801c7e4 <_strtod_l+0x1b4>
 801c78e:	494f      	ldr	r1, [pc, #316]	@ (801c8cc <_strtod_l+0x29c>)
 801c790:	2201      	movs	r2, #1
 801c792:	f001 fc40 	bl	801e016 <strncmp>
 801c796:	b398      	cbz	r0, 801c800 <_strtod_l+0x1d0>
 801c798:	2000      	movs	r0, #0
 801c79a:	4622      	mov	r2, r4
 801c79c:	462b      	mov	r3, r5
 801c79e:	4607      	mov	r7, r0
 801c7a0:	4601      	mov	r1, r0
 801c7a2:	2a65      	cmp	r2, #101	@ 0x65
 801c7a4:	d001      	beq.n	801c7aa <_strtod_l+0x17a>
 801c7a6:	2a45      	cmp	r2, #69	@ 0x45
 801c7a8:	d118      	bne.n	801c7dc <_strtod_l+0x1ac>
 801c7aa:	b91b      	cbnz	r3, 801c7b4 <_strtod_l+0x184>
 801c7ac:	9b07      	ldr	r3, [sp, #28]
 801c7ae:	4303      	orrs	r3, r0
 801c7b0:	d095      	beq.n	801c6de <_strtod_l+0xae>
 801c7b2:	2300      	movs	r3, #0
 801c7b4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801c7b8:	f108 0201 	add.w	r2, r8, #1
 801c7bc:	9211      	str	r2, [sp, #68]	@ 0x44
 801c7be:	f898 2001 	ldrb.w	r2, [r8, #1]
 801c7c2:	2a2b      	cmp	r2, #43	@ 0x2b
 801c7c4:	d074      	beq.n	801c8b0 <_strtod_l+0x280>
 801c7c6:	2a2d      	cmp	r2, #45	@ 0x2d
 801c7c8:	d07a      	beq.n	801c8c0 <_strtod_l+0x290>
 801c7ca:	f04f 0e00 	mov.w	lr, #0
 801c7ce:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801c7d2:	2c09      	cmp	r4, #9
 801c7d4:	f240 8082 	bls.w	801c8dc <_strtod_l+0x2ac>
 801c7d8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c7dc:	2400      	movs	r4, #0
 801c7de:	e09d      	b.n	801c91c <_strtod_l+0x2ec>
 801c7e0:	2300      	movs	r3, #0
 801c7e2:	e7c5      	b.n	801c770 <_strtod_l+0x140>
 801c7e4:	2d08      	cmp	r5, #8
 801c7e6:	bfc8      	it	gt
 801c7e8:	9906      	ldrgt	r1, [sp, #24]
 801c7ea:	f100 0001 	add.w	r0, r0, #1
 801c7ee:	bfca      	itet	gt
 801c7f0:	fb02 3301 	mlagt	r3, r2, r1, r3
 801c7f4:	fb02 3909 	mlale	r9, r2, r9, r3
 801c7f8:	9306      	strgt	r3, [sp, #24]
 801c7fa:	3501      	adds	r5, #1
 801c7fc:	9011      	str	r0, [sp, #68]	@ 0x44
 801c7fe:	e7bf      	b.n	801c780 <_strtod_l+0x150>
 801c800:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c802:	1c5a      	adds	r2, r3, #1
 801c804:	9211      	str	r2, [sp, #68]	@ 0x44
 801c806:	785a      	ldrb	r2, [r3, #1]
 801c808:	b3bd      	cbz	r5, 801c87a <_strtod_l+0x24a>
 801c80a:	4607      	mov	r7, r0
 801c80c:	462b      	mov	r3, r5
 801c80e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801c812:	2909      	cmp	r1, #9
 801c814:	d912      	bls.n	801c83c <_strtod_l+0x20c>
 801c816:	2101      	movs	r1, #1
 801c818:	e7c3      	b.n	801c7a2 <_strtod_l+0x172>
 801c81a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c81c:	1c5a      	adds	r2, r3, #1
 801c81e:	9211      	str	r2, [sp, #68]	@ 0x44
 801c820:	785a      	ldrb	r2, [r3, #1]
 801c822:	3001      	adds	r0, #1
 801c824:	2a30      	cmp	r2, #48	@ 0x30
 801c826:	d0f8      	beq.n	801c81a <_strtod_l+0x1ea>
 801c828:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801c82c:	2b08      	cmp	r3, #8
 801c82e:	f200 847a 	bhi.w	801d126 <_strtod_l+0xaf6>
 801c832:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c834:	930a      	str	r3, [sp, #40]	@ 0x28
 801c836:	4607      	mov	r7, r0
 801c838:	2000      	movs	r0, #0
 801c83a:	4603      	mov	r3, r0
 801c83c:	3a30      	subs	r2, #48	@ 0x30
 801c83e:	f100 0101 	add.w	r1, r0, #1
 801c842:	d014      	beq.n	801c86e <_strtod_l+0x23e>
 801c844:	440f      	add	r7, r1
 801c846:	469c      	mov	ip, r3
 801c848:	f04f 0e0a 	mov.w	lr, #10
 801c84c:	f10c 0401 	add.w	r4, ip, #1
 801c850:	1ae6      	subs	r6, r4, r3
 801c852:	42b1      	cmp	r1, r6
 801c854:	dc13      	bgt.n	801c87e <_strtod_l+0x24e>
 801c856:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c85a:	1819      	adds	r1, r3, r0
 801c85c:	2908      	cmp	r1, #8
 801c85e:	f103 0301 	add.w	r3, r3, #1
 801c862:	4403      	add	r3, r0
 801c864:	dc19      	bgt.n	801c89a <_strtod_l+0x26a>
 801c866:	210a      	movs	r1, #10
 801c868:	fb01 2909 	mla	r9, r1, r9, r2
 801c86c:	2100      	movs	r1, #0
 801c86e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c870:	1c50      	adds	r0, r2, #1
 801c872:	9011      	str	r0, [sp, #68]	@ 0x44
 801c874:	7852      	ldrb	r2, [r2, #1]
 801c876:	4608      	mov	r0, r1
 801c878:	e7c9      	b.n	801c80e <_strtod_l+0x1de>
 801c87a:	4628      	mov	r0, r5
 801c87c:	e7d2      	b.n	801c824 <_strtod_l+0x1f4>
 801c87e:	f1bc 0f08 	cmp.w	ip, #8
 801c882:	dc03      	bgt.n	801c88c <_strtod_l+0x25c>
 801c884:	fb0e f909 	mul.w	r9, lr, r9
 801c888:	46a4      	mov	ip, r4
 801c88a:	e7df      	b.n	801c84c <_strtod_l+0x21c>
 801c88c:	2c10      	cmp	r4, #16
 801c88e:	bfde      	ittt	le
 801c890:	9e06      	ldrle	r6, [sp, #24]
 801c892:	fb0e f606 	mulle.w	r6, lr, r6
 801c896:	9606      	strle	r6, [sp, #24]
 801c898:	e7f6      	b.n	801c888 <_strtod_l+0x258>
 801c89a:	290f      	cmp	r1, #15
 801c89c:	bfdf      	itttt	le
 801c89e:	9806      	ldrle	r0, [sp, #24]
 801c8a0:	210a      	movle	r1, #10
 801c8a2:	fb01 2200 	mlale	r2, r1, r0, r2
 801c8a6:	9206      	strle	r2, [sp, #24]
 801c8a8:	e7e0      	b.n	801c86c <_strtod_l+0x23c>
 801c8aa:	2700      	movs	r7, #0
 801c8ac:	2101      	movs	r1, #1
 801c8ae:	e77d      	b.n	801c7ac <_strtod_l+0x17c>
 801c8b0:	f04f 0e00 	mov.w	lr, #0
 801c8b4:	f108 0202 	add.w	r2, r8, #2
 801c8b8:	9211      	str	r2, [sp, #68]	@ 0x44
 801c8ba:	f898 2002 	ldrb.w	r2, [r8, #2]
 801c8be:	e786      	b.n	801c7ce <_strtod_l+0x19e>
 801c8c0:	f04f 0e01 	mov.w	lr, #1
 801c8c4:	e7f6      	b.n	801c8b4 <_strtod_l+0x284>
 801c8c6:	bf00      	nop
 801c8c8:	0801f834 	.word	0x0801f834
 801c8cc:	0801f64e 	.word	0x0801f64e
 801c8d0:	7ff00000 	.word	0x7ff00000
 801c8d4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8d6:	1c54      	adds	r4, r2, #1
 801c8d8:	9411      	str	r4, [sp, #68]	@ 0x44
 801c8da:	7852      	ldrb	r2, [r2, #1]
 801c8dc:	2a30      	cmp	r2, #48	@ 0x30
 801c8de:	d0f9      	beq.n	801c8d4 <_strtod_l+0x2a4>
 801c8e0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801c8e4:	2c08      	cmp	r4, #8
 801c8e6:	f63f af79 	bhi.w	801c7dc <_strtod_l+0x1ac>
 801c8ea:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801c8ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8f0:	9209      	str	r2, [sp, #36]	@ 0x24
 801c8f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8f4:	1c54      	adds	r4, r2, #1
 801c8f6:	9411      	str	r4, [sp, #68]	@ 0x44
 801c8f8:	7852      	ldrb	r2, [r2, #1]
 801c8fa:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801c8fe:	2e09      	cmp	r6, #9
 801c900:	d937      	bls.n	801c972 <_strtod_l+0x342>
 801c902:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801c904:	1ba4      	subs	r4, r4, r6
 801c906:	2c08      	cmp	r4, #8
 801c908:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801c90c:	dc02      	bgt.n	801c914 <_strtod_l+0x2e4>
 801c90e:	4564      	cmp	r4, ip
 801c910:	bfa8      	it	ge
 801c912:	4664      	movge	r4, ip
 801c914:	f1be 0f00 	cmp.w	lr, #0
 801c918:	d000      	beq.n	801c91c <_strtod_l+0x2ec>
 801c91a:	4264      	negs	r4, r4
 801c91c:	2b00      	cmp	r3, #0
 801c91e:	d14d      	bne.n	801c9bc <_strtod_l+0x38c>
 801c920:	9b07      	ldr	r3, [sp, #28]
 801c922:	4318      	orrs	r0, r3
 801c924:	f47f aebf 	bne.w	801c6a6 <_strtod_l+0x76>
 801c928:	2900      	cmp	r1, #0
 801c92a:	f47f aed8 	bne.w	801c6de <_strtod_l+0xae>
 801c92e:	2a69      	cmp	r2, #105	@ 0x69
 801c930:	d027      	beq.n	801c982 <_strtod_l+0x352>
 801c932:	dc24      	bgt.n	801c97e <_strtod_l+0x34e>
 801c934:	2a49      	cmp	r2, #73	@ 0x49
 801c936:	d024      	beq.n	801c982 <_strtod_l+0x352>
 801c938:	2a4e      	cmp	r2, #78	@ 0x4e
 801c93a:	f47f aed0 	bne.w	801c6de <_strtod_l+0xae>
 801c93e:	4997      	ldr	r1, [pc, #604]	@ (801cb9c <_strtod_l+0x56c>)
 801c940:	a811      	add	r0, sp, #68	@ 0x44
 801c942:	f001 fe71 	bl	801e628 <__match>
 801c946:	2800      	cmp	r0, #0
 801c948:	f43f aec9 	beq.w	801c6de <_strtod_l+0xae>
 801c94c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c94e:	781b      	ldrb	r3, [r3, #0]
 801c950:	2b28      	cmp	r3, #40	@ 0x28
 801c952:	d12d      	bne.n	801c9b0 <_strtod_l+0x380>
 801c954:	4992      	ldr	r1, [pc, #584]	@ (801cba0 <_strtod_l+0x570>)
 801c956:	aa14      	add	r2, sp, #80	@ 0x50
 801c958:	a811      	add	r0, sp, #68	@ 0x44
 801c95a:	f001 fe79 	bl	801e650 <__hexnan>
 801c95e:	2805      	cmp	r0, #5
 801c960:	d126      	bne.n	801c9b0 <_strtod_l+0x380>
 801c962:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801c964:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801c968:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801c96c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801c970:	e699      	b.n	801c6a6 <_strtod_l+0x76>
 801c972:	240a      	movs	r4, #10
 801c974:	fb04 2c0c 	mla	ip, r4, ip, r2
 801c978:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801c97c:	e7b9      	b.n	801c8f2 <_strtod_l+0x2c2>
 801c97e:	2a6e      	cmp	r2, #110	@ 0x6e
 801c980:	e7db      	b.n	801c93a <_strtod_l+0x30a>
 801c982:	4988      	ldr	r1, [pc, #544]	@ (801cba4 <_strtod_l+0x574>)
 801c984:	a811      	add	r0, sp, #68	@ 0x44
 801c986:	f001 fe4f 	bl	801e628 <__match>
 801c98a:	2800      	cmp	r0, #0
 801c98c:	f43f aea7 	beq.w	801c6de <_strtod_l+0xae>
 801c990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c992:	4985      	ldr	r1, [pc, #532]	@ (801cba8 <_strtod_l+0x578>)
 801c994:	3b01      	subs	r3, #1
 801c996:	a811      	add	r0, sp, #68	@ 0x44
 801c998:	9311      	str	r3, [sp, #68]	@ 0x44
 801c99a:	f001 fe45 	bl	801e628 <__match>
 801c99e:	b910      	cbnz	r0, 801c9a6 <_strtod_l+0x376>
 801c9a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c9a2:	3301      	adds	r3, #1
 801c9a4:	9311      	str	r3, [sp, #68]	@ 0x44
 801c9a6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801cbbc <_strtod_l+0x58c>
 801c9aa:	f04f 0a00 	mov.w	sl, #0
 801c9ae:	e67a      	b.n	801c6a6 <_strtod_l+0x76>
 801c9b0:	487e      	ldr	r0, [pc, #504]	@ (801cbac <_strtod_l+0x57c>)
 801c9b2:	f001 fb75 	bl	801e0a0 <nan>
 801c9b6:	ec5b ab10 	vmov	sl, fp, d0
 801c9ba:	e674      	b.n	801c6a6 <_strtod_l+0x76>
 801c9bc:	ee07 9a90 	vmov	s15, r9
 801c9c0:	1be2      	subs	r2, r4, r7
 801c9c2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c9c6:	2d00      	cmp	r5, #0
 801c9c8:	bf08      	it	eq
 801c9ca:	461d      	moveq	r5, r3
 801c9cc:	2b10      	cmp	r3, #16
 801c9ce:	9209      	str	r2, [sp, #36]	@ 0x24
 801c9d0:	461a      	mov	r2, r3
 801c9d2:	bfa8      	it	ge
 801c9d4:	2210      	movge	r2, #16
 801c9d6:	2b09      	cmp	r3, #9
 801c9d8:	ec5b ab17 	vmov	sl, fp, d7
 801c9dc:	dc15      	bgt.n	801ca0a <_strtod_l+0x3da>
 801c9de:	1be1      	subs	r1, r4, r7
 801c9e0:	2900      	cmp	r1, #0
 801c9e2:	f43f ae60 	beq.w	801c6a6 <_strtod_l+0x76>
 801c9e6:	eba4 0107 	sub.w	r1, r4, r7
 801c9ea:	dd72      	ble.n	801cad2 <_strtod_l+0x4a2>
 801c9ec:	2916      	cmp	r1, #22
 801c9ee:	dc59      	bgt.n	801caa4 <_strtod_l+0x474>
 801c9f0:	4b6f      	ldr	r3, [pc, #444]	@ (801cbb0 <_strtod_l+0x580>)
 801c9f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c9f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c9f8:	ed93 7b00 	vldr	d7, [r3]
 801c9fc:	ec4b ab16 	vmov	d6, sl, fp
 801ca00:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ca04:	ec5b ab17 	vmov	sl, fp, d7
 801ca08:	e64d      	b.n	801c6a6 <_strtod_l+0x76>
 801ca0a:	4969      	ldr	r1, [pc, #420]	@ (801cbb0 <_strtod_l+0x580>)
 801ca0c:	eddd 6a06 	vldr	s13, [sp, #24]
 801ca10:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801ca14:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801ca18:	2b0f      	cmp	r3, #15
 801ca1a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801ca1e:	eea7 6b05 	vfma.f64	d6, d7, d5
 801ca22:	ec5b ab16 	vmov	sl, fp, d6
 801ca26:	ddda      	ble.n	801c9de <_strtod_l+0x3ae>
 801ca28:	1a9a      	subs	r2, r3, r2
 801ca2a:	1be1      	subs	r1, r4, r7
 801ca2c:	440a      	add	r2, r1
 801ca2e:	2a00      	cmp	r2, #0
 801ca30:	f340 8094 	ble.w	801cb5c <_strtod_l+0x52c>
 801ca34:	f012 000f 	ands.w	r0, r2, #15
 801ca38:	d00a      	beq.n	801ca50 <_strtod_l+0x420>
 801ca3a:	495d      	ldr	r1, [pc, #372]	@ (801cbb0 <_strtod_l+0x580>)
 801ca3c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801ca40:	ed91 7b00 	vldr	d7, [r1]
 801ca44:	ec4b ab16 	vmov	d6, sl, fp
 801ca48:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ca4c:	ec5b ab17 	vmov	sl, fp, d7
 801ca50:	f032 020f 	bics.w	r2, r2, #15
 801ca54:	d073      	beq.n	801cb3e <_strtod_l+0x50e>
 801ca56:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801ca5a:	dd47      	ble.n	801caec <_strtod_l+0x4bc>
 801ca5c:	2400      	movs	r4, #0
 801ca5e:	4625      	mov	r5, r4
 801ca60:	9407      	str	r4, [sp, #28]
 801ca62:	4626      	mov	r6, r4
 801ca64:	9a05      	ldr	r2, [sp, #20]
 801ca66:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801cbbc <_strtod_l+0x58c>
 801ca6a:	2322      	movs	r3, #34	@ 0x22
 801ca6c:	6013      	str	r3, [r2, #0]
 801ca6e:	f04f 0a00 	mov.w	sl, #0
 801ca72:	9b07      	ldr	r3, [sp, #28]
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	f43f ae16 	beq.w	801c6a6 <_strtod_l+0x76>
 801ca7a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ca7c:	9805      	ldr	r0, [sp, #20]
 801ca7e:	f7ff f955 	bl	801bd2c <_Bfree>
 801ca82:	9805      	ldr	r0, [sp, #20]
 801ca84:	4631      	mov	r1, r6
 801ca86:	f7ff f951 	bl	801bd2c <_Bfree>
 801ca8a:	9805      	ldr	r0, [sp, #20]
 801ca8c:	4629      	mov	r1, r5
 801ca8e:	f7ff f94d 	bl	801bd2c <_Bfree>
 801ca92:	9907      	ldr	r1, [sp, #28]
 801ca94:	9805      	ldr	r0, [sp, #20]
 801ca96:	f7ff f949 	bl	801bd2c <_Bfree>
 801ca9a:	9805      	ldr	r0, [sp, #20]
 801ca9c:	4621      	mov	r1, r4
 801ca9e:	f7ff f945 	bl	801bd2c <_Bfree>
 801caa2:	e600      	b.n	801c6a6 <_strtod_l+0x76>
 801caa4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801caa8:	1be0      	subs	r0, r4, r7
 801caaa:	4281      	cmp	r1, r0
 801caac:	dbbc      	blt.n	801ca28 <_strtod_l+0x3f8>
 801caae:	4a40      	ldr	r2, [pc, #256]	@ (801cbb0 <_strtod_l+0x580>)
 801cab0:	f1c3 030f 	rsb	r3, r3, #15
 801cab4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801cab8:	ed91 7b00 	vldr	d7, [r1]
 801cabc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801cabe:	ec4b ab16 	vmov	d6, sl, fp
 801cac2:	1acb      	subs	r3, r1, r3
 801cac4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801cac8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cacc:	ed92 6b00 	vldr	d6, [r2]
 801cad0:	e796      	b.n	801ca00 <_strtod_l+0x3d0>
 801cad2:	3116      	adds	r1, #22
 801cad4:	dba8      	blt.n	801ca28 <_strtod_l+0x3f8>
 801cad6:	4b36      	ldr	r3, [pc, #216]	@ (801cbb0 <_strtod_l+0x580>)
 801cad8:	1b3c      	subs	r4, r7, r4
 801cada:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801cade:	ed94 7b00 	vldr	d7, [r4]
 801cae2:	ec4b ab16 	vmov	d6, sl, fp
 801cae6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801caea:	e78b      	b.n	801ca04 <_strtod_l+0x3d4>
 801caec:	2000      	movs	r0, #0
 801caee:	ec4b ab17 	vmov	d7, sl, fp
 801caf2:	4e30      	ldr	r6, [pc, #192]	@ (801cbb4 <_strtod_l+0x584>)
 801caf4:	1112      	asrs	r2, r2, #4
 801caf6:	4601      	mov	r1, r0
 801caf8:	2a01      	cmp	r2, #1
 801cafa:	dc23      	bgt.n	801cb44 <_strtod_l+0x514>
 801cafc:	b108      	cbz	r0, 801cb02 <_strtod_l+0x4d2>
 801cafe:	ec5b ab17 	vmov	sl, fp, d7
 801cb02:	4a2c      	ldr	r2, [pc, #176]	@ (801cbb4 <_strtod_l+0x584>)
 801cb04:	482c      	ldr	r0, [pc, #176]	@ (801cbb8 <_strtod_l+0x588>)
 801cb06:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801cb0a:	ed92 7b00 	vldr	d7, [r2]
 801cb0e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801cb12:	ec4b ab16 	vmov	d6, sl, fp
 801cb16:	4a29      	ldr	r2, [pc, #164]	@ (801cbbc <_strtod_l+0x58c>)
 801cb18:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb1c:	ee17 1a90 	vmov	r1, s15
 801cb20:	400a      	ands	r2, r1
 801cb22:	4282      	cmp	r2, r0
 801cb24:	ec5b ab17 	vmov	sl, fp, d7
 801cb28:	d898      	bhi.n	801ca5c <_strtod_l+0x42c>
 801cb2a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801cb2e:	4282      	cmp	r2, r0
 801cb30:	bf86      	itte	hi
 801cb32:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801cbc0 <_strtod_l+0x590>
 801cb36:	f04f 3aff 	movhi.w	sl, #4294967295
 801cb3a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801cb3e:	2200      	movs	r2, #0
 801cb40:	9206      	str	r2, [sp, #24]
 801cb42:	e076      	b.n	801cc32 <_strtod_l+0x602>
 801cb44:	f012 0f01 	tst.w	r2, #1
 801cb48:	d004      	beq.n	801cb54 <_strtod_l+0x524>
 801cb4a:	ed96 6b00 	vldr	d6, [r6]
 801cb4e:	2001      	movs	r0, #1
 801cb50:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb54:	3101      	adds	r1, #1
 801cb56:	1052      	asrs	r2, r2, #1
 801cb58:	3608      	adds	r6, #8
 801cb5a:	e7cd      	b.n	801caf8 <_strtod_l+0x4c8>
 801cb5c:	d0ef      	beq.n	801cb3e <_strtod_l+0x50e>
 801cb5e:	4252      	negs	r2, r2
 801cb60:	f012 000f 	ands.w	r0, r2, #15
 801cb64:	d00a      	beq.n	801cb7c <_strtod_l+0x54c>
 801cb66:	4912      	ldr	r1, [pc, #72]	@ (801cbb0 <_strtod_l+0x580>)
 801cb68:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801cb6c:	ed91 7b00 	vldr	d7, [r1]
 801cb70:	ec4b ab16 	vmov	d6, sl, fp
 801cb74:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801cb78:	ec5b ab17 	vmov	sl, fp, d7
 801cb7c:	1112      	asrs	r2, r2, #4
 801cb7e:	d0de      	beq.n	801cb3e <_strtod_l+0x50e>
 801cb80:	2a1f      	cmp	r2, #31
 801cb82:	dd1f      	ble.n	801cbc4 <_strtod_l+0x594>
 801cb84:	2400      	movs	r4, #0
 801cb86:	4625      	mov	r5, r4
 801cb88:	9407      	str	r4, [sp, #28]
 801cb8a:	4626      	mov	r6, r4
 801cb8c:	9a05      	ldr	r2, [sp, #20]
 801cb8e:	2322      	movs	r3, #34	@ 0x22
 801cb90:	f04f 0a00 	mov.w	sl, #0
 801cb94:	f04f 0b00 	mov.w	fp, #0
 801cb98:	6013      	str	r3, [r2, #0]
 801cb9a:	e76a      	b.n	801ca72 <_strtod_l+0x442>
 801cb9c:	0801f53e 	.word	0x0801f53e
 801cba0:	0801f820 	.word	0x0801f820
 801cba4:	0801f536 	.word	0x0801f536
 801cba8:	0801f56b 	.word	0x0801f56b
 801cbac:	0801f6bf 	.word	0x0801f6bf
 801cbb0:	0801f758 	.word	0x0801f758
 801cbb4:	0801f730 	.word	0x0801f730
 801cbb8:	7ca00000 	.word	0x7ca00000
 801cbbc:	7ff00000 	.word	0x7ff00000
 801cbc0:	7fefffff 	.word	0x7fefffff
 801cbc4:	f012 0110 	ands.w	r1, r2, #16
 801cbc8:	bf18      	it	ne
 801cbca:	216a      	movne	r1, #106	@ 0x6a
 801cbcc:	9106      	str	r1, [sp, #24]
 801cbce:	ec4b ab17 	vmov	d7, sl, fp
 801cbd2:	49af      	ldr	r1, [pc, #700]	@ (801ce90 <_strtod_l+0x860>)
 801cbd4:	2000      	movs	r0, #0
 801cbd6:	07d6      	lsls	r6, r2, #31
 801cbd8:	d504      	bpl.n	801cbe4 <_strtod_l+0x5b4>
 801cbda:	ed91 6b00 	vldr	d6, [r1]
 801cbde:	2001      	movs	r0, #1
 801cbe0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cbe4:	1052      	asrs	r2, r2, #1
 801cbe6:	f101 0108 	add.w	r1, r1, #8
 801cbea:	d1f4      	bne.n	801cbd6 <_strtod_l+0x5a6>
 801cbec:	b108      	cbz	r0, 801cbf2 <_strtod_l+0x5c2>
 801cbee:	ec5b ab17 	vmov	sl, fp, d7
 801cbf2:	9a06      	ldr	r2, [sp, #24]
 801cbf4:	b1b2      	cbz	r2, 801cc24 <_strtod_l+0x5f4>
 801cbf6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801cbfa:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801cbfe:	2a00      	cmp	r2, #0
 801cc00:	4658      	mov	r0, fp
 801cc02:	dd0f      	ble.n	801cc24 <_strtod_l+0x5f4>
 801cc04:	2a1f      	cmp	r2, #31
 801cc06:	dd55      	ble.n	801ccb4 <_strtod_l+0x684>
 801cc08:	2a34      	cmp	r2, #52	@ 0x34
 801cc0a:	bfde      	ittt	le
 801cc0c:	f04f 32ff 	movle.w	r2, #4294967295
 801cc10:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801cc14:	408a      	lslle	r2, r1
 801cc16:	f04f 0a00 	mov.w	sl, #0
 801cc1a:	bfcc      	ite	gt
 801cc1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801cc20:	ea02 0b00 	andle.w	fp, r2, r0
 801cc24:	ec4b ab17 	vmov	d7, sl, fp
 801cc28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc30:	d0a8      	beq.n	801cb84 <_strtod_l+0x554>
 801cc32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801cc34:	9805      	ldr	r0, [sp, #20]
 801cc36:	f8cd 9000 	str.w	r9, [sp]
 801cc3a:	462a      	mov	r2, r5
 801cc3c:	f7ff f8de 	bl	801bdfc <__s2b>
 801cc40:	9007      	str	r0, [sp, #28]
 801cc42:	2800      	cmp	r0, #0
 801cc44:	f43f af0a 	beq.w	801ca5c <_strtod_l+0x42c>
 801cc48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc4a:	1b3f      	subs	r7, r7, r4
 801cc4c:	2b00      	cmp	r3, #0
 801cc4e:	bfb4      	ite	lt
 801cc50:	463b      	movlt	r3, r7
 801cc52:	2300      	movge	r3, #0
 801cc54:	930a      	str	r3, [sp, #40]	@ 0x28
 801cc56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc58:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801ce80 <_strtod_l+0x850>
 801cc5c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801cc60:	2400      	movs	r4, #0
 801cc62:	930d      	str	r3, [sp, #52]	@ 0x34
 801cc64:	4625      	mov	r5, r4
 801cc66:	9b07      	ldr	r3, [sp, #28]
 801cc68:	9805      	ldr	r0, [sp, #20]
 801cc6a:	6859      	ldr	r1, [r3, #4]
 801cc6c:	f7ff f81e 	bl	801bcac <_Balloc>
 801cc70:	4606      	mov	r6, r0
 801cc72:	2800      	cmp	r0, #0
 801cc74:	f43f aef6 	beq.w	801ca64 <_strtod_l+0x434>
 801cc78:	9b07      	ldr	r3, [sp, #28]
 801cc7a:	691a      	ldr	r2, [r3, #16]
 801cc7c:	ec4b ab19 	vmov	d9, sl, fp
 801cc80:	3202      	adds	r2, #2
 801cc82:	f103 010c 	add.w	r1, r3, #12
 801cc86:	0092      	lsls	r2, r2, #2
 801cc88:	300c      	adds	r0, #12
 801cc8a:	f7fe f912 	bl	801aeb2 <memcpy>
 801cc8e:	eeb0 0b49 	vmov.f64	d0, d9
 801cc92:	9805      	ldr	r0, [sp, #20]
 801cc94:	aa14      	add	r2, sp, #80	@ 0x50
 801cc96:	a913      	add	r1, sp, #76	@ 0x4c
 801cc98:	f7ff fbe4 	bl	801c464 <__d2b>
 801cc9c:	9012      	str	r0, [sp, #72]	@ 0x48
 801cc9e:	2800      	cmp	r0, #0
 801cca0:	f43f aee0 	beq.w	801ca64 <_strtod_l+0x434>
 801cca4:	9805      	ldr	r0, [sp, #20]
 801cca6:	2101      	movs	r1, #1
 801cca8:	f7ff f93e 	bl	801bf28 <__i2b>
 801ccac:	4605      	mov	r5, r0
 801ccae:	b940      	cbnz	r0, 801ccc2 <_strtod_l+0x692>
 801ccb0:	2500      	movs	r5, #0
 801ccb2:	e6d7      	b.n	801ca64 <_strtod_l+0x434>
 801ccb4:	f04f 31ff 	mov.w	r1, #4294967295
 801ccb8:	fa01 f202 	lsl.w	r2, r1, r2
 801ccbc:	ea02 0a0a 	and.w	sl, r2, sl
 801ccc0:	e7b0      	b.n	801cc24 <_strtod_l+0x5f4>
 801ccc2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801ccc4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801ccc6:	2f00      	cmp	r7, #0
 801ccc8:	bfab      	itete	ge
 801ccca:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801cccc:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801ccce:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801ccd2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801ccd6:	bfac      	ite	ge
 801ccd8:	eb07 0903 	addge.w	r9, r7, r3
 801ccdc:	eba3 0807 	sublt.w	r8, r3, r7
 801cce0:	9b06      	ldr	r3, [sp, #24]
 801cce2:	1aff      	subs	r7, r7, r3
 801cce4:	4417      	add	r7, r2
 801cce6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801ccea:	4a6a      	ldr	r2, [pc, #424]	@ (801ce94 <_strtod_l+0x864>)
 801ccec:	3f01      	subs	r7, #1
 801ccee:	4297      	cmp	r7, r2
 801ccf0:	da51      	bge.n	801cd96 <_strtod_l+0x766>
 801ccf2:	1bd1      	subs	r1, r2, r7
 801ccf4:	291f      	cmp	r1, #31
 801ccf6:	eba3 0301 	sub.w	r3, r3, r1
 801ccfa:	f04f 0201 	mov.w	r2, #1
 801ccfe:	dc3e      	bgt.n	801cd7e <_strtod_l+0x74e>
 801cd00:	408a      	lsls	r2, r1
 801cd02:	920c      	str	r2, [sp, #48]	@ 0x30
 801cd04:	2200      	movs	r2, #0
 801cd06:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cd08:	eb09 0703 	add.w	r7, r9, r3
 801cd0c:	4498      	add	r8, r3
 801cd0e:	9b06      	ldr	r3, [sp, #24]
 801cd10:	45b9      	cmp	r9, r7
 801cd12:	4498      	add	r8, r3
 801cd14:	464b      	mov	r3, r9
 801cd16:	bfa8      	it	ge
 801cd18:	463b      	movge	r3, r7
 801cd1a:	4543      	cmp	r3, r8
 801cd1c:	bfa8      	it	ge
 801cd1e:	4643      	movge	r3, r8
 801cd20:	2b00      	cmp	r3, #0
 801cd22:	bfc2      	ittt	gt
 801cd24:	1aff      	subgt	r7, r7, r3
 801cd26:	eba8 0803 	subgt.w	r8, r8, r3
 801cd2a:	eba9 0903 	subgt.w	r9, r9, r3
 801cd2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cd30:	2b00      	cmp	r3, #0
 801cd32:	dd16      	ble.n	801cd62 <_strtod_l+0x732>
 801cd34:	4629      	mov	r1, r5
 801cd36:	9805      	ldr	r0, [sp, #20]
 801cd38:	461a      	mov	r2, r3
 801cd3a:	f7ff f9ad 	bl	801c098 <__pow5mult>
 801cd3e:	4605      	mov	r5, r0
 801cd40:	2800      	cmp	r0, #0
 801cd42:	d0b5      	beq.n	801ccb0 <_strtod_l+0x680>
 801cd44:	4601      	mov	r1, r0
 801cd46:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cd48:	9805      	ldr	r0, [sp, #20]
 801cd4a:	f7ff f903 	bl	801bf54 <__multiply>
 801cd4e:	900f      	str	r0, [sp, #60]	@ 0x3c
 801cd50:	2800      	cmp	r0, #0
 801cd52:	f43f ae87 	beq.w	801ca64 <_strtod_l+0x434>
 801cd56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cd58:	9805      	ldr	r0, [sp, #20]
 801cd5a:	f7fe ffe7 	bl	801bd2c <_Bfree>
 801cd5e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cd60:	9312      	str	r3, [sp, #72]	@ 0x48
 801cd62:	2f00      	cmp	r7, #0
 801cd64:	dc1b      	bgt.n	801cd9e <_strtod_l+0x76e>
 801cd66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cd68:	2b00      	cmp	r3, #0
 801cd6a:	dd21      	ble.n	801cdb0 <_strtod_l+0x780>
 801cd6c:	4631      	mov	r1, r6
 801cd6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801cd70:	9805      	ldr	r0, [sp, #20]
 801cd72:	f7ff f991 	bl	801c098 <__pow5mult>
 801cd76:	4606      	mov	r6, r0
 801cd78:	b9d0      	cbnz	r0, 801cdb0 <_strtod_l+0x780>
 801cd7a:	2600      	movs	r6, #0
 801cd7c:	e672      	b.n	801ca64 <_strtod_l+0x434>
 801cd7e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801cd82:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801cd86:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801cd8a:	37e2      	adds	r7, #226	@ 0xe2
 801cd8c:	fa02 f107 	lsl.w	r1, r2, r7
 801cd90:	910b      	str	r1, [sp, #44]	@ 0x2c
 801cd92:	920c      	str	r2, [sp, #48]	@ 0x30
 801cd94:	e7b8      	b.n	801cd08 <_strtod_l+0x6d8>
 801cd96:	2200      	movs	r2, #0
 801cd98:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cd9a:	2201      	movs	r2, #1
 801cd9c:	e7f9      	b.n	801cd92 <_strtod_l+0x762>
 801cd9e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cda0:	9805      	ldr	r0, [sp, #20]
 801cda2:	463a      	mov	r2, r7
 801cda4:	f7ff f9d2 	bl	801c14c <__lshift>
 801cda8:	9012      	str	r0, [sp, #72]	@ 0x48
 801cdaa:	2800      	cmp	r0, #0
 801cdac:	d1db      	bne.n	801cd66 <_strtod_l+0x736>
 801cdae:	e659      	b.n	801ca64 <_strtod_l+0x434>
 801cdb0:	f1b8 0f00 	cmp.w	r8, #0
 801cdb4:	dd07      	ble.n	801cdc6 <_strtod_l+0x796>
 801cdb6:	4631      	mov	r1, r6
 801cdb8:	9805      	ldr	r0, [sp, #20]
 801cdba:	4642      	mov	r2, r8
 801cdbc:	f7ff f9c6 	bl	801c14c <__lshift>
 801cdc0:	4606      	mov	r6, r0
 801cdc2:	2800      	cmp	r0, #0
 801cdc4:	d0d9      	beq.n	801cd7a <_strtod_l+0x74a>
 801cdc6:	f1b9 0f00 	cmp.w	r9, #0
 801cdca:	dd08      	ble.n	801cdde <_strtod_l+0x7ae>
 801cdcc:	4629      	mov	r1, r5
 801cdce:	9805      	ldr	r0, [sp, #20]
 801cdd0:	464a      	mov	r2, r9
 801cdd2:	f7ff f9bb 	bl	801c14c <__lshift>
 801cdd6:	4605      	mov	r5, r0
 801cdd8:	2800      	cmp	r0, #0
 801cdda:	f43f ae43 	beq.w	801ca64 <_strtod_l+0x434>
 801cdde:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cde0:	9805      	ldr	r0, [sp, #20]
 801cde2:	4632      	mov	r2, r6
 801cde4:	f7ff fa3a 	bl	801c25c <__mdiff>
 801cde8:	4604      	mov	r4, r0
 801cdea:	2800      	cmp	r0, #0
 801cdec:	f43f ae3a 	beq.w	801ca64 <_strtod_l+0x434>
 801cdf0:	2300      	movs	r3, #0
 801cdf2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801cdf6:	60c3      	str	r3, [r0, #12]
 801cdf8:	4629      	mov	r1, r5
 801cdfa:	f7ff fa13 	bl	801c224 <__mcmp>
 801cdfe:	2800      	cmp	r0, #0
 801ce00:	da4c      	bge.n	801ce9c <_strtod_l+0x86c>
 801ce02:	ea58 080a 	orrs.w	r8, r8, sl
 801ce06:	d172      	bne.n	801ceee <_strtod_l+0x8be>
 801ce08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801ce0c:	2b00      	cmp	r3, #0
 801ce0e:	d16e      	bne.n	801ceee <_strtod_l+0x8be>
 801ce10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ce14:	0d1b      	lsrs	r3, r3, #20
 801ce16:	051b      	lsls	r3, r3, #20
 801ce18:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ce1c:	d967      	bls.n	801ceee <_strtod_l+0x8be>
 801ce1e:	6963      	ldr	r3, [r4, #20]
 801ce20:	b913      	cbnz	r3, 801ce28 <_strtod_l+0x7f8>
 801ce22:	6923      	ldr	r3, [r4, #16]
 801ce24:	2b01      	cmp	r3, #1
 801ce26:	dd62      	ble.n	801ceee <_strtod_l+0x8be>
 801ce28:	4621      	mov	r1, r4
 801ce2a:	2201      	movs	r2, #1
 801ce2c:	9805      	ldr	r0, [sp, #20]
 801ce2e:	f7ff f98d 	bl	801c14c <__lshift>
 801ce32:	4629      	mov	r1, r5
 801ce34:	4604      	mov	r4, r0
 801ce36:	f7ff f9f5 	bl	801c224 <__mcmp>
 801ce3a:	2800      	cmp	r0, #0
 801ce3c:	dd57      	ble.n	801ceee <_strtod_l+0x8be>
 801ce3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ce42:	9a06      	ldr	r2, [sp, #24]
 801ce44:	0d1b      	lsrs	r3, r3, #20
 801ce46:	051b      	lsls	r3, r3, #20
 801ce48:	2a00      	cmp	r2, #0
 801ce4a:	d06e      	beq.n	801cf2a <_strtod_l+0x8fa>
 801ce4c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ce50:	d86b      	bhi.n	801cf2a <_strtod_l+0x8fa>
 801ce52:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801ce56:	f67f ae99 	bls.w	801cb8c <_strtod_l+0x55c>
 801ce5a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801ce88 <_strtod_l+0x858>
 801ce5e:	ec4b ab16 	vmov	d6, sl, fp
 801ce62:	4b0d      	ldr	r3, [pc, #52]	@ (801ce98 <_strtod_l+0x868>)
 801ce64:	ee26 7b07 	vmul.f64	d7, d6, d7
 801ce68:	ee17 2a90 	vmov	r2, s15
 801ce6c:	4013      	ands	r3, r2
 801ce6e:	ec5b ab17 	vmov	sl, fp, d7
 801ce72:	2b00      	cmp	r3, #0
 801ce74:	f47f ae01 	bne.w	801ca7a <_strtod_l+0x44a>
 801ce78:	9a05      	ldr	r2, [sp, #20]
 801ce7a:	2322      	movs	r3, #34	@ 0x22
 801ce7c:	6013      	str	r3, [r2, #0]
 801ce7e:	e5fc      	b.n	801ca7a <_strtod_l+0x44a>
 801ce80:	ffc00000 	.word	0xffc00000
 801ce84:	41dfffff 	.word	0x41dfffff
 801ce88:	00000000 	.word	0x00000000
 801ce8c:	39500000 	.word	0x39500000
 801ce90:	0801f848 	.word	0x0801f848
 801ce94:	fffffc02 	.word	0xfffffc02
 801ce98:	7ff00000 	.word	0x7ff00000
 801ce9c:	46d9      	mov	r9, fp
 801ce9e:	d15d      	bne.n	801cf5c <_strtod_l+0x92c>
 801cea0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cea4:	f1b8 0f00 	cmp.w	r8, #0
 801cea8:	d02a      	beq.n	801cf00 <_strtod_l+0x8d0>
 801ceaa:	4aa9      	ldr	r2, [pc, #676]	@ (801d150 <_strtod_l+0xb20>)
 801ceac:	4293      	cmp	r3, r2
 801ceae:	d12a      	bne.n	801cf06 <_strtod_l+0x8d6>
 801ceb0:	9b06      	ldr	r3, [sp, #24]
 801ceb2:	4652      	mov	r2, sl
 801ceb4:	b1fb      	cbz	r3, 801cef6 <_strtod_l+0x8c6>
 801ceb6:	4ba7      	ldr	r3, [pc, #668]	@ (801d154 <_strtod_l+0xb24>)
 801ceb8:	ea0b 0303 	and.w	r3, fp, r3
 801cebc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801cec0:	f04f 31ff 	mov.w	r1, #4294967295
 801cec4:	d81a      	bhi.n	801cefc <_strtod_l+0x8cc>
 801cec6:	0d1b      	lsrs	r3, r3, #20
 801cec8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801cecc:	fa01 f303 	lsl.w	r3, r1, r3
 801ced0:	429a      	cmp	r2, r3
 801ced2:	d118      	bne.n	801cf06 <_strtod_l+0x8d6>
 801ced4:	4ba0      	ldr	r3, [pc, #640]	@ (801d158 <_strtod_l+0xb28>)
 801ced6:	4599      	cmp	r9, r3
 801ced8:	d102      	bne.n	801cee0 <_strtod_l+0x8b0>
 801ceda:	3201      	adds	r2, #1
 801cedc:	f43f adc2 	beq.w	801ca64 <_strtod_l+0x434>
 801cee0:	4b9c      	ldr	r3, [pc, #624]	@ (801d154 <_strtod_l+0xb24>)
 801cee2:	ea09 0303 	and.w	r3, r9, r3
 801cee6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801ceea:	f04f 0a00 	mov.w	sl, #0
 801ceee:	9b06      	ldr	r3, [sp, #24]
 801cef0:	2b00      	cmp	r3, #0
 801cef2:	d1b2      	bne.n	801ce5a <_strtod_l+0x82a>
 801cef4:	e5c1      	b.n	801ca7a <_strtod_l+0x44a>
 801cef6:	f04f 33ff 	mov.w	r3, #4294967295
 801cefa:	e7e9      	b.n	801ced0 <_strtod_l+0x8a0>
 801cefc:	460b      	mov	r3, r1
 801cefe:	e7e7      	b.n	801ced0 <_strtod_l+0x8a0>
 801cf00:	ea53 030a 	orrs.w	r3, r3, sl
 801cf04:	d09b      	beq.n	801ce3e <_strtod_l+0x80e>
 801cf06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801cf08:	b1c3      	cbz	r3, 801cf3c <_strtod_l+0x90c>
 801cf0a:	ea13 0f09 	tst.w	r3, r9
 801cf0e:	d0ee      	beq.n	801ceee <_strtod_l+0x8be>
 801cf10:	9a06      	ldr	r2, [sp, #24]
 801cf12:	4650      	mov	r0, sl
 801cf14:	4659      	mov	r1, fp
 801cf16:	f1b8 0f00 	cmp.w	r8, #0
 801cf1a:	d013      	beq.n	801cf44 <_strtod_l+0x914>
 801cf1c:	f7ff fb6d 	bl	801c5fa <sulp>
 801cf20:	ee39 7b00 	vadd.f64	d7, d9, d0
 801cf24:	ec5b ab17 	vmov	sl, fp, d7
 801cf28:	e7e1      	b.n	801ceee <_strtod_l+0x8be>
 801cf2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801cf2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801cf32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801cf36:	f04f 3aff 	mov.w	sl, #4294967295
 801cf3a:	e7d8      	b.n	801ceee <_strtod_l+0x8be>
 801cf3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801cf3e:	ea13 0f0a 	tst.w	r3, sl
 801cf42:	e7e4      	b.n	801cf0e <_strtod_l+0x8de>
 801cf44:	f7ff fb59 	bl	801c5fa <sulp>
 801cf48:	ee39 0b40 	vsub.f64	d0, d9, d0
 801cf4c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801cf50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf54:	ec5b ab10 	vmov	sl, fp, d0
 801cf58:	d1c9      	bne.n	801ceee <_strtod_l+0x8be>
 801cf5a:	e617      	b.n	801cb8c <_strtod_l+0x55c>
 801cf5c:	4629      	mov	r1, r5
 801cf5e:	4620      	mov	r0, r4
 801cf60:	f7ff fad8 	bl	801c514 <__ratio>
 801cf64:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801cf68:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801cf6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf70:	d85d      	bhi.n	801d02e <_strtod_l+0x9fe>
 801cf72:	f1b8 0f00 	cmp.w	r8, #0
 801cf76:	d164      	bne.n	801d042 <_strtod_l+0xa12>
 801cf78:	f1ba 0f00 	cmp.w	sl, #0
 801cf7c:	d14b      	bne.n	801d016 <_strtod_l+0x9e6>
 801cf7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cf82:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801cf86:	2b00      	cmp	r3, #0
 801cf88:	d160      	bne.n	801d04c <_strtod_l+0xa1c>
 801cf8a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801cf8e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801cf92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf96:	d401      	bmi.n	801cf9c <_strtod_l+0x96c>
 801cf98:	ee20 8b08 	vmul.f64	d8, d0, d8
 801cf9c:	eeb1 ab48 	vneg.f64	d10, d8
 801cfa0:	486c      	ldr	r0, [pc, #432]	@ (801d154 <_strtod_l+0xb24>)
 801cfa2:	496e      	ldr	r1, [pc, #440]	@ (801d15c <_strtod_l+0xb2c>)
 801cfa4:	ea09 0700 	and.w	r7, r9, r0
 801cfa8:	428f      	cmp	r7, r1
 801cfaa:	ec53 2b1a 	vmov	r2, r3, d10
 801cfae:	d17d      	bne.n	801d0ac <_strtod_l+0xa7c>
 801cfb0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801cfb4:	ec4b ab1c 	vmov	d12, sl, fp
 801cfb8:	eeb0 0b4c 	vmov.f64	d0, d12
 801cfbc:	f7ff f9e2 	bl	801c384 <__ulp>
 801cfc0:	4864      	ldr	r0, [pc, #400]	@ (801d154 <_strtod_l+0xb24>)
 801cfc2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801cfc6:	ee1c 3a90 	vmov	r3, s25
 801cfca:	4a65      	ldr	r2, [pc, #404]	@ (801d160 <_strtod_l+0xb30>)
 801cfcc:	ea03 0100 	and.w	r1, r3, r0
 801cfd0:	4291      	cmp	r1, r2
 801cfd2:	ec5b ab1c 	vmov	sl, fp, d12
 801cfd6:	d93c      	bls.n	801d052 <_strtod_l+0xa22>
 801cfd8:	ee19 2a90 	vmov	r2, s19
 801cfdc:	4b5e      	ldr	r3, [pc, #376]	@ (801d158 <_strtod_l+0xb28>)
 801cfde:	429a      	cmp	r2, r3
 801cfe0:	d104      	bne.n	801cfec <_strtod_l+0x9bc>
 801cfe2:	ee19 3a10 	vmov	r3, s18
 801cfe6:	3301      	adds	r3, #1
 801cfe8:	f43f ad3c 	beq.w	801ca64 <_strtod_l+0x434>
 801cfec:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801d158 <_strtod_l+0xb28>
 801cff0:	f04f 3aff 	mov.w	sl, #4294967295
 801cff4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cff6:	9805      	ldr	r0, [sp, #20]
 801cff8:	f7fe fe98 	bl	801bd2c <_Bfree>
 801cffc:	9805      	ldr	r0, [sp, #20]
 801cffe:	4631      	mov	r1, r6
 801d000:	f7fe fe94 	bl	801bd2c <_Bfree>
 801d004:	9805      	ldr	r0, [sp, #20]
 801d006:	4629      	mov	r1, r5
 801d008:	f7fe fe90 	bl	801bd2c <_Bfree>
 801d00c:	9805      	ldr	r0, [sp, #20]
 801d00e:	4621      	mov	r1, r4
 801d010:	f7fe fe8c 	bl	801bd2c <_Bfree>
 801d014:	e627      	b.n	801cc66 <_strtod_l+0x636>
 801d016:	f1ba 0f01 	cmp.w	sl, #1
 801d01a:	d103      	bne.n	801d024 <_strtod_l+0x9f4>
 801d01c:	f1bb 0f00 	cmp.w	fp, #0
 801d020:	f43f adb4 	beq.w	801cb8c <_strtod_l+0x55c>
 801d024:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d028:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d02c:	e7b8      	b.n	801cfa0 <_strtod_l+0x970>
 801d02e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d032:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d036:	f1b8 0f00 	cmp.w	r8, #0
 801d03a:	d0af      	beq.n	801cf9c <_strtod_l+0x96c>
 801d03c:	eeb0 ab48 	vmov.f64	d10, d8
 801d040:	e7ae      	b.n	801cfa0 <_strtod_l+0x970>
 801d042:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801d046:	eeb0 8b4a 	vmov.f64	d8, d10
 801d04a:	e7a9      	b.n	801cfa0 <_strtod_l+0x970>
 801d04c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d050:	e7a6      	b.n	801cfa0 <_strtod_l+0x970>
 801d052:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801d056:	9b06      	ldr	r3, [sp, #24]
 801d058:	46d9      	mov	r9, fp
 801d05a:	2b00      	cmp	r3, #0
 801d05c:	d1ca      	bne.n	801cff4 <_strtod_l+0x9c4>
 801d05e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d062:	0d1b      	lsrs	r3, r3, #20
 801d064:	051b      	lsls	r3, r3, #20
 801d066:	429f      	cmp	r7, r3
 801d068:	d1c4      	bne.n	801cff4 <_strtod_l+0x9c4>
 801d06a:	ec51 0b18 	vmov	r0, r1, d8
 801d06e:	f7e3 fb8b 	bl	8000788 <__aeabi_d2lz>
 801d072:	f7e3 fb43 	bl	80006fc <__aeabi_l2d>
 801d076:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801d07a:	ec41 0b17 	vmov	d7, r0, r1
 801d07e:	ea49 090a 	orr.w	r9, r9, sl
 801d082:	ea59 0908 	orrs.w	r9, r9, r8
 801d086:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d08a:	d03c      	beq.n	801d106 <_strtod_l+0xad6>
 801d08c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d138 <_strtod_l+0xb08>
 801d090:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d098:	f53f acef 	bmi.w	801ca7a <_strtod_l+0x44a>
 801d09c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801d140 <_strtod_l+0xb10>
 801d0a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d0a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0a8:	dda4      	ble.n	801cff4 <_strtod_l+0x9c4>
 801d0aa:	e4e6      	b.n	801ca7a <_strtod_l+0x44a>
 801d0ac:	9906      	ldr	r1, [sp, #24]
 801d0ae:	b1e1      	cbz	r1, 801d0ea <_strtod_l+0xaba>
 801d0b0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801d0b4:	d819      	bhi.n	801d0ea <_strtod_l+0xaba>
 801d0b6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801d0ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0be:	d811      	bhi.n	801d0e4 <_strtod_l+0xab4>
 801d0c0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801d0c4:	ee18 3a10 	vmov	r3, s16
 801d0c8:	2b01      	cmp	r3, #1
 801d0ca:	bf38      	it	cc
 801d0cc:	2301      	movcc	r3, #1
 801d0ce:	ee08 3a10 	vmov	s16, r3
 801d0d2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801d0d6:	f1b8 0f00 	cmp.w	r8, #0
 801d0da:	d111      	bne.n	801d100 <_strtod_l+0xad0>
 801d0dc:	eeb1 7b48 	vneg.f64	d7, d8
 801d0e0:	ec53 2b17 	vmov	r2, r3, d7
 801d0e4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801d0e8:	1bcb      	subs	r3, r1, r7
 801d0ea:	eeb0 0b49 	vmov.f64	d0, d9
 801d0ee:	ec43 2b1a 	vmov	d10, r2, r3
 801d0f2:	f7ff f947 	bl	801c384 <__ulp>
 801d0f6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801d0fa:	ec5b ab19 	vmov	sl, fp, d9
 801d0fe:	e7aa      	b.n	801d056 <_strtod_l+0xa26>
 801d100:	eeb0 7b48 	vmov.f64	d7, d8
 801d104:	e7ec      	b.n	801d0e0 <_strtod_l+0xab0>
 801d106:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d148 <_strtod_l+0xb18>
 801d10a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d112:	f57f af6f 	bpl.w	801cff4 <_strtod_l+0x9c4>
 801d116:	e4b0      	b.n	801ca7a <_strtod_l+0x44a>
 801d118:	2300      	movs	r3, #0
 801d11a:	9308      	str	r3, [sp, #32]
 801d11c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801d11e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d120:	6013      	str	r3, [r2, #0]
 801d122:	f7ff bac4 	b.w	801c6ae <_strtod_l+0x7e>
 801d126:	2a65      	cmp	r2, #101	@ 0x65
 801d128:	f43f abbf 	beq.w	801c8aa <_strtod_l+0x27a>
 801d12c:	2a45      	cmp	r2, #69	@ 0x45
 801d12e:	f43f abbc 	beq.w	801c8aa <_strtod_l+0x27a>
 801d132:	2101      	movs	r1, #1
 801d134:	f7ff bbf4 	b.w	801c920 <_strtod_l+0x2f0>
 801d138:	94a03595 	.word	0x94a03595
 801d13c:	3fdfffff 	.word	0x3fdfffff
 801d140:	35afe535 	.word	0x35afe535
 801d144:	3fe00000 	.word	0x3fe00000
 801d148:	94a03595 	.word	0x94a03595
 801d14c:	3fcfffff 	.word	0x3fcfffff
 801d150:	000fffff 	.word	0x000fffff
 801d154:	7ff00000 	.word	0x7ff00000
 801d158:	7fefffff 	.word	0x7fefffff
 801d15c:	7fe00000 	.word	0x7fe00000
 801d160:	7c9fffff 	.word	0x7c9fffff

0801d164 <_strtod_r>:
 801d164:	4b01      	ldr	r3, [pc, #4]	@ (801d16c <_strtod_r+0x8>)
 801d166:	f7ff ba63 	b.w	801c630 <_strtod_l>
 801d16a:	bf00      	nop
 801d16c:	24000070 	.word	0x24000070

0801d170 <__ssputs_r>:
 801d170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d174:	688e      	ldr	r6, [r1, #8]
 801d176:	461f      	mov	r7, r3
 801d178:	42be      	cmp	r6, r7
 801d17a:	680b      	ldr	r3, [r1, #0]
 801d17c:	4682      	mov	sl, r0
 801d17e:	460c      	mov	r4, r1
 801d180:	4690      	mov	r8, r2
 801d182:	d82d      	bhi.n	801d1e0 <__ssputs_r+0x70>
 801d184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d188:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d18c:	d026      	beq.n	801d1dc <__ssputs_r+0x6c>
 801d18e:	6965      	ldr	r5, [r4, #20]
 801d190:	6909      	ldr	r1, [r1, #16]
 801d192:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d196:	eba3 0901 	sub.w	r9, r3, r1
 801d19a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d19e:	1c7b      	adds	r3, r7, #1
 801d1a0:	444b      	add	r3, r9
 801d1a2:	106d      	asrs	r5, r5, #1
 801d1a4:	429d      	cmp	r5, r3
 801d1a6:	bf38      	it	cc
 801d1a8:	461d      	movcc	r5, r3
 801d1aa:	0553      	lsls	r3, r2, #21
 801d1ac:	d527      	bpl.n	801d1fe <__ssputs_r+0x8e>
 801d1ae:	4629      	mov	r1, r5
 801d1b0:	f7fe fcf0 	bl	801bb94 <_malloc_r>
 801d1b4:	4606      	mov	r6, r0
 801d1b6:	b360      	cbz	r0, 801d212 <__ssputs_r+0xa2>
 801d1b8:	6921      	ldr	r1, [r4, #16]
 801d1ba:	464a      	mov	r2, r9
 801d1bc:	f7fd fe79 	bl	801aeb2 <memcpy>
 801d1c0:	89a3      	ldrh	r3, [r4, #12]
 801d1c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d1c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d1ca:	81a3      	strh	r3, [r4, #12]
 801d1cc:	6126      	str	r6, [r4, #16]
 801d1ce:	6165      	str	r5, [r4, #20]
 801d1d0:	444e      	add	r6, r9
 801d1d2:	eba5 0509 	sub.w	r5, r5, r9
 801d1d6:	6026      	str	r6, [r4, #0]
 801d1d8:	60a5      	str	r5, [r4, #8]
 801d1da:	463e      	mov	r6, r7
 801d1dc:	42be      	cmp	r6, r7
 801d1de:	d900      	bls.n	801d1e2 <__ssputs_r+0x72>
 801d1e0:	463e      	mov	r6, r7
 801d1e2:	6820      	ldr	r0, [r4, #0]
 801d1e4:	4632      	mov	r2, r6
 801d1e6:	4641      	mov	r1, r8
 801d1e8:	f000 fefb 	bl	801dfe2 <memmove>
 801d1ec:	68a3      	ldr	r3, [r4, #8]
 801d1ee:	1b9b      	subs	r3, r3, r6
 801d1f0:	60a3      	str	r3, [r4, #8]
 801d1f2:	6823      	ldr	r3, [r4, #0]
 801d1f4:	4433      	add	r3, r6
 801d1f6:	6023      	str	r3, [r4, #0]
 801d1f8:	2000      	movs	r0, #0
 801d1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d1fe:	462a      	mov	r2, r5
 801d200:	f001 fad3 	bl	801e7aa <_realloc_r>
 801d204:	4606      	mov	r6, r0
 801d206:	2800      	cmp	r0, #0
 801d208:	d1e0      	bne.n	801d1cc <__ssputs_r+0x5c>
 801d20a:	6921      	ldr	r1, [r4, #16]
 801d20c:	4650      	mov	r0, sl
 801d20e:	f7fe fc4d 	bl	801baac <_free_r>
 801d212:	230c      	movs	r3, #12
 801d214:	f8ca 3000 	str.w	r3, [sl]
 801d218:	89a3      	ldrh	r3, [r4, #12]
 801d21a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d21e:	81a3      	strh	r3, [r4, #12]
 801d220:	f04f 30ff 	mov.w	r0, #4294967295
 801d224:	e7e9      	b.n	801d1fa <__ssputs_r+0x8a>
	...

0801d228 <_svfiprintf_r>:
 801d228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d22c:	4698      	mov	r8, r3
 801d22e:	898b      	ldrh	r3, [r1, #12]
 801d230:	061b      	lsls	r3, r3, #24
 801d232:	b09d      	sub	sp, #116	@ 0x74
 801d234:	4607      	mov	r7, r0
 801d236:	460d      	mov	r5, r1
 801d238:	4614      	mov	r4, r2
 801d23a:	d510      	bpl.n	801d25e <_svfiprintf_r+0x36>
 801d23c:	690b      	ldr	r3, [r1, #16]
 801d23e:	b973      	cbnz	r3, 801d25e <_svfiprintf_r+0x36>
 801d240:	2140      	movs	r1, #64	@ 0x40
 801d242:	f7fe fca7 	bl	801bb94 <_malloc_r>
 801d246:	6028      	str	r0, [r5, #0]
 801d248:	6128      	str	r0, [r5, #16]
 801d24a:	b930      	cbnz	r0, 801d25a <_svfiprintf_r+0x32>
 801d24c:	230c      	movs	r3, #12
 801d24e:	603b      	str	r3, [r7, #0]
 801d250:	f04f 30ff 	mov.w	r0, #4294967295
 801d254:	b01d      	add	sp, #116	@ 0x74
 801d256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d25a:	2340      	movs	r3, #64	@ 0x40
 801d25c:	616b      	str	r3, [r5, #20]
 801d25e:	2300      	movs	r3, #0
 801d260:	9309      	str	r3, [sp, #36]	@ 0x24
 801d262:	2320      	movs	r3, #32
 801d264:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d268:	f8cd 800c 	str.w	r8, [sp, #12]
 801d26c:	2330      	movs	r3, #48	@ 0x30
 801d26e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d40c <_svfiprintf_r+0x1e4>
 801d272:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d276:	f04f 0901 	mov.w	r9, #1
 801d27a:	4623      	mov	r3, r4
 801d27c:	469a      	mov	sl, r3
 801d27e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d282:	b10a      	cbz	r2, 801d288 <_svfiprintf_r+0x60>
 801d284:	2a25      	cmp	r2, #37	@ 0x25
 801d286:	d1f9      	bne.n	801d27c <_svfiprintf_r+0x54>
 801d288:	ebba 0b04 	subs.w	fp, sl, r4
 801d28c:	d00b      	beq.n	801d2a6 <_svfiprintf_r+0x7e>
 801d28e:	465b      	mov	r3, fp
 801d290:	4622      	mov	r2, r4
 801d292:	4629      	mov	r1, r5
 801d294:	4638      	mov	r0, r7
 801d296:	f7ff ff6b 	bl	801d170 <__ssputs_r>
 801d29a:	3001      	adds	r0, #1
 801d29c:	f000 80a7 	beq.w	801d3ee <_svfiprintf_r+0x1c6>
 801d2a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d2a2:	445a      	add	r2, fp
 801d2a4:	9209      	str	r2, [sp, #36]	@ 0x24
 801d2a6:	f89a 3000 	ldrb.w	r3, [sl]
 801d2aa:	2b00      	cmp	r3, #0
 801d2ac:	f000 809f 	beq.w	801d3ee <_svfiprintf_r+0x1c6>
 801d2b0:	2300      	movs	r3, #0
 801d2b2:	f04f 32ff 	mov.w	r2, #4294967295
 801d2b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d2ba:	f10a 0a01 	add.w	sl, sl, #1
 801d2be:	9304      	str	r3, [sp, #16]
 801d2c0:	9307      	str	r3, [sp, #28]
 801d2c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d2c6:	931a      	str	r3, [sp, #104]	@ 0x68
 801d2c8:	4654      	mov	r4, sl
 801d2ca:	2205      	movs	r2, #5
 801d2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d2d0:	484e      	ldr	r0, [pc, #312]	@ (801d40c <_svfiprintf_r+0x1e4>)
 801d2d2:	f7e3 f82d 	bl	8000330 <memchr>
 801d2d6:	9a04      	ldr	r2, [sp, #16]
 801d2d8:	b9d8      	cbnz	r0, 801d312 <_svfiprintf_r+0xea>
 801d2da:	06d0      	lsls	r0, r2, #27
 801d2dc:	bf44      	itt	mi
 801d2de:	2320      	movmi	r3, #32
 801d2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d2e4:	0711      	lsls	r1, r2, #28
 801d2e6:	bf44      	itt	mi
 801d2e8:	232b      	movmi	r3, #43	@ 0x2b
 801d2ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d2ee:	f89a 3000 	ldrb.w	r3, [sl]
 801d2f2:	2b2a      	cmp	r3, #42	@ 0x2a
 801d2f4:	d015      	beq.n	801d322 <_svfiprintf_r+0xfa>
 801d2f6:	9a07      	ldr	r2, [sp, #28]
 801d2f8:	4654      	mov	r4, sl
 801d2fa:	2000      	movs	r0, #0
 801d2fc:	f04f 0c0a 	mov.w	ip, #10
 801d300:	4621      	mov	r1, r4
 801d302:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d306:	3b30      	subs	r3, #48	@ 0x30
 801d308:	2b09      	cmp	r3, #9
 801d30a:	d94b      	bls.n	801d3a4 <_svfiprintf_r+0x17c>
 801d30c:	b1b0      	cbz	r0, 801d33c <_svfiprintf_r+0x114>
 801d30e:	9207      	str	r2, [sp, #28]
 801d310:	e014      	b.n	801d33c <_svfiprintf_r+0x114>
 801d312:	eba0 0308 	sub.w	r3, r0, r8
 801d316:	fa09 f303 	lsl.w	r3, r9, r3
 801d31a:	4313      	orrs	r3, r2
 801d31c:	9304      	str	r3, [sp, #16]
 801d31e:	46a2      	mov	sl, r4
 801d320:	e7d2      	b.n	801d2c8 <_svfiprintf_r+0xa0>
 801d322:	9b03      	ldr	r3, [sp, #12]
 801d324:	1d19      	adds	r1, r3, #4
 801d326:	681b      	ldr	r3, [r3, #0]
 801d328:	9103      	str	r1, [sp, #12]
 801d32a:	2b00      	cmp	r3, #0
 801d32c:	bfbb      	ittet	lt
 801d32e:	425b      	neglt	r3, r3
 801d330:	f042 0202 	orrlt.w	r2, r2, #2
 801d334:	9307      	strge	r3, [sp, #28]
 801d336:	9307      	strlt	r3, [sp, #28]
 801d338:	bfb8      	it	lt
 801d33a:	9204      	strlt	r2, [sp, #16]
 801d33c:	7823      	ldrb	r3, [r4, #0]
 801d33e:	2b2e      	cmp	r3, #46	@ 0x2e
 801d340:	d10a      	bne.n	801d358 <_svfiprintf_r+0x130>
 801d342:	7863      	ldrb	r3, [r4, #1]
 801d344:	2b2a      	cmp	r3, #42	@ 0x2a
 801d346:	d132      	bne.n	801d3ae <_svfiprintf_r+0x186>
 801d348:	9b03      	ldr	r3, [sp, #12]
 801d34a:	1d1a      	adds	r2, r3, #4
 801d34c:	681b      	ldr	r3, [r3, #0]
 801d34e:	9203      	str	r2, [sp, #12]
 801d350:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d354:	3402      	adds	r4, #2
 801d356:	9305      	str	r3, [sp, #20]
 801d358:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d41c <_svfiprintf_r+0x1f4>
 801d35c:	7821      	ldrb	r1, [r4, #0]
 801d35e:	2203      	movs	r2, #3
 801d360:	4650      	mov	r0, sl
 801d362:	f7e2 ffe5 	bl	8000330 <memchr>
 801d366:	b138      	cbz	r0, 801d378 <_svfiprintf_r+0x150>
 801d368:	9b04      	ldr	r3, [sp, #16]
 801d36a:	eba0 000a 	sub.w	r0, r0, sl
 801d36e:	2240      	movs	r2, #64	@ 0x40
 801d370:	4082      	lsls	r2, r0
 801d372:	4313      	orrs	r3, r2
 801d374:	3401      	adds	r4, #1
 801d376:	9304      	str	r3, [sp, #16]
 801d378:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d37c:	4824      	ldr	r0, [pc, #144]	@ (801d410 <_svfiprintf_r+0x1e8>)
 801d37e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d382:	2206      	movs	r2, #6
 801d384:	f7e2 ffd4 	bl	8000330 <memchr>
 801d388:	2800      	cmp	r0, #0
 801d38a:	d036      	beq.n	801d3fa <_svfiprintf_r+0x1d2>
 801d38c:	4b21      	ldr	r3, [pc, #132]	@ (801d414 <_svfiprintf_r+0x1ec>)
 801d38e:	bb1b      	cbnz	r3, 801d3d8 <_svfiprintf_r+0x1b0>
 801d390:	9b03      	ldr	r3, [sp, #12]
 801d392:	3307      	adds	r3, #7
 801d394:	f023 0307 	bic.w	r3, r3, #7
 801d398:	3308      	adds	r3, #8
 801d39a:	9303      	str	r3, [sp, #12]
 801d39c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d39e:	4433      	add	r3, r6
 801d3a0:	9309      	str	r3, [sp, #36]	@ 0x24
 801d3a2:	e76a      	b.n	801d27a <_svfiprintf_r+0x52>
 801d3a4:	fb0c 3202 	mla	r2, ip, r2, r3
 801d3a8:	460c      	mov	r4, r1
 801d3aa:	2001      	movs	r0, #1
 801d3ac:	e7a8      	b.n	801d300 <_svfiprintf_r+0xd8>
 801d3ae:	2300      	movs	r3, #0
 801d3b0:	3401      	adds	r4, #1
 801d3b2:	9305      	str	r3, [sp, #20]
 801d3b4:	4619      	mov	r1, r3
 801d3b6:	f04f 0c0a 	mov.w	ip, #10
 801d3ba:	4620      	mov	r0, r4
 801d3bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d3c0:	3a30      	subs	r2, #48	@ 0x30
 801d3c2:	2a09      	cmp	r2, #9
 801d3c4:	d903      	bls.n	801d3ce <_svfiprintf_r+0x1a6>
 801d3c6:	2b00      	cmp	r3, #0
 801d3c8:	d0c6      	beq.n	801d358 <_svfiprintf_r+0x130>
 801d3ca:	9105      	str	r1, [sp, #20]
 801d3cc:	e7c4      	b.n	801d358 <_svfiprintf_r+0x130>
 801d3ce:	fb0c 2101 	mla	r1, ip, r1, r2
 801d3d2:	4604      	mov	r4, r0
 801d3d4:	2301      	movs	r3, #1
 801d3d6:	e7f0      	b.n	801d3ba <_svfiprintf_r+0x192>
 801d3d8:	ab03      	add	r3, sp, #12
 801d3da:	9300      	str	r3, [sp, #0]
 801d3dc:	462a      	mov	r2, r5
 801d3de:	4b0e      	ldr	r3, [pc, #56]	@ (801d418 <_svfiprintf_r+0x1f0>)
 801d3e0:	a904      	add	r1, sp, #16
 801d3e2:	4638      	mov	r0, r7
 801d3e4:	f7fc fb48 	bl	8019a78 <_printf_float>
 801d3e8:	1c42      	adds	r2, r0, #1
 801d3ea:	4606      	mov	r6, r0
 801d3ec:	d1d6      	bne.n	801d39c <_svfiprintf_r+0x174>
 801d3ee:	89ab      	ldrh	r3, [r5, #12]
 801d3f0:	065b      	lsls	r3, r3, #25
 801d3f2:	f53f af2d 	bmi.w	801d250 <_svfiprintf_r+0x28>
 801d3f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d3f8:	e72c      	b.n	801d254 <_svfiprintf_r+0x2c>
 801d3fa:	ab03      	add	r3, sp, #12
 801d3fc:	9300      	str	r3, [sp, #0]
 801d3fe:	462a      	mov	r2, r5
 801d400:	4b05      	ldr	r3, [pc, #20]	@ (801d418 <_svfiprintf_r+0x1f0>)
 801d402:	a904      	add	r1, sp, #16
 801d404:	4638      	mov	r0, r7
 801d406:	f7fc fdbf 	bl	8019f88 <_printf_i>
 801d40a:	e7ed      	b.n	801d3e8 <_svfiprintf_r+0x1c0>
 801d40c:	0801f650 	.word	0x0801f650
 801d410:	0801f65a 	.word	0x0801f65a
 801d414:	08019a79 	.word	0x08019a79
 801d418:	0801d171 	.word	0x0801d171
 801d41c:	0801f656 	.word	0x0801f656

0801d420 <_sungetc_r>:
 801d420:	b538      	push	{r3, r4, r5, lr}
 801d422:	1c4b      	adds	r3, r1, #1
 801d424:	4614      	mov	r4, r2
 801d426:	d103      	bne.n	801d430 <_sungetc_r+0x10>
 801d428:	f04f 35ff 	mov.w	r5, #4294967295
 801d42c:	4628      	mov	r0, r5
 801d42e:	bd38      	pop	{r3, r4, r5, pc}
 801d430:	8993      	ldrh	r3, [r2, #12]
 801d432:	f023 0320 	bic.w	r3, r3, #32
 801d436:	8193      	strh	r3, [r2, #12]
 801d438:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d43a:	6852      	ldr	r2, [r2, #4]
 801d43c:	b2cd      	uxtb	r5, r1
 801d43e:	b18b      	cbz	r3, 801d464 <_sungetc_r+0x44>
 801d440:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801d442:	4293      	cmp	r3, r2
 801d444:	dd08      	ble.n	801d458 <_sungetc_r+0x38>
 801d446:	6823      	ldr	r3, [r4, #0]
 801d448:	1e5a      	subs	r2, r3, #1
 801d44a:	6022      	str	r2, [r4, #0]
 801d44c:	f803 5c01 	strb.w	r5, [r3, #-1]
 801d450:	6863      	ldr	r3, [r4, #4]
 801d452:	3301      	adds	r3, #1
 801d454:	6063      	str	r3, [r4, #4]
 801d456:	e7e9      	b.n	801d42c <_sungetc_r+0xc>
 801d458:	4621      	mov	r1, r4
 801d45a:	f000 fd88 	bl	801df6e <__submore>
 801d45e:	2800      	cmp	r0, #0
 801d460:	d0f1      	beq.n	801d446 <_sungetc_r+0x26>
 801d462:	e7e1      	b.n	801d428 <_sungetc_r+0x8>
 801d464:	6921      	ldr	r1, [r4, #16]
 801d466:	6823      	ldr	r3, [r4, #0]
 801d468:	b151      	cbz	r1, 801d480 <_sungetc_r+0x60>
 801d46a:	4299      	cmp	r1, r3
 801d46c:	d208      	bcs.n	801d480 <_sungetc_r+0x60>
 801d46e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801d472:	42a9      	cmp	r1, r5
 801d474:	d104      	bne.n	801d480 <_sungetc_r+0x60>
 801d476:	3b01      	subs	r3, #1
 801d478:	3201      	adds	r2, #1
 801d47a:	6023      	str	r3, [r4, #0]
 801d47c:	6062      	str	r2, [r4, #4]
 801d47e:	e7d5      	b.n	801d42c <_sungetc_r+0xc>
 801d480:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801d484:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d488:	6363      	str	r3, [r4, #52]	@ 0x34
 801d48a:	2303      	movs	r3, #3
 801d48c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801d48e:	4623      	mov	r3, r4
 801d490:	f803 5f46 	strb.w	r5, [r3, #70]!
 801d494:	6023      	str	r3, [r4, #0]
 801d496:	2301      	movs	r3, #1
 801d498:	e7dc      	b.n	801d454 <_sungetc_r+0x34>

0801d49a <__ssrefill_r>:
 801d49a:	b510      	push	{r4, lr}
 801d49c:	460c      	mov	r4, r1
 801d49e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801d4a0:	b169      	cbz	r1, 801d4be <__ssrefill_r+0x24>
 801d4a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d4a6:	4299      	cmp	r1, r3
 801d4a8:	d001      	beq.n	801d4ae <__ssrefill_r+0x14>
 801d4aa:	f7fe faff 	bl	801baac <_free_r>
 801d4ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d4b0:	6063      	str	r3, [r4, #4]
 801d4b2:	2000      	movs	r0, #0
 801d4b4:	6360      	str	r0, [r4, #52]	@ 0x34
 801d4b6:	b113      	cbz	r3, 801d4be <__ssrefill_r+0x24>
 801d4b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801d4ba:	6023      	str	r3, [r4, #0]
 801d4bc:	bd10      	pop	{r4, pc}
 801d4be:	6923      	ldr	r3, [r4, #16]
 801d4c0:	6023      	str	r3, [r4, #0]
 801d4c2:	2300      	movs	r3, #0
 801d4c4:	6063      	str	r3, [r4, #4]
 801d4c6:	89a3      	ldrh	r3, [r4, #12]
 801d4c8:	f043 0320 	orr.w	r3, r3, #32
 801d4cc:	81a3      	strh	r3, [r4, #12]
 801d4ce:	f04f 30ff 	mov.w	r0, #4294967295
 801d4d2:	e7f3      	b.n	801d4bc <__ssrefill_r+0x22>

0801d4d4 <__ssvfiscanf_r>:
 801d4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4d8:	460c      	mov	r4, r1
 801d4da:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801d4de:	2100      	movs	r1, #0
 801d4e0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801d4e4:	49a6      	ldr	r1, [pc, #664]	@ (801d780 <__ssvfiscanf_r+0x2ac>)
 801d4e6:	91a0      	str	r1, [sp, #640]	@ 0x280
 801d4e8:	f10d 0804 	add.w	r8, sp, #4
 801d4ec:	49a5      	ldr	r1, [pc, #660]	@ (801d784 <__ssvfiscanf_r+0x2b0>)
 801d4ee:	4fa6      	ldr	r7, [pc, #664]	@ (801d788 <__ssvfiscanf_r+0x2b4>)
 801d4f0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801d4f4:	4606      	mov	r6, r0
 801d4f6:	91a1      	str	r1, [sp, #644]	@ 0x284
 801d4f8:	9300      	str	r3, [sp, #0]
 801d4fa:	f892 9000 	ldrb.w	r9, [r2]
 801d4fe:	f1b9 0f00 	cmp.w	r9, #0
 801d502:	f000 8158 	beq.w	801d7b6 <__ssvfiscanf_r+0x2e2>
 801d506:	f817 3009 	ldrb.w	r3, [r7, r9]
 801d50a:	f013 0308 	ands.w	r3, r3, #8
 801d50e:	f102 0501 	add.w	r5, r2, #1
 801d512:	d019      	beq.n	801d548 <__ssvfiscanf_r+0x74>
 801d514:	6863      	ldr	r3, [r4, #4]
 801d516:	2b00      	cmp	r3, #0
 801d518:	dd0f      	ble.n	801d53a <__ssvfiscanf_r+0x66>
 801d51a:	6823      	ldr	r3, [r4, #0]
 801d51c:	781a      	ldrb	r2, [r3, #0]
 801d51e:	5cba      	ldrb	r2, [r7, r2]
 801d520:	0712      	lsls	r2, r2, #28
 801d522:	d401      	bmi.n	801d528 <__ssvfiscanf_r+0x54>
 801d524:	462a      	mov	r2, r5
 801d526:	e7e8      	b.n	801d4fa <__ssvfiscanf_r+0x26>
 801d528:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d52a:	3201      	adds	r2, #1
 801d52c:	9245      	str	r2, [sp, #276]	@ 0x114
 801d52e:	6862      	ldr	r2, [r4, #4]
 801d530:	3301      	adds	r3, #1
 801d532:	3a01      	subs	r2, #1
 801d534:	6062      	str	r2, [r4, #4]
 801d536:	6023      	str	r3, [r4, #0]
 801d538:	e7ec      	b.n	801d514 <__ssvfiscanf_r+0x40>
 801d53a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d53c:	4621      	mov	r1, r4
 801d53e:	4630      	mov	r0, r6
 801d540:	4798      	blx	r3
 801d542:	2800      	cmp	r0, #0
 801d544:	d0e9      	beq.n	801d51a <__ssvfiscanf_r+0x46>
 801d546:	e7ed      	b.n	801d524 <__ssvfiscanf_r+0x50>
 801d548:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801d54c:	f040 8085 	bne.w	801d65a <__ssvfiscanf_r+0x186>
 801d550:	9341      	str	r3, [sp, #260]	@ 0x104
 801d552:	9343      	str	r3, [sp, #268]	@ 0x10c
 801d554:	7853      	ldrb	r3, [r2, #1]
 801d556:	2b2a      	cmp	r3, #42	@ 0x2a
 801d558:	bf02      	ittt	eq
 801d55a:	2310      	moveq	r3, #16
 801d55c:	1c95      	addeq	r5, r2, #2
 801d55e:	9341      	streq	r3, [sp, #260]	@ 0x104
 801d560:	220a      	movs	r2, #10
 801d562:	46aa      	mov	sl, r5
 801d564:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801d568:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801d56c:	2b09      	cmp	r3, #9
 801d56e:	d91e      	bls.n	801d5ae <__ssvfiscanf_r+0xda>
 801d570:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801d78c <__ssvfiscanf_r+0x2b8>
 801d574:	2203      	movs	r2, #3
 801d576:	4658      	mov	r0, fp
 801d578:	f7e2 feda 	bl	8000330 <memchr>
 801d57c:	b138      	cbz	r0, 801d58e <__ssvfiscanf_r+0xba>
 801d57e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d580:	eba0 000b 	sub.w	r0, r0, fp
 801d584:	2301      	movs	r3, #1
 801d586:	4083      	lsls	r3, r0
 801d588:	4313      	orrs	r3, r2
 801d58a:	9341      	str	r3, [sp, #260]	@ 0x104
 801d58c:	4655      	mov	r5, sl
 801d58e:	f815 3b01 	ldrb.w	r3, [r5], #1
 801d592:	2b78      	cmp	r3, #120	@ 0x78
 801d594:	d806      	bhi.n	801d5a4 <__ssvfiscanf_r+0xd0>
 801d596:	2b57      	cmp	r3, #87	@ 0x57
 801d598:	d810      	bhi.n	801d5bc <__ssvfiscanf_r+0xe8>
 801d59a:	2b25      	cmp	r3, #37	@ 0x25
 801d59c:	d05d      	beq.n	801d65a <__ssvfiscanf_r+0x186>
 801d59e:	d857      	bhi.n	801d650 <__ssvfiscanf_r+0x17c>
 801d5a0:	2b00      	cmp	r3, #0
 801d5a2:	d075      	beq.n	801d690 <__ssvfiscanf_r+0x1bc>
 801d5a4:	2303      	movs	r3, #3
 801d5a6:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d5a8:	230a      	movs	r3, #10
 801d5aa:	9342      	str	r3, [sp, #264]	@ 0x108
 801d5ac:	e088      	b.n	801d6c0 <__ssvfiscanf_r+0x1ec>
 801d5ae:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801d5b0:	fb02 1103 	mla	r1, r2, r3, r1
 801d5b4:	3930      	subs	r1, #48	@ 0x30
 801d5b6:	9143      	str	r1, [sp, #268]	@ 0x10c
 801d5b8:	4655      	mov	r5, sl
 801d5ba:	e7d2      	b.n	801d562 <__ssvfiscanf_r+0x8e>
 801d5bc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801d5c0:	2a20      	cmp	r2, #32
 801d5c2:	d8ef      	bhi.n	801d5a4 <__ssvfiscanf_r+0xd0>
 801d5c4:	a101      	add	r1, pc, #4	@ (adr r1, 801d5cc <__ssvfiscanf_r+0xf8>)
 801d5c6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d5ca:	bf00      	nop
 801d5cc:	0801d69f 	.word	0x0801d69f
 801d5d0:	0801d5a5 	.word	0x0801d5a5
 801d5d4:	0801d5a5 	.word	0x0801d5a5
 801d5d8:	0801d6f9 	.word	0x0801d6f9
 801d5dc:	0801d5a5 	.word	0x0801d5a5
 801d5e0:	0801d5a5 	.word	0x0801d5a5
 801d5e4:	0801d5a5 	.word	0x0801d5a5
 801d5e8:	0801d5a5 	.word	0x0801d5a5
 801d5ec:	0801d5a5 	.word	0x0801d5a5
 801d5f0:	0801d5a5 	.word	0x0801d5a5
 801d5f4:	0801d5a5 	.word	0x0801d5a5
 801d5f8:	0801d70f 	.word	0x0801d70f
 801d5fc:	0801d6f5 	.word	0x0801d6f5
 801d600:	0801d657 	.word	0x0801d657
 801d604:	0801d657 	.word	0x0801d657
 801d608:	0801d657 	.word	0x0801d657
 801d60c:	0801d5a5 	.word	0x0801d5a5
 801d610:	0801d6b1 	.word	0x0801d6b1
 801d614:	0801d5a5 	.word	0x0801d5a5
 801d618:	0801d5a5 	.word	0x0801d5a5
 801d61c:	0801d5a5 	.word	0x0801d5a5
 801d620:	0801d5a5 	.word	0x0801d5a5
 801d624:	0801d71f 	.word	0x0801d71f
 801d628:	0801d6b9 	.word	0x0801d6b9
 801d62c:	0801d697 	.word	0x0801d697
 801d630:	0801d5a5 	.word	0x0801d5a5
 801d634:	0801d5a5 	.word	0x0801d5a5
 801d638:	0801d71b 	.word	0x0801d71b
 801d63c:	0801d5a5 	.word	0x0801d5a5
 801d640:	0801d6f5 	.word	0x0801d6f5
 801d644:	0801d5a5 	.word	0x0801d5a5
 801d648:	0801d5a5 	.word	0x0801d5a5
 801d64c:	0801d69f 	.word	0x0801d69f
 801d650:	3b45      	subs	r3, #69	@ 0x45
 801d652:	2b02      	cmp	r3, #2
 801d654:	d8a6      	bhi.n	801d5a4 <__ssvfiscanf_r+0xd0>
 801d656:	2305      	movs	r3, #5
 801d658:	e031      	b.n	801d6be <__ssvfiscanf_r+0x1ea>
 801d65a:	6863      	ldr	r3, [r4, #4]
 801d65c:	2b00      	cmp	r3, #0
 801d65e:	dd0d      	ble.n	801d67c <__ssvfiscanf_r+0x1a8>
 801d660:	6823      	ldr	r3, [r4, #0]
 801d662:	781a      	ldrb	r2, [r3, #0]
 801d664:	454a      	cmp	r2, r9
 801d666:	f040 80a6 	bne.w	801d7b6 <__ssvfiscanf_r+0x2e2>
 801d66a:	3301      	adds	r3, #1
 801d66c:	6862      	ldr	r2, [r4, #4]
 801d66e:	6023      	str	r3, [r4, #0]
 801d670:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801d672:	3a01      	subs	r2, #1
 801d674:	3301      	adds	r3, #1
 801d676:	6062      	str	r2, [r4, #4]
 801d678:	9345      	str	r3, [sp, #276]	@ 0x114
 801d67a:	e753      	b.n	801d524 <__ssvfiscanf_r+0x50>
 801d67c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d67e:	4621      	mov	r1, r4
 801d680:	4630      	mov	r0, r6
 801d682:	4798      	blx	r3
 801d684:	2800      	cmp	r0, #0
 801d686:	d0eb      	beq.n	801d660 <__ssvfiscanf_r+0x18c>
 801d688:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d68a:	2800      	cmp	r0, #0
 801d68c:	f040 808b 	bne.w	801d7a6 <__ssvfiscanf_r+0x2d2>
 801d690:	f04f 30ff 	mov.w	r0, #4294967295
 801d694:	e08b      	b.n	801d7ae <__ssvfiscanf_r+0x2da>
 801d696:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d698:	f042 0220 	orr.w	r2, r2, #32
 801d69c:	9241      	str	r2, [sp, #260]	@ 0x104
 801d69e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d6a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d6a4:	9241      	str	r2, [sp, #260]	@ 0x104
 801d6a6:	2210      	movs	r2, #16
 801d6a8:	2b6e      	cmp	r3, #110	@ 0x6e
 801d6aa:	9242      	str	r2, [sp, #264]	@ 0x108
 801d6ac:	d902      	bls.n	801d6b4 <__ssvfiscanf_r+0x1e0>
 801d6ae:	e005      	b.n	801d6bc <__ssvfiscanf_r+0x1e8>
 801d6b0:	2300      	movs	r3, #0
 801d6b2:	9342      	str	r3, [sp, #264]	@ 0x108
 801d6b4:	2303      	movs	r3, #3
 801d6b6:	e002      	b.n	801d6be <__ssvfiscanf_r+0x1ea>
 801d6b8:	2308      	movs	r3, #8
 801d6ba:	9342      	str	r3, [sp, #264]	@ 0x108
 801d6bc:	2304      	movs	r3, #4
 801d6be:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d6c0:	6863      	ldr	r3, [r4, #4]
 801d6c2:	2b00      	cmp	r3, #0
 801d6c4:	dd39      	ble.n	801d73a <__ssvfiscanf_r+0x266>
 801d6c6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d6c8:	0659      	lsls	r1, r3, #25
 801d6ca:	d404      	bmi.n	801d6d6 <__ssvfiscanf_r+0x202>
 801d6cc:	6823      	ldr	r3, [r4, #0]
 801d6ce:	781a      	ldrb	r2, [r3, #0]
 801d6d0:	5cba      	ldrb	r2, [r7, r2]
 801d6d2:	0712      	lsls	r2, r2, #28
 801d6d4:	d438      	bmi.n	801d748 <__ssvfiscanf_r+0x274>
 801d6d6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801d6d8:	2b02      	cmp	r3, #2
 801d6da:	dc47      	bgt.n	801d76c <__ssvfiscanf_r+0x298>
 801d6dc:	466b      	mov	r3, sp
 801d6de:	4622      	mov	r2, r4
 801d6e0:	a941      	add	r1, sp, #260	@ 0x104
 801d6e2:	4630      	mov	r0, r6
 801d6e4:	f000 f9ae 	bl	801da44 <_scanf_chars>
 801d6e8:	2801      	cmp	r0, #1
 801d6ea:	d064      	beq.n	801d7b6 <__ssvfiscanf_r+0x2e2>
 801d6ec:	2802      	cmp	r0, #2
 801d6ee:	f47f af19 	bne.w	801d524 <__ssvfiscanf_r+0x50>
 801d6f2:	e7c9      	b.n	801d688 <__ssvfiscanf_r+0x1b4>
 801d6f4:	220a      	movs	r2, #10
 801d6f6:	e7d7      	b.n	801d6a8 <__ssvfiscanf_r+0x1d4>
 801d6f8:	4629      	mov	r1, r5
 801d6fa:	4640      	mov	r0, r8
 801d6fc:	f000 fbfe 	bl	801defc <__sccl>
 801d700:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d702:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d706:	9341      	str	r3, [sp, #260]	@ 0x104
 801d708:	4605      	mov	r5, r0
 801d70a:	2301      	movs	r3, #1
 801d70c:	e7d7      	b.n	801d6be <__ssvfiscanf_r+0x1ea>
 801d70e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d714:	9341      	str	r3, [sp, #260]	@ 0x104
 801d716:	2300      	movs	r3, #0
 801d718:	e7d1      	b.n	801d6be <__ssvfiscanf_r+0x1ea>
 801d71a:	2302      	movs	r3, #2
 801d71c:	e7cf      	b.n	801d6be <__ssvfiscanf_r+0x1ea>
 801d71e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801d720:	06c3      	lsls	r3, r0, #27
 801d722:	f53f aeff 	bmi.w	801d524 <__ssvfiscanf_r+0x50>
 801d726:	9b00      	ldr	r3, [sp, #0]
 801d728:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d72a:	1d19      	adds	r1, r3, #4
 801d72c:	9100      	str	r1, [sp, #0]
 801d72e:	681b      	ldr	r3, [r3, #0]
 801d730:	07c0      	lsls	r0, r0, #31
 801d732:	bf4c      	ite	mi
 801d734:	801a      	strhmi	r2, [r3, #0]
 801d736:	601a      	strpl	r2, [r3, #0]
 801d738:	e6f4      	b.n	801d524 <__ssvfiscanf_r+0x50>
 801d73a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d73c:	4621      	mov	r1, r4
 801d73e:	4630      	mov	r0, r6
 801d740:	4798      	blx	r3
 801d742:	2800      	cmp	r0, #0
 801d744:	d0bf      	beq.n	801d6c6 <__ssvfiscanf_r+0x1f2>
 801d746:	e79f      	b.n	801d688 <__ssvfiscanf_r+0x1b4>
 801d748:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d74a:	3201      	adds	r2, #1
 801d74c:	9245      	str	r2, [sp, #276]	@ 0x114
 801d74e:	6862      	ldr	r2, [r4, #4]
 801d750:	3a01      	subs	r2, #1
 801d752:	2a00      	cmp	r2, #0
 801d754:	6062      	str	r2, [r4, #4]
 801d756:	dd02      	ble.n	801d75e <__ssvfiscanf_r+0x28a>
 801d758:	3301      	adds	r3, #1
 801d75a:	6023      	str	r3, [r4, #0]
 801d75c:	e7b6      	b.n	801d6cc <__ssvfiscanf_r+0x1f8>
 801d75e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d760:	4621      	mov	r1, r4
 801d762:	4630      	mov	r0, r6
 801d764:	4798      	blx	r3
 801d766:	2800      	cmp	r0, #0
 801d768:	d0b0      	beq.n	801d6cc <__ssvfiscanf_r+0x1f8>
 801d76a:	e78d      	b.n	801d688 <__ssvfiscanf_r+0x1b4>
 801d76c:	2b04      	cmp	r3, #4
 801d76e:	dc0f      	bgt.n	801d790 <__ssvfiscanf_r+0x2bc>
 801d770:	466b      	mov	r3, sp
 801d772:	4622      	mov	r2, r4
 801d774:	a941      	add	r1, sp, #260	@ 0x104
 801d776:	4630      	mov	r0, r6
 801d778:	f000 f9be 	bl	801daf8 <_scanf_i>
 801d77c:	e7b4      	b.n	801d6e8 <__ssvfiscanf_r+0x214>
 801d77e:	bf00      	nop
 801d780:	0801d421 	.word	0x0801d421
 801d784:	0801d49b 	.word	0x0801d49b
 801d788:	0801f431 	.word	0x0801f431
 801d78c:	0801f656 	.word	0x0801f656
 801d790:	4b0a      	ldr	r3, [pc, #40]	@ (801d7bc <__ssvfiscanf_r+0x2e8>)
 801d792:	2b00      	cmp	r3, #0
 801d794:	f43f aec6 	beq.w	801d524 <__ssvfiscanf_r+0x50>
 801d798:	466b      	mov	r3, sp
 801d79a:	4622      	mov	r2, r4
 801d79c:	a941      	add	r1, sp, #260	@ 0x104
 801d79e:	4630      	mov	r0, r6
 801d7a0:	f7fc fd10 	bl	801a1c4 <_scanf_float>
 801d7a4:	e7a0      	b.n	801d6e8 <__ssvfiscanf_r+0x214>
 801d7a6:	89a3      	ldrh	r3, [r4, #12]
 801d7a8:	065b      	lsls	r3, r3, #25
 801d7aa:	f53f af71 	bmi.w	801d690 <__ssvfiscanf_r+0x1bc>
 801d7ae:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801d7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d7b6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d7b8:	e7f9      	b.n	801d7ae <__ssvfiscanf_r+0x2da>
 801d7ba:	bf00      	nop
 801d7bc:	0801a1c5 	.word	0x0801a1c5

0801d7c0 <__sfputc_r>:
 801d7c0:	6893      	ldr	r3, [r2, #8]
 801d7c2:	3b01      	subs	r3, #1
 801d7c4:	2b00      	cmp	r3, #0
 801d7c6:	b410      	push	{r4}
 801d7c8:	6093      	str	r3, [r2, #8]
 801d7ca:	da08      	bge.n	801d7de <__sfputc_r+0x1e>
 801d7cc:	6994      	ldr	r4, [r2, #24]
 801d7ce:	42a3      	cmp	r3, r4
 801d7d0:	db01      	blt.n	801d7d6 <__sfputc_r+0x16>
 801d7d2:	290a      	cmp	r1, #10
 801d7d4:	d103      	bne.n	801d7de <__sfputc_r+0x1e>
 801d7d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7da:	f7fd b9ed 	b.w	801abb8 <__swbuf_r>
 801d7de:	6813      	ldr	r3, [r2, #0]
 801d7e0:	1c58      	adds	r0, r3, #1
 801d7e2:	6010      	str	r0, [r2, #0]
 801d7e4:	7019      	strb	r1, [r3, #0]
 801d7e6:	4608      	mov	r0, r1
 801d7e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7ec:	4770      	bx	lr

0801d7ee <__sfputs_r>:
 801d7ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7f0:	4606      	mov	r6, r0
 801d7f2:	460f      	mov	r7, r1
 801d7f4:	4614      	mov	r4, r2
 801d7f6:	18d5      	adds	r5, r2, r3
 801d7f8:	42ac      	cmp	r4, r5
 801d7fa:	d101      	bne.n	801d800 <__sfputs_r+0x12>
 801d7fc:	2000      	movs	r0, #0
 801d7fe:	e007      	b.n	801d810 <__sfputs_r+0x22>
 801d800:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d804:	463a      	mov	r2, r7
 801d806:	4630      	mov	r0, r6
 801d808:	f7ff ffda 	bl	801d7c0 <__sfputc_r>
 801d80c:	1c43      	adds	r3, r0, #1
 801d80e:	d1f3      	bne.n	801d7f8 <__sfputs_r+0xa>
 801d810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d814 <_vfiprintf_r>:
 801d814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d818:	460d      	mov	r5, r1
 801d81a:	b09d      	sub	sp, #116	@ 0x74
 801d81c:	4614      	mov	r4, r2
 801d81e:	4698      	mov	r8, r3
 801d820:	4606      	mov	r6, r0
 801d822:	b118      	cbz	r0, 801d82c <_vfiprintf_r+0x18>
 801d824:	6a03      	ldr	r3, [r0, #32]
 801d826:	b90b      	cbnz	r3, 801d82c <_vfiprintf_r+0x18>
 801d828:	f7fc ff5e 	bl	801a6e8 <__sinit>
 801d82c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d82e:	07d9      	lsls	r1, r3, #31
 801d830:	d405      	bmi.n	801d83e <_vfiprintf_r+0x2a>
 801d832:	89ab      	ldrh	r3, [r5, #12]
 801d834:	059a      	lsls	r2, r3, #22
 801d836:	d402      	bmi.n	801d83e <_vfiprintf_r+0x2a>
 801d838:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d83a:	f7fd fb38 	bl	801aeae <__retarget_lock_acquire_recursive>
 801d83e:	89ab      	ldrh	r3, [r5, #12]
 801d840:	071b      	lsls	r3, r3, #28
 801d842:	d501      	bpl.n	801d848 <_vfiprintf_r+0x34>
 801d844:	692b      	ldr	r3, [r5, #16]
 801d846:	b99b      	cbnz	r3, 801d870 <_vfiprintf_r+0x5c>
 801d848:	4629      	mov	r1, r5
 801d84a:	4630      	mov	r0, r6
 801d84c:	f7fd f9f2 	bl	801ac34 <__swsetup_r>
 801d850:	b170      	cbz	r0, 801d870 <_vfiprintf_r+0x5c>
 801d852:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d854:	07dc      	lsls	r4, r3, #31
 801d856:	d504      	bpl.n	801d862 <_vfiprintf_r+0x4e>
 801d858:	f04f 30ff 	mov.w	r0, #4294967295
 801d85c:	b01d      	add	sp, #116	@ 0x74
 801d85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d862:	89ab      	ldrh	r3, [r5, #12]
 801d864:	0598      	lsls	r0, r3, #22
 801d866:	d4f7      	bmi.n	801d858 <_vfiprintf_r+0x44>
 801d868:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d86a:	f7fd fb21 	bl	801aeb0 <__retarget_lock_release_recursive>
 801d86e:	e7f3      	b.n	801d858 <_vfiprintf_r+0x44>
 801d870:	2300      	movs	r3, #0
 801d872:	9309      	str	r3, [sp, #36]	@ 0x24
 801d874:	2320      	movs	r3, #32
 801d876:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d87a:	f8cd 800c 	str.w	r8, [sp, #12]
 801d87e:	2330      	movs	r3, #48	@ 0x30
 801d880:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801da30 <_vfiprintf_r+0x21c>
 801d884:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d888:	f04f 0901 	mov.w	r9, #1
 801d88c:	4623      	mov	r3, r4
 801d88e:	469a      	mov	sl, r3
 801d890:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d894:	b10a      	cbz	r2, 801d89a <_vfiprintf_r+0x86>
 801d896:	2a25      	cmp	r2, #37	@ 0x25
 801d898:	d1f9      	bne.n	801d88e <_vfiprintf_r+0x7a>
 801d89a:	ebba 0b04 	subs.w	fp, sl, r4
 801d89e:	d00b      	beq.n	801d8b8 <_vfiprintf_r+0xa4>
 801d8a0:	465b      	mov	r3, fp
 801d8a2:	4622      	mov	r2, r4
 801d8a4:	4629      	mov	r1, r5
 801d8a6:	4630      	mov	r0, r6
 801d8a8:	f7ff ffa1 	bl	801d7ee <__sfputs_r>
 801d8ac:	3001      	adds	r0, #1
 801d8ae:	f000 80a7 	beq.w	801da00 <_vfiprintf_r+0x1ec>
 801d8b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d8b4:	445a      	add	r2, fp
 801d8b6:	9209      	str	r2, [sp, #36]	@ 0x24
 801d8b8:	f89a 3000 	ldrb.w	r3, [sl]
 801d8bc:	2b00      	cmp	r3, #0
 801d8be:	f000 809f 	beq.w	801da00 <_vfiprintf_r+0x1ec>
 801d8c2:	2300      	movs	r3, #0
 801d8c4:	f04f 32ff 	mov.w	r2, #4294967295
 801d8c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d8cc:	f10a 0a01 	add.w	sl, sl, #1
 801d8d0:	9304      	str	r3, [sp, #16]
 801d8d2:	9307      	str	r3, [sp, #28]
 801d8d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d8d8:	931a      	str	r3, [sp, #104]	@ 0x68
 801d8da:	4654      	mov	r4, sl
 801d8dc:	2205      	movs	r2, #5
 801d8de:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d8e2:	4853      	ldr	r0, [pc, #332]	@ (801da30 <_vfiprintf_r+0x21c>)
 801d8e4:	f7e2 fd24 	bl	8000330 <memchr>
 801d8e8:	9a04      	ldr	r2, [sp, #16]
 801d8ea:	b9d8      	cbnz	r0, 801d924 <_vfiprintf_r+0x110>
 801d8ec:	06d1      	lsls	r1, r2, #27
 801d8ee:	bf44      	itt	mi
 801d8f0:	2320      	movmi	r3, #32
 801d8f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d8f6:	0713      	lsls	r3, r2, #28
 801d8f8:	bf44      	itt	mi
 801d8fa:	232b      	movmi	r3, #43	@ 0x2b
 801d8fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d900:	f89a 3000 	ldrb.w	r3, [sl]
 801d904:	2b2a      	cmp	r3, #42	@ 0x2a
 801d906:	d015      	beq.n	801d934 <_vfiprintf_r+0x120>
 801d908:	9a07      	ldr	r2, [sp, #28]
 801d90a:	4654      	mov	r4, sl
 801d90c:	2000      	movs	r0, #0
 801d90e:	f04f 0c0a 	mov.w	ip, #10
 801d912:	4621      	mov	r1, r4
 801d914:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d918:	3b30      	subs	r3, #48	@ 0x30
 801d91a:	2b09      	cmp	r3, #9
 801d91c:	d94b      	bls.n	801d9b6 <_vfiprintf_r+0x1a2>
 801d91e:	b1b0      	cbz	r0, 801d94e <_vfiprintf_r+0x13a>
 801d920:	9207      	str	r2, [sp, #28]
 801d922:	e014      	b.n	801d94e <_vfiprintf_r+0x13a>
 801d924:	eba0 0308 	sub.w	r3, r0, r8
 801d928:	fa09 f303 	lsl.w	r3, r9, r3
 801d92c:	4313      	orrs	r3, r2
 801d92e:	9304      	str	r3, [sp, #16]
 801d930:	46a2      	mov	sl, r4
 801d932:	e7d2      	b.n	801d8da <_vfiprintf_r+0xc6>
 801d934:	9b03      	ldr	r3, [sp, #12]
 801d936:	1d19      	adds	r1, r3, #4
 801d938:	681b      	ldr	r3, [r3, #0]
 801d93a:	9103      	str	r1, [sp, #12]
 801d93c:	2b00      	cmp	r3, #0
 801d93e:	bfbb      	ittet	lt
 801d940:	425b      	neglt	r3, r3
 801d942:	f042 0202 	orrlt.w	r2, r2, #2
 801d946:	9307      	strge	r3, [sp, #28]
 801d948:	9307      	strlt	r3, [sp, #28]
 801d94a:	bfb8      	it	lt
 801d94c:	9204      	strlt	r2, [sp, #16]
 801d94e:	7823      	ldrb	r3, [r4, #0]
 801d950:	2b2e      	cmp	r3, #46	@ 0x2e
 801d952:	d10a      	bne.n	801d96a <_vfiprintf_r+0x156>
 801d954:	7863      	ldrb	r3, [r4, #1]
 801d956:	2b2a      	cmp	r3, #42	@ 0x2a
 801d958:	d132      	bne.n	801d9c0 <_vfiprintf_r+0x1ac>
 801d95a:	9b03      	ldr	r3, [sp, #12]
 801d95c:	1d1a      	adds	r2, r3, #4
 801d95e:	681b      	ldr	r3, [r3, #0]
 801d960:	9203      	str	r2, [sp, #12]
 801d962:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d966:	3402      	adds	r4, #2
 801d968:	9305      	str	r3, [sp, #20]
 801d96a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801da40 <_vfiprintf_r+0x22c>
 801d96e:	7821      	ldrb	r1, [r4, #0]
 801d970:	2203      	movs	r2, #3
 801d972:	4650      	mov	r0, sl
 801d974:	f7e2 fcdc 	bl	8000330 <memchr>
 801d978:	b138      	cbz	r0, 801d98a <_vfiprintf_r+0x176>
 801d97a:	9b04      	ldr	r3, [sp, #16]
 801d97c:	eba0 000a 	sub.w	r0, r0, sl
 801d980:	2240      	movs	r2, #64	@ 0x40
 801d982:	4082      	lsls	r2, r0
 801d984:	4313      	orrs	r3, r2
 801d986:	3401      	adds	r4, #1
 801d988:	9304      	str	r3, [sp, #16]
 801d98a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d98e:	4829      	ldr	r0, [pc, #164]	@ (801da34 <_vfiprintf_r+0x220>)
 801d990:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d994:	2206      	movs	r2, #6
 801d996:	f7e2 fccb 	bl	8000330 <memchr>
 801d99a:	2800      	cmp	r0, #0
 801d99c:	d03f      	beq.n	801da1e <_vfiprintf_r+0x20a>
 801d99e:	4b26      	ldr	r3, [pc, #152]	@ (801da38 <_vfiprintf_r+0x224>)
 801d9a0:	bb1b      	cbnz	r3, 801d9ea <_vfiprintf_r+0x1d6>
 801d9a2:	9b03      	ldr	r3, [sp, #12]
 801d9a4:	3307      	adds	r3, #7
 801d9a6:	f023 0307 	bic.w	r3, r3, #7
 801d9aa:	3308      	adds	r3, #8
 801d9ac:	9303      	str	r3, [sp, #12]
 801d9ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9b0:	443b      	add	r3, r7
 801d9b2:	9309      	str	r3, [sp, #36]	@ 0x24
 801d9b4:	e76a      	b.n	801d88c <_vfiprintf_r+0x78>
 801d9b6:	fb0c 3202 	mla	r2, ip, r2, r3
 801d9ba:	460c      	mov	r4, r1
 801d9bc:	2001      	movs	r0, #1
 801d9be:	e7a8      	b.n	801d912 <_vfiprintf_r+0xfe>
 801d9c0:	2300      	movs	r3, #0
 801d9c2:	3401      	adds	r4, #1
 801d9c4:	9305      	str	r3, [sp, #20]
 801d9c6:	4619      	mov	r1, r3
 801d9c8:	f04f 0c0a 	mov.w	ip, #10
 801d9cc:	4620      	mov	r0, r4
 801d9ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d9d2:	3a30      	subs	r2, #48	@ 0x30
 801d9d4:	2a09      	cmp	r2, #9
 801d9d6:	d903      	bls.n	801d9e0 <_vfiprintf_r+0x1cc>
 801d9d8:	2b00      	cmp	r3, #0
 801d9da:	d0c6      	beq.n	801d96a <_vfiprintf_r+0x156>
 801d9dc:	9105      	str	r1, [sp, #20]
 801d9de:	e7c4      	b.n	801d96a <_vfiprintf_r+0x156>
 801d9e0:	fb0c 2101 	mla	r1, ip, r1, r2
 801d9e4:	4604      	mov	r4, r0
 801d9e6:	2301      	movs	r3, #1
 801d9e8:	e7f0      	b.n	801d9cc <_vfiprintf_r+0x1b8>
 801d9ea:	ab03      	add	r3, sp, #12
 801d9ec:	9300      	str	r3, [sp, #0]
 801d9ee:	462a      	mov	r2, r5
 801d9f0:	4b12      	ldr	r3, [pc, #72]	@ (801da3c <_vfiprintf_r+0x228>)
 801d9f2:	a904      	add	r1, sp, #16
 801d9f4:	4630      	mov	r0, r6
 801d9f6:	f7fc f83f 	bl	8019a78 <_printf_float>
 801d9fa:	4607      	mov	r7, r0
 801d9fc:	1c78      	adds	r0, r7, #1
 801d9fe:	d1d6      	bne.n	801d9ae <_vfiprintf_r+0x19a>
 801da00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801da02:	07d9      	lsls	r1, r3, #31
 801da04:	d405      	bmi.n	801da12 <_vfiprintf_r+0x1fe>
 801da06:	89ab      	ldrh	r3, [r5, #12]
 801da08:	059a      	lsls	r2, r3, #22
 801da0a:	d402      	bmi.n	801da12 <_vfiprintf_r+0x1fe>
 801da0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801da0e:	f7fd fa4f 	bl	801aeb0 <__retarget_lock_release_recursive>
 801da12:	89ab      	ldrh	r3, [r5, #12]
 801da14:	065b      	lsls	r3, r3, #25
 801da16:	f53f af1f 	bmi.w	801d858 <_vfiprintf_r+0x44>
 801da1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801da1c:	e71e      	b.n	801d85c <_vfiprintf_r+0x48>
 801da1e:	ab03      	add	r3, sp, #12
 801da20:	9300      	str	r3, [sp, #0]
 801da22:	462a      	mov	r2, r5
 801da24:	4b05      	ldr	r3, [pc, #20]	@ (801da3c <_vfiprintf_r+0x228>)
 801da26:	a904      	add	r1, sp, #16
 801da28:	4630      	mov	r0, r6
 801da2a:	f7fc faad 	bl	8019f88 <_printf_i>
 801da2e:	e7e4      	b.n	801d9fa <_vfiprintf_r+0x1e6>
 801da30:	0801f650 	.word	0x0801f650
 801da34:	0801f65a 	.word	0x0801f65a
 801da38:	08019a79 	.word	0x08019a79
 801da3c:	0801d7ef 	.word	0x0801d7ef
 801da40:	0801f656 	.word	0x0801f656

0801da44 <_scanf_chars>:
 801da44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da48:	4615      	mov	r5, r2
 801da4a:	688a      	ldr	r2, [r1, #8]
 801da4c:	4680      	mov	r8, r0
 801da4e:	460c      	mov	r4, r1
 801da50:	b932      	cbnz	r2, 801da60 <_scanf_chars+0x1c>
 801da52:	698a      	ldr	r2, [r1, #24]
 801da54:	2a00      	cmp	r2, #0
 801da56:	bf14      	ite	ne
 801da58:	f04f 32ff 	movne.w	r2, #4294967295
 801da5c:	2201      	moveq	r2, #1
 801da5e:	608a      	str	r2, [r1, #8]
 801da60:	6822      	ldr	r2, [r4, #0]
 801da62:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801daf4 <_scanf_chars+0xb0>
 801da66:	06d1      	lsls	r1, r2, #27
 801da68:	bf5f      	itttt	pl
 801da6a:	681a      	ldrpl	r2, [r3, #0]
 801da6c:	1d11      	addpl	r1, r2, #4
 801da6e:	6019      	strpl	r1, [r3, #0]
 801da70:	6816      	ldrpl	r6, [r2, #0]
 801da72:	2700      	movs	r7, #0
 801da74:	69a0      	ldr	r0, [r4, #24]
 801da76:	b188      	cbz	r0, 801da9c <_scanf_chars+0x58>
 801da78:	2801      	cmp	r0, #1
 801da7a:	d107      	bne.n	801da8c <_scanf_chars+0x48>
 801da7c:	682b      	ldr	r3, [r5, #0]
 801da7e:	781a      	ldrb	r2, [r3, #0]
 801da80:	6963      	ldr	r3, [r4, #20]
 801da82:	5c9b      	ldrb	r3, [r3, r2]
 801da84:	b953      	cbnz	r3, 801da9c <_scanf_chars+0x58>
 801da86:	2f00      	cmp	r7, #0
 801da88:	d031      	beq.n	801daee <_scanf_chars+0xaa>
 801da8a:	e022      	b.n	801dad2 <_scanf_chars+0x8e>
 801da8c:	2802      	cmp	r0, #2
 801da8e:	d120      	bne.n	801dad2 <_scanf_chars+0x8e>
 801da90:	682b      	ldr	r3, [r5, #0]
 801da92:	781b      	ldrb	r3, [r3, #0]
 801da94:	f819 3003 	ldrb.w	r3, [r9, r3]
 801da98:	071b      	lsls	r3, r3, #28
 801da9a:	d41a      	bmi.n	801dad2 <_scanf_chars+0x8e>
 801da9c:	6823      	ldr	r3, [r4, #0]
 801da9e:	06da      	lsls	r2, r3, #27
 801daa0:	bf5e      	ittt	pl
 801daa2:	682b      	ldrpl	r3, [r5, #0]
 801daa4:	781b      	ldrbpl	r3, [r3, #0]
 801daa6:	f806 3b01 	strbpl.w	r3, [r6], #1
 801daaa:	682a      	ldr	r2, [r5, #0]
 801daac:	686b      	ldr	r3, [r5, #4]
 801daae:	3201      	adds	r2, #1
 801dab0:	602a      	str	r2, [r5, #0]
 801dab2:	68a2      	ldr	r2, [r4, #8]
 801dab4:	3b01      	subs	r3, #1
 801dab6:	3a01      	subs	r2, #1
 801dab8:	606b      	str	r3, [r5, #4]
 801daba:	3701      	adds	r7, #1
 801dabc:	60a2      	str	r2, [r4, #8]
 801dabe:	b142      	cbz	r2, 801dad2 <_scanf_chars+0x8e>
 801dac0:	2b00      	cmp	r3, #0
 801dac2:	dcd7      	bgt.n	801da74 <_scanf_chars+0x30>
 801dac4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801dac8:	4629      	mov	r1, r5
 801daca:	4640      	mov	r0, r8
 801dacc:	4798      	blx	r3
 801dace:	2800      	cmp	r0, #0
 801dad0:	d0d0      	beq.n	801da74 <_scanf_chars+0x30>
 801dad2:	6823      	ldr	r3, [r4, #0]
 801dad4:	f013 0310 	ands.w	r3, r3, #16
 801dad8:	d105      	bne.n	801dae6 <_scanf_chars+0xa2>
 801dada:	68e2      	ldr	r2, [r4, #12]
 801dadc:	3201      	adds	r2, #1
 801dade:	60e2      	str	r2, [r4, #12]
 801dae0:	69a2      	ldr	r2, [r4, #24]
 801dae2:	b102      	cbz	r2, 801dae6 <_scanf_chars+0xa2>
 801dae4:	7033      	strb	r3, [r6, #0]
 801dae6:	6923      	ldr	r3, [r4, #16]
 801dae8:	443b      	add	r3, r7
 801daea:	6123      	str	r3, [r4, #16]
 801daec:	2000      	movs	r0, #0
 801daee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801daf2:	bf00      	nop
 801daf4:	0801f431 	.word	0x0801f431

0801daf8 <_scanf_i>:
 801daf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dafc:	4698      	mov	r8, r3
 801dafe:	4b74      	ldr	r3, [pc, #464]	@ (801dcd0 <_scanf_i+0x1d8>)
 801db00:	460c      	mov	r4, r1
 801db02:	4682      	mov	sl, r0
 801db04:	4616      	mov	r6, r2
 801db06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801db0a:	b087      	sub	sp, #28
 801db0c:	ab03      	add	r3, sp, #12
 801db0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801db12:	4b70      	ldr	r3, [pc, #448]	@ (801dcd4 <_scanf_i+0x1dc>)
 801db14:	69a1      	ldr	r1, [r4, #24]
 801db16:	4a70      	ldr	r2, [pc, #448]	@ (801dcd8 <_scanf_i+0x1e0>)
 801db18:	2903      	cmp	r1, #3
 801db1a:	bf08      	it	eq
 801db1c:	461a      	moveq	r2, r3
 801db1e:	68a3      	ldr	r3, [r4, #8]
 801db20:	9201      	str	r2, [sp, #4]
 801db22:	1e5a      	subs	r2, r3, #1
 801db24:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801db28:	bf88      	it	hi
 801db2a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801db2e:	4627      	mov	r7, r4
 801db30:	bf82      	ittt	hi
 801db32:	eb03 0905 	addhi.w	r9, r3, r5
 801db36:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801db3a:	60a3      	strhi	r3, [r4, #8]
 801db3c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801db40:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801db44:	bf98      	it	ls
 801db46:	f04f 0900 	movls.w	r9, #0
 801db4a:	6023      	str	r3, [r4, #0]
 801db4c:	463d      	mov	r5, r7
 801db4e:	f04f 0b00 	mov.w	fp, #0
 801db52:	6831      	ldr	r1, [r6, #0]
 801db54:	ab03      	add	r3, sp, #12
 801db56:	7809      	ldrb	r1, [r1, #0]
 801db58:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801db5c:	2202      	movs	r2, #2
 801db5e:	f7e2 fbe7 	bl	8000330 <memchr>
 801db62:	b328      	cbz	r0, 801dbb0 <_scanf_i+0xb8>
 801db64:	f1bb 0f01 	cmp.w	fp, #1
 801db68:	d159      	bne.n	801dc1e <_scanf_i+0x126>
 801db6a:	6862      	ldr	r2, [r4, #4]
 801db6c:	b92a      	cbnz	r2, 801db7a <_scanf_i+0x82>
 801db6e:	6822      	ldr	r2, [r4, #0]
 801db70:	2108      	movs	r1, #8
 801db72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801db76:	6061      	str	r1, [r4, #4]
 801db78:	6022      	str	r2, [r4, #0]
 801db7a:	6822      	ldr	r2, [r4, #0]
 801db7c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801db80:	6022      	str	r2, [r4, #0]
 801db82:	68a2      	ldr	r2, [r4, #8]
 801db84:	1e51      	subs	r1, r2, #1
 801db86:	60a1      	str	r1, [r4, #8]
 801db88:	b192      	cbz	r2, 801dbb0 <_scanf_i+0xb8>
 801db8a:	6832      	ldr	r2, [r6, #0]
 801db8c:	1c51      	adds	r1, r2, #1
 801db8e:	6031      	str	r1, [r6, #0]
 801db90:	7812      	ldrb	r2, [r2, #0]
 801db92:	f805 2b01 	strb.w	r2, [r5], #1
 801db96:	6872      	ldr	r2, [r6, #4]
 801db98:	3a01      	subs	r2, #1
 801db9a:	2a00      	cmp	r2, #0
 801db9c:	6072      	str	r2, [r6, #4]
 801db9e:	dc07      	bgt.n	801dbb0 <_scanf_i+0xb8>
 801dba0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801dba4:	4631      	mov	r1, r6
 801dba6:	4650      	mov	r0, sl
 801dba8:	4790      	blx	r2
 801dbaa:	2800      	cmp	r0, #0
 801dbac:	f040 8085 	bne.w	801dcba <_scanf_i+0x1c2>
 801dbb0:	f10b 0b01 	add.w	fp, fp, #1
 801dbb4:	f1bb 0f03 	cmp.w	fp, #3
 801dbb8:	d1cb      	bne.n	801db52 <_scanf_i+0x5a>
 801dbba:	6863      	ldr	r3, [r4, #4]
 801dbbc:	b90b      	cbnz	r3, 801dbc2 <_scanf_i+0xca>
 801dbbe:	230a      	movs	r3, #10
 801dbc0:	6063      	str	r3, [r4, #4]
 801dbc2:	6863      	ldr	r3, [r4, #4]
 801dbc4:	4945      	ldr	r1, [pc, #276]	@ (801dcdc <_scanf_i+0x1e4>)
 801dbc6:	6960      	ldr	r0, [r4, #20]
 801dbc8:	1ac9      	subs	r1, r1, r3
 801dbca:	f000 f997 	bl	801defc <__sccl>
 801dbce:	f04f 0b00 	mov.w	fp, #0
 801dbd2:	68a3      	ldr	r3, [r4, #8]
 801dbd4:	6822      	ldr	r2, [r4, #0]
 801dbd6:	2b00      	cmp	r3, #0
 801dbd8:	d03d      	beq.n	801dc56 <_scanf_i+0x15e>
 801dbda:	6831      	ldr	r1, [r6, #0]
 801dbdc:	6960      	ldr	r0, [r4, #20]
 801dbde:	f891 c000 	ldrb.w	ip, [r1]
 801dbe2:	f810 000c 	ldrb.w	r0, [r0, ip]
 801dbe6:	2800      	cmp	r0, #0
 801dbe8:	d035      	beq.n	801dc56 <_scanf_i+0x15e>
 801dbea:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801dbee:	d124      	bne.n	801dc3a <_scanf_i+0x142>
 801dbf0:	0510      	lsls	r0, r2, #20
 801dbf2:	d522      	bpl.n	801dc3a <_scanf_i+0x142>
 801dbf4:	f10b 0b01 	add.w	fp, fp, #1
 801dbf8:	f1b9 0f00 	cmp.w	r9, #0
 801dbfc:	d003      	beq.n	801dc06 <_scanf_i+0x10e>
 801dbfe:	3301      	adds	r3, #1
 801dc00:	f109 39ff 	add.w	r9, r9, #4294967295
 801dc04:	60a3      	str	r3, [r4, #8]
 801dc06:	6873      	ldr	r3, [r6, #4]
 801dc08:	3b01      	subs	r3, #1
 801dc0a:	2b00      	cmp	r3, #0
 801dc0c:	6073      	str	r3, [r6, #4]
 801dc0e:	dd1b      	ble.n	801dc48 <_scanf_i+0x150>
 801dc10:	6833      	ldr	r3, [r6, #0]
 801dc12:	3301      	adds	r3, #1
 801dc14:	6033      	str	r3, [r6, #0]
 801dc16:	68a3      	ldr	r3, [r4, #8]
 801dc18:	3b01      	subs	r3, #1
 801dc1a:	60a3      	str	r3, [r4, #8]
 801dc1c:	e7d9      	b.n	801dbd2 <_scanf_i+0xda>
 801dc1e:	f1bb 0f02 	cmp.w	fp, #2
 801dc22:	d1ae      	bne.n	801db82 <_scanf_i+0x8a>
 801dc24:	6822      	ldr	r2, [r4, #0]
 801dc26:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801dc2a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801dc2e:	d1c4      	bne.n	801dbba <_scanf_i+0xc2>
 801dc30:	2110      	movs	r1, #16
 801dc32:	6061      	str	r1, [r4, #4]
 801dc34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801dc38:	e7a2      	b.n	801db80 <_scanf_i+0x88>
 801dc3a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801dc3e:	6022      	str	r2, [r4, #0]
 801dc40:	780b      	ldrb	r3, [r1, #0]
 801dc42:	f805 3b01 	strb.w	r3, [r5], #1
 801dc46:	e7de      	b.n	801dc06 <_scanf_i+0x10e>
 801dc48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801dc4c:	4631      	mov	r1, r6
 801dc4e:	4650      	mov	r0, sl
 801dc50:	4798      	blx	r3
 801dc52:	2800      	cmp	r0, #0
 801dc54:	d0df      	beq.n	801dc16 <_scanf_i+0x11e>
 801dc56:	6823      	ldr	r3, [r4, #0]
 801dc58:	05d9      	lsls	r1, r3, #23
 801dc5a:	d50d      	bpl.n	801dc78 <_scanf_i+0x180>
 801dc5c:	42bd      	cmp	r5, r7
 801dc5e:	d909      	bls.n	801dc74 <_scanf_i+0x17c>
 801dc60:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801dc64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801dc68:	4632      	mov	r2, r6
 801dc6a:	4650      	mov	r0, sl
 801dc6c:	4798      	blx	r3
 801dc6e:	f105 39ff 	add.w	r9, r5, #4294967295
 801dc72:	464d      	mov	r5, r9
 801dc74:	42bd      	cmp	r5, r7
 801dc76:	d028      	beq.n	801dcca <_scanf_i+0x1d2>
 801dc78:	6822      	ldr	r2, [r4, #0]
 801dc7a:	f012 0210 	ands.w	r2, r2, #16
 801dc7e:	d113      	bne.n	801dca8 <_scanf_i+0x1b0>
 801dc80:	702a      	strb	r2, [r5, #0]
 801dc82:	6863      	ldr	r3, [r4, #4]
 801dc84:	9e01      	ldr	r6, [sp, #4]
 801dc86:	4639      	mov	r1, r7
 801dc88:	4650      	mov	r0, sl
 801dc8a:	47b0      	blx	r6
 801dc8c:	f8d8 3000 	ldr.w	r3, [r8]
 801dc90:	6821      	ldr	r1, [r4, #0]
 801dc92:	1d1a      	adds	r2, r3, #4
 801dc94:	f8c8 2000 	str.w	r2, [r8]
 801dc98:	f011 0f20 	tst.w	r1, #32
 801dc9c:	681b      	ldr	r3, [r3, #0]
 801dc9e:	d00f      	beq.n	801dcc0 <_scanf_i+0x1c8>
 801dca0:	6018      	str	r0, [r3, #0]
 801dca2:	68e3      	ldr	r3, [r4, #12]
 801dca4:	3301      	adds	r3, #1
 801dca6:	60e3      	str	r3, [r4, #12]
 801dca8:	6923      	ldr	r3, [r4, #16]
 801dcaa:	1bed      	subs	r5, r5, r7
 801dcac:	445d      	add	r5, fp
 801dcae:	442b      	add	r3, r5
 801dcb0:	6123      	str	r3, [r4, #16]
 801dcb2:	2000      	movs	r0, #0
 801dcb4:	b007      	add	sp, #28
 801dcb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dcba:	f04f 0b00 	mov.w	fp, #0
 801dcbe:	e7ca      	b.n	801dc56 <_scanf_i+0x15e>
 801dcc0:	07ca      	lsls	r2, r1, #31
 801dcc2:	bf4c      	ite	mi
 801dcc4:	8018      	strhmi	r0, [r3, #0]
 801dcc6:	6018      	strpl	r0, [r3, #0]
 801dcc8:	e7eb      	b.n	801dca2 <_scanf_i+0x1aa>
 801dcca:	2001      	movs	r0, #1
 801dccc:	e7f2      	b.n	801dcb4 <_scanf_i+0x1bc>
 801dcce:	bf00      	nop
 801dcd0:	0801f17c 	.word	0x0801f17c
 801dcd4:	08019945 	.word	0x08019945
 801dcd8:	0801e8e5 	.word	0x0801e8e5
 801dcdc:	0801f671 	.word	0x0801f671

0801dce0 <__sflush_r>:
 801dce0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dce8:	0716      	lsls	r6, r2, #28
 801dcea:	4605      	mov	r5, r0
 801dcec:	460c      	mov	r4, r1
 801dcee:	d454      	bmi.n	801dd9a <__sflush_r+0xba>
 801dcf0:	684b      	ldr	r3, [r1, #4]
 801dcf2:	2b00      	cmp	r3, #0
 801dcf4:	dc02      	bgt.n	801dcfc <__sflush_r+0x1c>
 801dcf6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dcf8:	2b00      	cmp	r3, #0
 801dcfa:	dd48      	ble.n	801dd8e <__sflush_r+0xae>
 801dcfc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dcfe:	2e00      	cmp	r6, #0
 801dd00:	d045      	beq.n	801dd8e <__sflush_r+0xae>
 801dd02:	2300      	movs	r3, #0
 801dd04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dd08:	682f      	ldr	r7, [r5, #0]
 801dd0a:	6a21      	ldr	r1, [r4, #32]
 801dd0c:	602b      	str	r3, [r5, #0]
 801dd0e:	d030      	beq.n	801dd72 <__sflush_r+0x92>
 801dd10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dd12:	89a3      	ldrh	r3, [r4, #12]
 801dd14:	0759      	lsls	r1, r3, #29
 801dd16:	d505      	bpl.n	801dd24 <__sflush_r+0x44>
 801dd18:	6863      	ldr	r3, [r4, #4]
 801dd1a:	1ad2      	subs	r2, r2, r3
 801dd1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dd1e:	b10b      	cbz	r3, 801dd24 <__sflush_r+0x44>
 801dd20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dd22:	1ad2      	subs	r2, r2, r3
 801dd24:	2300      	movs	r3, #0
 801dd26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd28:	6a21      	ldr	r1, [r4, #32]
 801dd2a:	4628      	mov	r0, r5
 801dd2c:	47b0      	blx	r6
 801dd2e:	1c43      	adds	r3, r0, #1
 801dd30:	89a3      	ldrh	r3, [r4, #12]
 801dd32:	d106      	bne.n	801dd42 <__sflush_r+0x62>
 801dd34:	6829      	ldr	r1, [r5, #0]
 801dd36:	291d      	cmp	r1, #29
 801dd38:	d82b      	bhi.n	801dd92 <__sflush_r+0xb2>
 801dd3a:	4a2a      	ldr	r2, [pc, #168]	@ (801dde4 <__sflush_r+0x104>)
 801dd3c:	40ca      	lsrs	r2, r1
 801dd3e:	07d6      	lsls	r6, r2, #31
 801dd40:	d527      	bpl.n	801dd92 <__sflush_r+0xb2>
 801dd42:	2200      	movs	r2, #0
 801dd44:	6062      	str	r2, [r4, #4]
 801dd46:	04d9      	lsls	r1, r3, #19
 801dd48:	6922      	ldr	r2, [r4, #16]
 801dd4a:	6022      	str	r2, [r4, #0]
 801dd4c:	d504      	bpl.n	801dd58 <__sflush_r+0x78>
 801dd4e:	1c42      	adds	r2, r0, #1
 801dd50:	d101      	bne.n	801dd56 <__sflush_r+0x76>
 801dd52:	682b      	ldr	r3, [r5, #0]
 801dd54:	b903      	cbnz	r3, 801dd58 <__sflush_r+0x78>
 801dd56:	6560      	str	r0, [r4, #84]	@ 0x54
 801dd58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dd5a:	602f      	str	r7, [r5, #0]
 801dd5c:	b1b9      	cbz	r1, 801dd8e <__sflush_r+0xae>
 801dd5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dd62:	4299      	cmp	r1, r3
 801dd64:	d002      	beq.n	801dd6c <__sflush_r+0x8c>
 801dd66:	4628      	mov	r0, r5
 801dd68:	f7fd fea0 	bl	801baac <_free_r>
 801dd6c:	2300      	movs	r3, #0
 801dd6e:	6363      	str	r3, [r4, #52]	@ 0x34
 801dd70:	e00d      	b.n	801dd8e <__sflush_r+0xae>
 801dd72:	2301      	movs	r3, #1
 801dd74:	4628      	mov	r0, r5
 801dd76:	47b0      	blx	r6
 801dd78:	4602      	mov	r2, r0
 801dd7a:	1c50      	adds	r0, r2, #1
 801dd7c:	d1c9      	bne.n	801dd12 <__sflush_r+0x32>
 801dd7e:	682b      	ldr	r3, [r5, #0]
 801dd80:	2b00      	cmp	r3, #0
 801dd82:	d0c6      	beq.n	801dd12 <__sflush_r+0x32>
 801dd84:	2b1d      	cmp	r3, #29
 801dd86:	d001      	beq.n	801dd8c <__sflush_r+0xac>
 801dd88:	2b16      	cmp	r3, #22
 801dd8a:	d11e      	bne.n	801ddca <__sflush_r+0xea>
 801dd8c:	602f      	str	r7, [r5, #0]
 801dd8e:	2000      	movs	r0, #0
 801dd90:	e022      	b.n	801ddd8 <__sflush_r+0xf8>
 801dd92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd96:	b21b      	sxth	r3, r3
 801dd98:	e01b      	b.n	801ddd2 <__sflush_r+0xf2>
 801dd9a:	690f      	ldr	r7, [r1, #16]
 801dd9c:	2f00      	cmp	r7, #0
 801dd9e:	d0f6      	beq.n	801dd8e <__sflush_r+0xae>
 801dda0:	0793      	lsls	r3, r2, #30
 801dda2:	680e      	ldr	r6, [r1, #0]
 801dda4:	bf08      	it	eq
 801dda6:	694b      	ldreq	r3, [r1, #20]
 801dda8:	600f      	str	r7, [r1, #0]
 801ddaa:	bf18      	it	ne
 801ddac:	2300      	movne	r3, #0
 801ddae:	eba6 0807 	sub.w	r8, r6, r7
 801ddb2:	608b      	str	r3, [r1, #8]
 801ddb4:	f1b8 0f00 	cmp.w	r8, #0
 801ddb8:	dde9      	ble.n	801dd8e <__sflush_r+0xae>
 801ddba:	6a21      	ldr	r1, [r4, #32]
 801ddbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ddbe:	4643      	mov	r3, r8
 801ddc0:	463a      	mov	r2, r7
 801ddc2:	4628      	mov	r0, r5
 801ddc4:	47b0      	blx	r6
 801ddc6:	2800      	cmp	r0, #0
 801ddc8:	dc08      	bgt.n	801dddc <__sflush_r+0xfc>
 801ddca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ddce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ddd2:	81a3      	strh	r3, [r4, #12]
 801ddd4:	f04f 30ff 	mov.w	r0, #4294967295
 801ddd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dddc:	4407      	add	r7, r0
 801ddde:	eba8 0800 	sub.w	r8, r8, r0
 801dde2:	e7e7      	b.n	801ddb4 <__sflush_r+0xd4>
 801dde4:	20400001 	.word	0x20400001

0801dde8 <_fflush_r>:
 801dde8:	b538      	push	{r3, r4, r5, lr}
 801ddea:	690b      	ldr	r3, [r1, #16]
 801ddec:	4605      	mov	r5, r0
 801ddee:	460c      	mov	r4, r1
 801ddf0:	b913      	cbnz	r3, 801ddf8 <_fflush_r+0x10>
 801ddf2:	2500      	movs	r5, #0
 801ddf4:	4628      	mov	r0, r5
 801ddf6:	bd38      	pop	{r3, r4, r5, pc}
 801ddf8:	b118      	cbz	r0, 801de02 <_fflush_r+0x1a>
 801ddfa:	6a03      	ldr	r3, [r0, #32]
 801ddfc:	b90b      	cbnz	r3, 801de02 <_fflush_r+0x1a>
 801ddfe:	f7fc fc73 	bl	801a6e8 <__sinit>
 801de02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de06:	2b00      	cmp	r3, #0
 801de08:	d0f3      	beq.n	801ddf2 <_fflush_r+0xa>
 801de0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801de0c:	07d0      	lsls	r0, r2, #31
 801de0e:	d404      	bmi.n	801de1a <_fflush_r+0x32>
 801de10:	0599      	lsls	r1, r3, #22
 801de12:	d402      	bmi.n	801de1a <_fflush_r+0x32>
 801de14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de16:	f7fd f84a 	bl	801aeae <__retarget_lock_acquire_recursive>
 801de1a:	4628      	mov	r0, r5
 801de1c:	4621      	mov	r1, r4
 801de1e:	f7ff ff5f 	bl	801dce0 <__sflush_r>
 801de22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801de24:	07da      	lsls	r2, r3, #31
 801de26:	4605      	mov	r5, r0
 801de28:	d4e4      	bmi.n	801ddf4 <_fflush_r+0xc>
 801de2a:	89a3      	ldrh	r3, [r4, #12]
 801de2c:	059b      	lsls	r3, r3, #22
 801de2e:	d4e1      	bmi.n	801ddf4 <_fflush_r+0xc>
 801de30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de32:	f7fd f83d 	bl	801aeb0 <__retarget_lock_release_recursive>
 801de36:	e7dd      	b.n	801ddf4 <_fflush_r+0xc>

0801de38 <__swhatbuf_r>:
 801de38:	b570      	push	{r4, r5, r6, lr}
 801de3a:	460c      	mov	r4, r1
 801de3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de40:	2900      	cmp	r1, #0
 801de42:	b096      	sub	sp, #88	@ 0x58
 801de44:	4615      	mov	r5, r2
 801de46:	461e      	mov	r6, r3
 801de48:	da0d      	bge.n	801de66 <__swhatbuf_r+0x2e>
 801de4a:	89a3      	ldrh	r3, [r4, #12]
 801de4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801de50:	f04f 0100 	mov.w	r1, #0
 801de54:	bf14      	ite	ne
 801de56:	2340      	movne	r3, #64	@ 0x40
 801de58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801de5c:	2000      	movs	r0, #0
 801de5e:	6031      	str	r1, [r6, #0]
 801de60:	602b      	str	r3, [r5, #0]
 801de62:	b016      	add	sp, #88	@ 0x58
 801de64:	bd70      	pop	{r4, r5, r6, pc}
 801de66:	466a      	mov	r2, sp
 801de68:	f000 f8e8 	bl	801e03c <_fstat_r>
 801de6c:	2800      	cmp	r0, #0
 801de6e:	dbec      	blt.n	801de4a <__swhatbuf_r+0x12>
 801de70:	9901      	ldr	r1, [sp, #4]
 801de72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801de76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801de7a:	4259      	negs	r1, r3
 801de7c:	4159      	adcs	r1, r3
 801de7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801de82:	e7eb      	b.n	801de5c <__swhatbuf_r+0x24>

0801de84 <__smakebuf_r>:
 801de84:	898b      	ldrh	r3, [r1, #12]
 801de86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801de88:	079d      	lsls	r5, r3, #30
 801de8a:	4606      	mov	r6, r0
 801de8c:	460c      	mov	r4, r1
 801de8e:	d507      	bpl.n	801dea0 <__smakebuf_r+0x1c>
 801de90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801de94:	6023      	str	r3, [r4, #0]
 801de96:	6123      	str	r3, [r4, #16]
 801de98:	2301      	movs	r3, #1
 801de9a:	6163      	str	r3, [r4, #20]
 801de9c:	b003      	add	sp, #12
 801de9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dea0:	ab01      	add	r3, sp, #4
 801dea2:	466a      	mov	r2, sp
 801dea4:	f7ff ffc8 	bl	801de38 <__swhatbuf_r>
 801dea8:	9f00      	ldr	r7, [sp, #0]
 801deaa:	4605      	mov	r5, r0
 801deac:	4639      	mov	r1, r7
 801deae:	4630      	mov	r0, r6
 801deb0:	f7fd fe70 	bl	801bb94 <_malloc_r>
 801deb4:	b948      	cbnz	r0, 801deca <__smakebuf_r+0x46>
 801deb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801deba:	059a      	lsls	r2, r3, #22
 801debc:	d4ee      	bmi.n	801de9c <__smakebuf_r+0x18>
 801debe:	f023 0303 	bic.w	r3, r3, #3
 801dec2:	f043 0302 	orr.w	r3, r3, #2
 801dec6:	81a3      	strh	r3, [r4, #12]
 801dec8:	e7e2      	b.n	801de90 <__smakebuf_r+0xc>
 801deca:	89a3      	ldrh	r3, [r4, #12]
 801decc:	6020      	str	r0, [r4, #0]
 801dece:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ded2:	81a3      	strh	r3, [r4, #12]
 801ded4:	9b01      	ldr	r3, [sp, #4]
 801ded6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801deda:	b15b      	cbz	r3, 801def4 <__smakebuf_r+0x70>
 801dedc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801dee0:	4630      	mov	r0, r6
 801dee2:	f000 f8bd 	bl	801e060 <_isatty_r>
 801dee6:	b128      	cbz	r0, 801def4 <__smakebuf_r+0x70>
 801dee8:	89a3      	ldrh	r3, [r4, #12]
 801deea:	f023 0303 	bic.w	r3, r3, #3
 801deee:	f043 0301 	orr.w	r3, r3, #1
 801def2:	81a3      	strh	r3, [r4, #12]
 801def4:	89a3      	ldrh	r3, [r4, #12]
 801def6:	431d      	orrs	r5, r3
 801def8:	81a5      	strh	r5, [r4, #12]
 801defa:	e7cf      	b.n	801de9c <__smakebuf_r+0x18>

0801defc <__sccl>:
 801defc:	b570      	push	{r4, r5, r6, lr}
 801defe:	780b      	ldrb	r3, [r1, #0]
 801df00:	4604      	mov	r4, r0
 801df02:	2b5e      	cmp	r3, #94	@ 0x5e
 801df04:	bf0b      	itete	eq
 801df06:	784b      	ldrbeq	r3, [r1, #1]
 801df08:	1c4a      	addne	r2, r1, #1
 801df0a:	1c8a      	addeq	r2, r1, #2
 801df0c:	2100      	movne	r1, #0
 801df0e:	bf08      	it	eq
 801df10:	2101      	moveq	r1, #1
 801df12:	3801      	subs	r0, #1
 801df14:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801df18:	f800 1f01 	strb.w	r1, [r0, #1]!
 801df1c:	42a8      	cmp	r0, r5
 801df1e:	d1fb      	bne.n	801df18 <__sccl+0x1c>
 801df20:	b90b      	cbnz	r3, 801df26 <__sccl+0x2a>
 801df22:	1e50      	subs	r0, r2, #1
 801df24:	bd70      	pop	{r4, r5, r6, pc}
 801df26:	f081 0101 	eor.w	r1, r1, #1
 801df2a:	54e1      	strb	r1, [r4, r3]
 801df2c:	4610      	mov	r0, r2
 801df2e:	4602      	mov	r2, r0
 801df30:	f812 5b01 	ldrb.w	r5, [r2], #1
 801df34:	2d2d      	cmp	r5, #45	@ 0x2d
 801df36:	d005      	beq.n	801df44 <__sccl+0x48>
 801df38:	2d5d      	cmp	r5, #93	@ 0x5d
 801df3a:	d016      	beq.n	801df6a <__sccl+0x6e>
 801df3c:	2d00      	cmp	r5, #0
 801df3e:	d0f1      	beq.n	801df24 <__sccl+0x28>
 801df40:	462b      	mov	r3, r5
 801df42:	e7f2      	b.n	801df2a <__sccl+0x2e>
 801df44:	7846      	ldrb	r6, [r0, #1]
 801df46:	2e5d      	cmp	r6, #93	@ 0x5d
 801df48:	d0fa      	beq.n	801df40 <__sccl+0x44>
 801df4a:	42b3      	cmp	r3, r6
 801df4c:	dcf8      	bgt.n	801df40 <__sccl+0x44>
 801df4e:	3002      	adds	r0, #2
 801df50:	461a      	mov	r2, r3
 801df52:	3201      	adds	r2, #1
 801df54:	4296      	cmp	r6, r2
 801df56:	54a1      	strb	r1, [r4, r2]
 801df58:	dcfb      	bgt.n	801df52 <__sccl+0x56>
 801df5a:	1af2      	subs	r2, r6, r3
 801df5c:	3a01      	subs	r2, #1
 801df5e:	1c5d      	adds	r5, r3, #1
 801df60:	42b3      	cmp	r3, r6
 801df62:	bfa8      	it	ge
 801df64:	2200      	movge	r2, #0
 801df66:	18ab      	adds	r3, r5, r2
 801df68:	e7e1      	b.n	801df2e <__sccl+0x32>
 801df6a:	4610      	mov	r0, r2
 801df6c:	e7da      	b.n	801df24 <__sccl+0x28>

0801df6e <__submore>:
 801df6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df72:	460c      	mov	r4, r1
 801df74:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801df76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801df7a:	4299      	cmp	r1, r3
 801df7c:	d11d      	bne.n	801dfba <__submore+0x4c>
 801df7e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801df82:	f7fd fe07 	bl	801bb94 <_malloc_r>
 801df86:	b918      	cbnz	r0, 801df90 <__submore+0x22>
 801df88:	f04f 30ff 	mov.w	r0, #4294967295
 801df8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801df90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801df94:	63a3      	str	r3, [r4, #56]	@ 0x38
 801df96:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801df9a:	6360      	str	r0, [r4, #52]	@ 0x34
 801df9c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801dfa0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801dfa4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801dfa8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801dfac:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801dfb0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801dfb4:	6020      	str	r0, [r4, #0]
 801dfb6:	2000      	movs	r0, #0
 801dfb8:	e7e8      	b.n	801df8c <__submore+0x1e>
 801dfba:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801dfbc:	0077      	lsls	r7, r6, #1
 801dfbe:	463a      	mov	r2, r7
 801dfc0:	f000 fbf3 	bl	801e7aa <_realloc_r>
 801dfc4:	4605      	mov	r5, r0
 801dfc6:	2800      	cmp	r0, #0
 801dfc8:	d0de      	beq.n	801df88 <__submore+0x1a>
 801dfca:	eb00 0806 	add.w	r8, r0, r6
 801dfce:	4601      	mov	r1, r0
 801dfd0:	4632      	mov	r2, r6
 801dfd2:	4640      	mov	r0, r8
 801dfd4:	f7fc ff6d 	bl	801aeb2 <memcpy>
 801dfd8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801dfdc:	f8c4 8000 	str.w	r8, [r4]
 801dfe0:	e7e9      	b.n	801dfb6 <__submore+0x48>

0801dfe2 <memmove>:
 801dfe2:	4288      	cmp	r0, r1
 801dfe4:	b510      	push	{r4, lr}
 801dfe6:	eb01 0402 	add.w	r4, r1, r2
 801dfea:	d902      	bls.n	801dff2 <memmove+0x10>
 801dfec:	4284      	cmp	r4, r0
 801dfee:	4623      	mov	r3, r4
 801dff0:	d807      	bhi.n	801e002 <memmove+0x20>
 801dff2:	1e43      	subs	r3, r0, #1
 801dff4:	42a1      	cmp	r1, r4
 801dff6:	d008      	beq.n	801e00a <memmove+0x28>
 801dff8:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dffc:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e000:	e7f8      	b.n	801dff4 <memmove+0x12>
 801e002:	4402      	add	r2, r0
 801e004:	4601      	mov	r1, r0
 801e006:	428a      	cmp	r2, r1
 801e008:	d100      	bne.n	801e00c <memmove+0x2a>
 801e00a:	bd10      	pop	{r4, pc}
 801e00c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e010:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e014:	e7f7      	b.n	801e006 <memmove+0x24>

0801e016 <strncmp>:
 801e016:	b510      	push	{r4, lr}
 801e018:	b16a      	cbz	r2, 801e036 <strncmp+0x20>
 801e01a:	3901      	subs	r1, #1
 801e01c:	1884      	adds	r4, r0, r2
 801e01e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e022:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e026:	429a      	cmp	r2, r3
 801e028:	d103      	bne.n	801e032 <strncmp+0x1c>
 801e02a:	42a0      	cmp	r0, r4
 801e02c:	d001      	beq.n	801e032 <strncmp+0x1c>
 801e02e:	2a00      	cmp	r2, #0
 801e030:	d1f5      	bne.n	801e01e <strncmp+0x8>
 801e032:	1ad0      	subs	r0, r2, r3
 801e034:	bd10      	pop	{r4, pc}
 801e036:	4610      	mov	r0, r2
 801e038:	e7fc      	b.n	801e034 <strncmp+0x1e>
	...

0801e03c <_fstat_r>:
 801e03c:	b538      	push	{r3, r4, r5, lr}
 801e03e:	4d07      	ldr	r5, [pc, #28]	@ (801e05c <_fstat_r+0x20>)
 801e040:	2300      	movs	r3, #0
 801e042:	4604      	mov	r4, r0
 801e044:	4608      	mov	r0, r1
 801e046:	4611      	mov	r1, r2
 801e048:	602b      	str	r3, [r5, #0]
 801e04a:	f7e6 feb7 	bl	8004dbc <_fstat>
 801e04e:	1c43      	adds	r3, r0, #1
 801e050:	d102      	bne.n	801e058 <_fstat_r+0x1c>
 801e052:	682b      	ldr	r3, [r5, #0]
 801e054:	b103      	cbz	r3, 801e058 <_fstat_r+0x1c>
 801e056:	6023      	str	r3, [r4, #0]
 801e058:	bd38      	pop	{r3, r4, r5, pc}
 801e05a:	bf00      	nop
 801e05c:	2401421c 	.word	0x2401421c

0801e060 <_isatty_r>:
 801e060:	b538      	push	{r3, r4, r5, lr}
 801e062:	4d06      	ldr	r5, [pc, #24]	@ (801e07c <_isatty_r+0x1c>)
 801e064:	2300      	movs	r3, #0
 801e066:	4604      	mov	r4, r0
 801e068:	4608      	mov	r0, r1
 801e06a:	602b      	str	r3, [r5, #0]
 801e06c:	f7e6 feb6 	bl	8004ddc <_isatty>
 801e070:	1c43      	adds	r3, r0, #1
 801e072:	d102      	bne.n	801e07a <_isatty_r+0x1a>
 801e074:	682b      	ldr	r3, [r5, #0]
 801e076:	b103      	cbz	r3, 801e07a <_isatty_r+0x1a>
 801e078:	6023      	str	r3, [r4, #0]
 801e07a:	bd38      	pop	{r3, r4, r5, pc}
 801e07c:	2401421c 	.word	0x2401421c

0801e080 <_sbrk_r>:
 801e080:	b538      	push	{r3, r4, r5, lr}
 801e082:	4d06      	ldr	r5, [pc, #24]	@ (801e09c <_sbrk_r+0x1c>)
 801e084:	2300      	movs	r3, #0
 801e086:	4604      	mov	r4, r0
 801e088:	4608      	mov	r0, r1
 801e08a:	602b      	str	r3, [r5, #0]
 801e08c:	f7e6 febe 	bl	8004e0c <_sbrk>
 801e090:	1c43      	adds	r3, r0, #1
 801e092:	d102      	bne.n	801e09a <_sbrk_r+0x1a>
 801e094:	682b      	ldr	r3, [r5, #0]
 801e096:	b103      	cbz	r3, 801e09a <_sbrk_r+0x1a>
 801e098:	6023      	str	r3, [r4, #0]
 801e09a:	bd38      	pop	{r3, r4, r5, pc}
 801e09c:	2401421c 	.word	0x2401421c

0801e0a0 <nan>:
 801e0a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e0a8 <nan+0x8>
 801e0a4:	4770      	bx	lr
 801e0a6:	bf00      	nop
 801e0a8:	00000000 	.word	0x00000000
 801e0ac:	7ff80000 	.word	0x7ff80000

0801e0b0 <__assert_func>:
 801e0b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e0b2:	4614      	mov	r4, r2
 801e0b4:	461a      	mov	r2, r3
 801e0b6:	4b09      	ldr	r3, [pc, #36]	@ (801e0dc <__assert_func+0x2c>)
 801e0b8:	681b      	ldr	r3, [r3, #0]
 801e0ba:	4605      	mov	r5, r0
 801e0bc:	68d8      	ldr	r0, [r3, #12]
 801e0be:	b14c      	cbz	r4, 801e0d4 <__assert_func+0x24>
 801e0c0:	4b07      	ldr	r3, [pc, #28]	@ (801e0e0 <__assert_func+0x30>)
 801e0c2:	9100      	str	r1, [sp, #0]
 801e0c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e0c8:	4906      	ldr	r1, [pc, #24]	@ (801e0e4 <__assert_func+0x34>)
 801e0ca:	462b      	mov	r3, r5
 801e0cc:	f000 fc1a 	bl	801e904 <fiprintf>
 801e0d0:	f000 fc2a 	bl	801e928 <abort>
 801e0d4:	4b04      	ldr	r3, [pc, #16]	@ (801e0e8 <__assert_func+0x38>)
 801e0d6:	461c      	mov	r4, r3
 801e0d8:	e7f3      	b.n	801e0c2 <__assert_func+0x12>
 801e0da:	bf00      	nop
 801e0dc:	24000020 	.word	0x24000020
 801e0e0:	0801f684 	.word	0x0801f684
 801e0e4:	0801f691 	.word	0x0801f691
 801e0e8:	0801f6bf 	.word	0x0801f6bf

0801e0ec <_calloc_r>:
 801e0ec:	b570      	push	{r4, r5, r6, lr}
 801e0ee:	fba1 5402 	umull	r5, r4, r1, r2
 801e0f2:	b934      	cbnz	r4, 801e102 <_calloc_r+0x16>
 801e0f4:	4629      	mov	r1, r5
 801e0f6:	f7fd fd4d 	bl	801bb94 <_malloc_r>
 801e0fa:	4606      	mov	r6, r0
 801e0fc:	b928      	cbnz	r0, 801e10a <_calloc_r+0x1e>
 801e0fe:	4630      	mov	r0, r6
 801e100:	bd70      	pop	{r4, r5, r6, pc}
 801e102:	220c      	movs	r2, #12
 801e104:	6002      	str	r2, [r0, #0]
 801e106:	2600      	movs	r6, #0
 801e108:	e7f9      	b.n	801e0fe <_calloc_r+0x12>
 801e10a:	462a      	mov	r2, r5
 801e10c:	4621      	mov	r1, r4
 801e10e:	f7fc fde7 	bl	801ace0 <memset>
 801e112:	e7f4      	b.n	801e0fe <_calloc_r+0x12>

0801e114 <rshift>:
 801e114:	6903      	ldr	r3, [r0, #16]
 801e116:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e11a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e11e:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e122:	f100 0414 	add.w	r4, r0, #20
 801e126:	dd45      	ble.n	801e1b4 <rshift+0xa0>
 801e128:	f011 011f 	ands.w	r1, r1, #31
 801e12c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e130:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e134:	d10c      	bne.n	801e150 <rshift+0x3c>
 801e136:	f100 0710 	add.w	r7, r0, #16
 801e13a:	4629      	mov	r1, r5
 801e13c:	42b1      	cmp	r1, r6
 801e13e:	d334      	bcc.n	801e1aa <rshift+0x96>
 801e140:	1a9b      	subs	r3, r3, r2
 801e142:	009b      	lsls	r3, r3, #2
 801e144:	1eea      	subs	r2, r5, #3
 801e146:	4296      	cmp	r6, r2
 801e148:	bf38      	it	cc
 801e14a:	2300      	movcc	r3, #0
 801e14c:	4423      	add	r3, r4
 801e14e:	e015      	b.n	801e17c <rshift+0x68>
 801e150:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e154:	f1c1 0820 	rsb	r8, r1, #32
 801e158:	40cf      	lsrs	r7, r1
 801e15a:	f105 0e04 	add.w	lr, r5, #4
 801e15e:	46a1      	mov	r9, r4
 801e160:	4576      	cmp	r6, lr
 801e162:	46f4      	mov	ip, lr
 801e164:	d815      	bhi.n	801e192 <rshift+0x7e>
 801e166:	1a9a      	subs	r2, r3, r2
 801e168:	0092      	lsls	r2, r2, #2
 801e16a:	3a04      	subs	r2, #4
 801e16c:	3501      	adds	r5, #1
 801e16e:	42ae      	cmp	r6, r5
 801e170:	bf38      	it	cc
 801e172:	2200      	movcc	r2, #0
 801e174:	18a3      	adds	r3, r4, r2
 801e176:	50a7      	str	r7, [r4, r2]
 801e178:	b107      	cbz	r7, 801e17c <rshift+0x68>
 801e17a:	3304      	adds	r3, #4
 801e17c:	1b1a      	subs	r2, r3, r4
 801e17e:	42a3      	cmp	r3, r4
 801e180:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e184:	bf08      	it	eq
 801e186:	2300      	moveq	r3, #0
 801e188:	6102      	str	r2, [r0, #16]
 801e18a:	bf08      	it	eq
 801e18c:	6143      	streq	r3, [r0, #20]
 801e18e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e192:	f8dc c000 	ldr.w	ip, [ip]
 801e196:	fa0c fc08 	lsl.w	ip, ip, r8
 801e19a:	ea4c 0707 	orr.w	r7, ip, r7
 801e19e:	f849 7b04 	str.w	r7, [r9], #4
 801e1a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e1a6:	40cf      	lsrs	r7, r1
 801e1a8:	e7da      	b.n	801e160 <rshift+0x4c>
 801e1aa:	f851 cb04 	ldr.w	ip, [r1], #4
 801e1ae:	f847 cf04 	str.w	ip, [r7, #4]!
 801e1b2:	e7c3      	b.n	801e13c <rshift+0x28>
 801e1b4:	4623      	mov	r3, r4
 801e1b6:	e7e1      	b.n	801e17c <rshift+0x68>

0801e1b8 <__hexdig_fun>:
 801e1b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e1bc:	2b09      	cmp	r3, #9
 801e1be:	d802      	bhi.n	801e1c6 <__hexdig_fun+0xe>
 801e1c0:	3820      	subs	r0, #32
 801e1c2:	b2c0      	uxtb	r0, r0
 801e1c4:	4770      	bx	lr
 801e1c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e1ca:	2b05      	cmp	r3, #5
 801e1cc:	d801      	bhi.n	801e1d2 <__hexdig_fun+0x1a>
 801e1ce:	3847      	subs	r0, #71	@ 0x47
 801e1d0:	e7f7      	b.n	801e1c2 <__hexdig_fun+0xa>
 801e1d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e1d6:	2b05      	cmp	r3, #5
 801e1d8:	d801      	bhi.n	801e1de <__hexdig_fun+0x26>
 801e1da:	3827      	subs	r0, #39	@ 0x27
 801e1dc:	e7f1      	b.n	801e1c2 <__hexdig_fun+0xa>
 801e1de:	2000      	movs	r0, #0
 801e1e0:	4770      	bx	lr
	...

0801e1e4 <__gethex>:
 801e1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1e8:	b085      	sub	sp, #20
 801e1ea:	468a      	mov	sl, r1
 801e1ec:	9302      	str	r3, [sp, #8]
 801e1ee:	680b      	ldr	r3, [r1, #0]
 801e1f0:	9001      	str	r0, [sp, #4]
 801e1f2:	4690      	mov	r8, r2
 801e1f4:	1c9c      	adds	r4, r3, #2
 801e1f6:	46a1      	mov	r9, r4
 801e1f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e1fc:	2830      	cmp	r0, #48	@ 0x30
 801e1fe:	d0fa      	beq.n	801e1f6 <__gethex+0x12>
 801e200:	eba9 0303 	sub.w	r3, r9, r3
 801e204:	f1a3 0b02 	sub.w	fp, r3, #2
 801e208:	f7ff ffd6 	bl	801e1b8 <__hexdig_fun>
 801e20c:	4605      	mov	r5, r0
 801e20e:	2800      	cmp	r0, #0
 801e210:	d168      	bne.n	801e2e4 <__gethex+0x100>
 801e212:	49a0      	ldr	r1, [pc, #640]	@ (801e494 <__gethex+0x2b0>)
 801e214:	2201      	movs	r2, #1
 801e216:	4648      	mov	r0, r9
 801e218:	f7ff fefd 	bl	801e016 <strncmp>
 801e21c:	4607      	mov	r7, r0
 801e21e:	2800      	cmp	r0, #0
 801e220:	d167      	bne.n	801e2f2 <__gethex+0x10e>
 801e222:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e226:	4626      	mov	r6, r4
 801e228:	f7ff ffc6 	bl	801e1b8 <__hexdig_fun>
 801e22c:	2800      	cmp	r0, #0
 801e22e:	d062      	beq.n	801e2f6 <__gethex+0x112>
 801e230:	4623      	mov	r3, r4
 801e232:	7818      	ldrb	r0, [r3, #0]
 801e234:	2830      	cmp	r0, #48	@ 0x30
 801e236:	4699      	mov	r9, r3
 801e238:	f103 0301 	add.w	r3, r3, #1
 801e23c:	d0f9      	beq.n	801e232 <__gethex+0x4e>
 801e23e:	f7ff ffbb 	bl	801e1b8 <__hexdig_fun>
 801e242:	fab0 f580 	clz	r5, r0
 801e246:	096d      	lsrs	r5, r5, #5
 801e248:	f04f 0b01 	mov.w	fp, #1
 801e24c:	464a      	mov	r2, r9
 801e24e:	4616      	mov	r6, r2
 801e250:	3201      	adds	r2, #1
 801e252:	7830      	ldrb	r0, [r6, #0]
 801e254:	f7ff ffb0 	bl	801e1b8 <__hexdig_fun>
 801e258:	2800      	cmp	r0, #0
 801e25a:	d1f8      	bne.n	801e24e <__gethex+0x6a>
 801e25c:	498d      	ldr	r1, [pc, #564]	@ (801e494 <__gethex+0x2b0>)
 801e25e:	2201      	movs	r2, #1
 801e260:	4630      	mov	r0, r6
 801e262:	f7ff fed8 	bl	801e016 <strncmp>
 801e266:	2800      	cmp	r0, #0
 801e268:	d13f      	bne.n	801e2ea <__gethex+0x106>
 801e26a:	b944      	cbnz	r4, 801e27e <__gethex+0x9a>
 801e26c:	1c74      	adds	r4, r6, #1
 801e26e:	4622      	mov	r2, r4
 801e270:	4616      	mov	r6, r2
 801e272:	3201      	adds	r2, #1
 801e274:	7830      	ldrb	r0, [r6, #0]
 801e276:	f7ff ff9f 	bl	801e1b8 <__hexdig_fun>
 801e27a:	2800      	cmp	r0, #0
 801e27c:	d1f8      	bne.n	801e270 <__gethex+0x8c>
 801e27e:	1ba4      	subs	r4, r4, r6
 801e280:	00a7      	lsls	r7, r4, #2
 801e282:	7833      	ldrb	r3, [r6, #0]
 801e284:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e288:	2b50      	cmp	r3, #80	@ 0x50
 801e28a:	d13e      	bne.n	801e30a <__gethex+0x126>
 801e28c:	7873      	ldrb	r3, [r6, #1]
 801e28e:	2b2b      	cmp	r3, #43	@ 0x2b
 801e290:	d033      	beq.n	801e2fa <__gethex+0x116>
 801e292:	2b2d      	cmp	r3, #45	@ 0x2d
 801e294:	d034      	beq.n	801e300 <__gethex+0x11c>
 801e296:	1c71      	adds	r1, r6, #1
 801e298:	2400      	movs	r4, #0
 801e29a:	7808      	ldrb	r0, [r1, #0]
 801e29c:	f7ff ff8c 	bl	801e1b8 <__hexdig_fun>
 801e2a0:	1e43      	subs	r3, r0, #1
 801e2a2:	b2db      	uxtb	r3, r3
 801e2a4:	2b18      	cmp	r3, #24
 801e2a6:	d830      	bhi.n	801e30a <__gethex+0x126>
 801e2a8:	f1a0 0210 	sub.w	r2, r0, #16
 801e2ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e2b0:	f7ff ff82 	bl	801e1b8 <__hexdig_fun>
 801e2b4:	f100 3cff 	add.w	ip, r0, #4294967295
 801e2b8:	fa5f fc8c 	uxtb.w	ip, ip
 801e2bc:	f1bc 0f18 	cmp.w	ip, #24
 801e2c0:	f04f 030a 	mov.w	r3, #10
 801e2c4:	d91e      	bls.n	801e304 <__gethex+0x120>
 801e2c6:	b104      	cbz	r4, 801e2ca <__gethex+0xe6>
 801e2c8:	4252      	negs	r2, r2
 801e2ca:	4417      	add	r7, r2
 801e2cc:	f8ca 1000 	str.w	r1, [sl]
 801e2d0:	b1ed      	cbz	r5, 801e30e <__gethex+0x12a>
 801e2d2:	f1bb 0f00 	cmp.w	fp, #0
 801e2d6:	bf0c      	ite	eq
 801e2d8:	2506      	moveq	r5, #6
 801e2da:	2500      	movne	r5, #0
 801e2dc:	4628      	mov	r0, r5
 801e2de:	b005      	add	sp, #20
 801e2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2e4:	2500      	movs	r5, #0
 801e2e6:	462c      	mov	r4, r5
 801e2e8:	e7b0      	b.n	801e24c <__gethex+0x68>
 801e2ea:	2c00      	cmp	r4, #0
 801e2ec:	d1c7      	bne.n	801e27e <__gethex+0x9a>
 801e2ee:	4627      	mov	r7, r4
 801e2f0:	e7c7      	b.n	801e282 <__gethex+0x9e>
 801e2f2:	464e      	mov	r6, r9
 801e2f4:	462f      	mov	r7, r5
 801e2f6:	2501      	movs	r5, #1
 801e2f8:	e7c3      	b.n	801e282 <__gethex+0x9e>
 801e2fa:	2400      	movs	r4, #0
 801e2fc:	1cb1      	adds	r1, r6, #2
 801e2fe:	e7cc      	b.n	801e29a <__gethex+0xb6>
 801e300:	2401      	movs	r4, #1
 801e302:	e7fb      	b.n	801e2fc <__gethex+0x118>
 801e304:	fb03 0002 	mla	r0, r3, r2, r0
 801e308:	e7ce      	b.n	801e2a8 <__gethex+0xc4>
 801e30a:	4631      	mov	r1, r6
 801e30c:	e7de      	b.n	801e2cc <__gethex+0xe8>
 801e30e:	eba6 0309 	sub.w	r3, r6, r9
 801e312:	3b01      	subs	r3, #1
 801e314:	4629      	mov	r1, r5
 801e316:	2b07      	cmp	r3, #7
 801e318:	dc0a      	bgt.n	801e330 <__gethex+0x14c>
 801e31a:	9801      	ldr	r0, [sp, #4]
 801e31c:	f7fd fcc6 	bl	801bcac <_Balloc>
 801e320:	4604      	mov	r4, r0
 801e322:	b940      	cbnz	r0, 801e336 <__gethex+0x152>
 801e324:	4b5c      	ldr	r3, [pc, #368]	@ (801e498 <__gethex+0x2b4>)
 801e326:	4602      	mov	r2, r0
 801e328:	21e4      	movs	r1, #228	@ 0xe4
 801e32a:	485c      	ldr	r0, [pc, #368]	@ (801e49c <__gethex+0x2b8>)
 801e32c:	f7ff fec0 	bl	801e0b0 <__assert_func>
 801e330:	3101      	adds	r1, #1
 801e332:	105b      	asrs	r3, r3, #1
 801e334:	e7ef      	b.n	801e316 <__gethex+0x132>
 801e336:	f100 0a14 	add.w	sl, r0, #20
 801e33a:	2300      	movs	r3, #0
 801e33c:	4655      	mov	r5, sl
 801e33e:	469b      	mov	fp, r3
 801e340:	45b1      	cmp	r9, r6
 801e342:	d337      	bcc.n	801e3b4 <__gethex+0x1d0>
 801e344:	f845 bb04 	str.w	fp, [r5], #4
 801e348:	eba5 050a 	sub.w	r5, r5, sl
 801e34c:	10ad      	asrs	r5, r5, #2
 801e34e:	6125      	str	r5, [r4, #16]
 801e350:	4658      	mov	r0, fp
 801e352:	f7fd fd9d 	bl	801be90 <__hi0bits>
 801e356:	016d      	lsls	r5, r5, #5
 801e358:	f8d8 6000 	ldr.w	r6, [r8]
 801e35c:	1a2d      	subs	r5, r5, r0
 801e35e:	42b5      	cmp	r5, r6
 801e360:	dd54      	ble.n	801e40c <__gethex+0x228>
 801e362:	1bad      	subs	r5, r5, r6
 801e364:	4629      	mov	r1, r5
 801e366:	4620      	mov	r0, r4
 801e368:	f7fe f926 	bl	801c5b8 <__any_on>
 801e36c:	4681      	mov	r9, r0
 801e36e:	b178      	cbz	r0, 801e390 <__gethex+0x1ac>
 801e370:	1e6b      	subs	r3, r5, #1
 801e372:	1159      	asrs	r1, r3, #5
 801e374:	f003 021f 	and.w	r2, r3, #31
 801e378:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801e37c:	f04f 0901 	mov.w	r9, #1
 801e380:	fa09 f202 	lsl.w	r2, r9, r2
 801e384:	420a      	tst	r2, r1
 801e386:	d003      	beq.n	801e390 <__gethex+0x1ac>
 801e388:	454b      	cmp	r3, r9
 801e38a:	dc36      	bgt.n	801e3fa <__gethex+0x216>
 801e38c:	f04f 0902 	mov.w	r9, #2
 801e390:	4629      	mov	r1, r5
 801e392:	4620      	mov	r0, r4
 801e394:	f7ff febe 	bl	801e114 <rshift>
 801e398:	442f      	add	r7, r5
 801e39a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e39e:	42bb      	cmp	r3, r7
 801e3a0:	da42      	bge.n	801e428 <__gethex+0x244>
 801e3a2:	9801      	ldr	r0, [sp, #4]
 801e3a4:	4621      	mov	r1, r4
 801e3a6:	f7fd fcc1 	bl	801bd2c <_Bfree>
 801e3aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e3ac:	2300      	movs	r3, #0
 801e3ae:	6013      	str	r3, [r2, #0]
 801e3b0:	25a3      	movs	r5, #163	@ 0xa3
 801e3b2:	e793      	b.n	801e2dc <__gethex+0xf8>
 801e3b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801e3b8:	2a2e      	cmp	r2, #46	@ 0x2e
 801e3ba:	d012      	beq.n	801e3e2 <__gethex+0x1fe>
 801e3bc:	2b20      	cmp	r3, #32
 801e3be:	d104      	bne.n	801e3ca <__gethex+0x1e6>
 801e3c0:	f845 bb04 	str.w	fp, [r5], #4
 801e3c4:	f04f 0b00 	mov.w	fp, #0
 801e3c8:	465b      	mov	r3, fp
 801e3ca:	7830      	ldrb	r0, [r6, #0]
 801e3cc:	9303      	str	r3, [sp, #12]
 801e3ce:	f7ff fef3 	bl	801e1b8 <__hexdig_fun>
 801e3d2:	9b03      	ldr	r3, [sp, #12]
 801e3d4:	f000 000f 	and.w	r0, r0, #15
 801e3d8:	4098      	lsls	r0, r3
 801e3da:	ea4b 0b00 	orr.w	fp, fp, r0
 801e3de:	3304      	adds	r3, #4
 801e3e0:	e7ae      	b.n	801e340 <__gethex+0x15c>
 801e3e2:	45b1      	cmp	r9, r6
 801e3e4:	d8ea      	bhi.n	801e3bc <__gethex+0x1d8>
 801e3e6:	492b      	ldr	r1, [pc, #172]	@ (801e494 <__gethex+0x2b0>)
 801e3e8:	9303      	str	r3, [sp, #12]
 801e3ea:	2201      	movs	r2, #1
 801e3ec:	4630      	mov	r0, r6
 801e3ee:	f7ff fe12 	bl	801e016 <strncmp>
 801e3f2:	9b03      	ldr	r3, [sp, #12]
 801e3f4:	2800      	cmp	r0, #0
 801e3f6:	d1e1      	bne.n	801e3bc <__gethex+0x1d8>
 801e3f8:	e7a2      	b.n	801e340 <__gethex+0x15c>
 801e3fa:	1ea9      	subs	r1, r5, #2
 801e3fc:	4620      	mov	r0, r4
 801e3fe:	f7fe f8db 	bl	801c5b8 <__any_on>
 801e402:	2800      	cmp	r0, #0
 801e404:	d0c2      	beq.n	801e38c <__gethex+0x1a8>
 801e406:	f04f 0903 	mov.w	r9, #3
 801e40a:	e7c1      	b.n	801e390 <__gethex+0x1ac>
 801e40c:	da09      	bge.n	801e422 <__gethex+0x23e>
 801e40e:	1b75      	subs	r5, r6, r5
 801e410:	4621      	mov	r1, r4
 801e412:	9801      	ldr	r0, [sp, #4]
 801e414:	462a      	mov	r2, r5
 801e416:	f7fd fe99 	bl	801c14c <__lshift>
 801e41a:	1b7f      	subs	r7, r7, r5
 801e41c:	4604      	mov	r4, r0
 801e41e:	f100 0a14 	add.w	sl, r0, #20
 801e422:	f04f 0900 	mov.w	r9, #0
 801e426:	e7b8      	b.n	801e39a <__gethex+0x1b6>
 801e428:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801e42c:	42bd      	cmp	r5, r7
 801e42e:	dd6f      	ble.n	801e510 <__gethex+0x32c>
 801e430:	1bed      	subs	r5, r5, r7
 801e432:	42ae      	cmp	r6, r5
 801e434:	dc34      	bgt.n	801e4a0 <__gethex+0x2bc>
 801e436:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e43a:	2b02      	cmp	r3, #2
 801e43c:	d022      	beq.n	801e484 <__gethex+0x2a0>
 801e43e:	2b03      	cmp	r3, #3
 801e440:	d024      	beq.n	801e48c <__gethex+0x2a8>
 801e442:	2b01      	cmp	r3, #1
 801e444:	d115      	bne.n	801e472 <__gethex+0x28e>
 801e446:	42ae      	cmp	r6, r5
 801e448:	d113      	bne.n	801e472 <__gethex+0x28e>
 801e44a:	2e01      	cmp	r6, #1
 801e44c:	d10b      	bne.n	801e466 <__gethex+0x282>
 801e44e:	9a02      	ldr	r2, [sp, #8]
 801e450:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e454:	6013      	str	r3, [r2, #0]
 801e456:	2301      	movs	r3, #1
 801e458:	6123      	str	r3, [r4, #16]
 801e45a:	f8ca 3000 	str.w	r3, [sl]
 801e45e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e460:	2562      	movs	r5, #98	@ 0x62
 801e462:	601c      	str	r4, [r3, #0]
 801e464:	e73a      	b.n	801e2dc <__gethex+0xf8>
 801e466:	1e71      	subs	r1, r6, #1
 801e468:	4620      	mov	r0, r4
 801e46a:	f7fe f8a5 	bl	801c5b8 <__any_on>
 801e46e:	2800      	cmp	r0, #0
 801e470:	d1ed      	bne.n	801e44e <__gethex+0x26a>
 801e472:	9801      	ldr	r0, [sp, #4]
 801e474:	4621      	mov	r1, r4
 801e476:	f7fd fc59 	bl	801bd2c <_Bfree>
 801e47a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e47c:	2300      	movs	r3, #0
 801e47e:	6013      	str	r3, [r2, #0]
 801e480:	2550      	movs	r5, #80	@ 0x50
 801e482:	e72b      	b.n	801e2dc <__gethex+0xf8>
 801e484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e486:	2b00      	cmp	r3, #0
 801e488:	d1f3      	bne.n	801e472 <__gethex+0x28e>
 801e48a:	e7e0      	b.n	801e44e <__gethex+0x26a>
 801e48c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e48e:	2b00      	cmp	r3, #0
 801e490:	d1dd      	bne.n	801e44e <__gethex+0x26a>
 801e492:	e7ee      	b.n	801e472 <__gethex+0x28e>
 801e494:	0801f64e 	.word	0x0801f64e
 801e498:	0801f5e4 	.word	0x0801f5e4
 801e49c:	0801f6c0 	.word	0x0801f6c0
 801e4a0:	1e6f      	subs	r7, r5, #1
 801e4a2:	f1b9 0f00 	cmp.w	r9, #0
 801e4a6:	d130      	bne.n	801e50a <__gethex+0x326>
 801e4a8:	b127      	cbz	r7, 801e4b4 <__gethex+0x2d0>
 801e4aa:	4639      	mov	r1, r7
 801e4ac:	4620      	mov	r0, r4
 801e4ae:	f7fe f883 	bl	801c5b8 <__any_on>
 801e4b2:	4681      	mov	r9, r0
 801e4b4:	117a      	asrs	r2, r7, #5
 801e4b6:	2301      	movs	r3, #1
 801e4b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801e4bc:	f007 071f 	and.w	r7, r7, #31
 801e4c0:	40bb      	lsls	r3, r7
 801e4c2:	4213      	tst	r3, r2
 801e4c4:	4629      	mov	r1, r5
 801e4c6:	4620      	mov	r0, r4
 801e4c8:	bf18      	it	ne
 801e4ca:	f049 0902 	orrne.w	r9, r9, #2
 801e4ce:	f7ff fe21 	bl	801e114 <rshift>
 801e4d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801e4d6:	1b76      	subs	r6, r6, r5
 801e4d8:	2502      	movs	r5, #2
 801e4da:	f1b9 0f00 	cmp.w	r9, #0
 801e4de:	d047      	beq.n	801e570 <__gethex+0x38c>
 801e4e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e4e4:	2b02      	cmp	r3, #2
 801e4e6:	d015      	beq.n	801e514 <__gethex+0x330>
 801e4e8:	2b03      	cmp	r3, #3
 801e4ea:	d017      	beq.n	801e51c <__gethex+0x338>
 801e4ec:	2b01      	cmp	r3, #1
 801e4ee:	d109      	bne.n	801e504 <__gethex+0x320>
 801e4f0:	f019 0f02 	tst.w	r9, #2
 801e4f4:	d006      	beq.n	801e504 <__gethex+0x320>
 801e4f6:	f8da 3000 	ldr.w	r3, [sl]
 801e4fa:	ea49 0903 	orr.w	r9, r9, r3
 801e4fe:	f019 0f01 	tst.w	r9, #1
 801e502:	d10e      	bne.n	801e522 <__gethex+0x33e>
 801e504:	f045 0510 	orr.w	r5, r5, #16
 801e508:	e032      	b.n	801e570 <__gethex+0x38c>
 801e50a:	f04f 0901 	mov.w	r9, #1
 801e50e:	e7d1      	b.n	801e4b4 <__gethex+0x2d0>
 801e510:	2501      	movs	r5, #1
 801e512:	e7e2      	b.n	801e4da <__gethex+0x2f6>
 801e514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e516:	f1c3 0301 	rsb	r3, r3, #1
 801e51a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e51c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e51e:	2b00      	cmp	r3, #0
 801e520:	d0f0      	beq.n	801e504 <__gethex+0x320>
 801e522:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801e526:	f104 0314 	add.w	r3, r4, #20
 801e52a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801e52e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801e532:	f04f 0c00 	mov.w	ip, #0
 801e536:	4618      	mov	r0, r3
 801e538:	f853 2b04 	ldr.w	r2, [r3], #4
 801e53c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801e540:	d01b      	beq.n	801e57a <__gethex+0x396>
 801e542:	3201      	adds	r2, #1
 801e544:	6002      	str	r2, [r0, #0]
 801e546:	2d02      	cmp	r5, #2
 801e548:	f104 0314 	add.w	r3, r4, #20
 801e54c:	d13c      	bne.n	801e5c8 <__gethex+0x3e4>
 801e54e:	f8d8 2000 	ldr.w	r2, [r8]
 801e552:	3a01      	subs	r2, #1
 801e554:	42b2      	cmp	r2, r6
 801e556:	d109      	bne.n	801e56c <__gethex+0x388>
 801e558:	1171      	asrs	r1, r6, #5
 801e55a:	2201      	movs	r2, #1
 801e55c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e560:	f006 061f 	and.w	r6, r6, #31
 801e564:	fa02 f606 	lsl.w	r6, r2, r6
 801e568:	421e      	tst	r6, r3
 801e56a:	d13a      	bne.n	801e5e2 <__gethex+0x3fe>
 801e56c:	f045 0520 	orr.w	r5, r5, #32
 801e570:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e572:	601c      	str	r4, [r3, #0]
 801e574:	9b02      	ldr	r3, [sp, #8]
 801e576:	601f      	str	r7, [r3, #0]
 801e578:	e6b0      	b.n	801e2dc <__gethex+0xf8>
 801e57a:	4299      	cmp	r1, r3
 801e57c:	f843 cc04 	str.w	ip, [r3, #-4]
 801e580:	d8d9      	bhi.n	801e536 <__gethex+0x352>
 801e582:	68a3      	ldr	r3, [r4, #8]
 801e584:	459b      	cmp	fp, r3
 801e586:	db17      	blt.n	801e5b8 <__gethex+0x3d4>
 801e588:	6861      	ldr	r1, [r4, #4]
 801e58a:	9801      	ldr	r0, [sp, #4]
 801e58c:	3101      	adds	r1, #1
 801e58e:	f7fd fb8d 	bl	801bcac <_Balloc>
 801e592:	4681      	mov	r9, r0
 801e594:	b918      	cbnz	r0, 801e59e <__gethex+0x3ba>
 801e596:	4b1a      	ldr	r3, [pc, #104]	@ (801e600 <__gethex+0x41c>)
 801e598:	4602      	mov	r2, r0
 801e59a:	2184      	movs	r1, #132	@ 0x84
 801e59c:	e6c5      	b.n	801e32a <__gethex+0x146>
 801e59e:	6922      	ldr	r2, [r4, #16]
 801e5a0:	3202      	adds	r2, #2
 801e5a2:	f104 010c 	add.w	r1, r4, #12
 801e5a6:	0092      	lsls	r2, r2, #2
 801e5a8:	300c      	adds	r0, #12
 801e5aa:	f7fc fc82 	bl	801aeb2 <memcpy>
 801e5ae:	4621      	mov	r1, r4
 801e5b0:	9801      	ldr	r0, [sp, #4]
 801e5b2:	f7fd fbbb 	bl	801bd2c <_Bfree>
 801e5b6:	464c      	mov	r4, r9
 801e5b8:	6923      	ldr	r3, [r4, #16]
 801e5ba:	1c5a      	adds	r2, r3, #1
 801e5bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e5c0:	6122      	str	r2, [r4, #16]
 801e5c2:	2201      	movs	r2, #1
 801e5c4:	615a      	str	r2, [r3, #20]
 801e5c6:	e7be      	b.n	801e546 <__gethex+0x362>
 801e5c8:	6922      	ldr	r2, [r4, #16]
 801e5ca:	455a      	cmp	r2, fp
 801e5cc:	dd0b      	ble.n	801e5e6 <__gethex+0x402>
 801e5ce:	2101      	movs	r1, #1
 801e5d0:	4620      	mov	r0, r4
 801e5d2:	f7ff fd9f 	bl	801e114 <rshift>
 801e5d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e5da:	3701      	adds	r7, #1
 801e5dc:	42bb      	cmp	r3, r7
 801e5de:	f6ff aee0 	blt.w	801e3a2 <__gethex+0x1be>
 801e5e2:	2501      	movs	r5, #1
 801e5e4:	e7c2      	b.n	801e56c <__gethex+0x388>
 801e5e6:	f016 061f 	ands.w	r6, r6, #31
 801e5ea:	d0fa      	beq.n	801e5e2 <__gethex+0x3fe>
 801e5ec:	4453      	add	r3, sl
 801e5ee:	f1c6 0620 	rsb	r6, r6, #32
 801e5f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e5f6:	f7fd fc4b 	bl	801be90 <__hi0bits>
 801e5fa:	42b0      	cmp	r0, r6
 801e5fc:	dbe7      	blt.n	801e5ce <__gethex+0x3ea>
 801e5fe:	e7f0      	b.n	801e5e2 <__gethex+0x3fe>
 801e600:	0801f5e4 	.word	0x0801f5e4

0801e604 <L_shift>:
 801e604:	f1c2 0208 	rsb	r2, r2, #8
 801e608:	0092      	lsls	r2, r2, #2
 801e60a:	b570      	push	{r4, r5, r6, lr}
 801e60c:	f1c2 0620 	rsb	r6, r2, #32
 801e610:	6843      	ldr	r3, [r0, #4]
 801e612:	6804      	ldr	r4, [r0, #0]
 801e614:	fa03 f506 	lsl.w	r5, r3, r6
 801e618:	432c      	orrs	r4, r5
 801e61a:	40d3      	lsrs	r3, r2
 801e61c:	6004      	str	r4, [r0, #0]
 801e61e:	f840 3f04 	str.w	r3, [r0, #4]!
 801e622:	4288      	cmp	r0, r1
 801e624:	d3f4      	bcc.n	801e610 <L_shift+0xc>
 801e626:	bd70      	pop	{r4, r5, r6, pc}

0801e628 <__match>:
 801e628:	b530      	push	{r4, r5, lr}
 801e62a:	6803      	ldr	r3, [r0, #0]
 801e62c:	3301      	adds	r3, #1
 801e62e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e632:	b914      	cbnz	r4, 801e63a <__match+0x12>
 801e634:	6003      	str	r3, [r0, #0]
 801e636:	2001      	movs	r0, #1
 801e638:	bd30      	pop	{r4, r5, pc}
 801e63a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e63e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801e642:	2d19      	cmp	r5, #25
 801e644:	bf98      	it	ls
 801e646:	3220      	addls	r2, #32
 801e648:	42a2      	cmp	r2, r4
 801e64a:	d0f0      	beq.n	801e62e <__match+0x6>
 801e64c:	2000      	movs	r0, #0
 801e64e:	e7f3      	b.n	801e638 <__match+0x10>

0801e650 <__hexnan>:
 801e650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e654:	680b      	ldr	r3, [r1, #0]
 801e656:	6801      	ldr	r1, [r0, #0]
 801e658:	115e      	asrs	r6, r3, #5
 801e65a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801e65e:	f013 031f 	ands.w	r3, r3, #31
 801e662:	b087      	sub	sp, #28
 801e664:	bf18      	it	ne
 801e666:	3604      	addne	r6, #4
 801e668:	2500      	movs	r5, #0
 801e66a:	1f37      	subs	r7, r6, #4
 801e66c:	4682      	mov	sl, r0
 801e66e:	4690      	mov	r8, r2
 801e670:	9301      	str	r3, [sp, #4]
 801e672:	f846 5c04 	str.w	r5, [r6, #-4]
 801e676:	46b9      	mov	r9, r7
 801e678:	463c      	mov	r4, r7
 801e67a:	9502      	str	r5, [sp, #8]
 801e67c:	46ab      	mov	fp, r5
 801e67e:	784a      	ldrb	r2, [r1, #1]
 801e680:	1c4b      	adds	r3, r1, #1
 801e682:	9303      	str	r3, [sp, #12]
 801e684:	b342      	cbz	r2, 801e6d8 <__hexnan+0x88>
 801e686:	4610      	mov	r0, r2
 801e688:	9105      	str	r1, [sp, #20]
 801e68a:	9204      	str	r2, [sp, #16]
 801e68c:	f7ff fd94 	bl	801e1b8 <__hexdig_fun>
 801e690:	2800      	cmp	r0, #0
 801e692:	d151      	bne.n	801e738 <__hexnan+0xe8>
 801e694:	9a04      	ldr	r2, [sp, #16]
 801e696:	9905      	ldr	r1, [sp, #20]
 801e698:	2a20      	cmp	r2, #32
 801e69a:	d818      	bhi.n	801e6ce <__hexnan+0x7e>
 801e69c:	9b02      	ldr	r3, [sp, #8]
 801e69e:	459b      	cmp	fp, r3
 801e6a0:	dd13      	ble.n	801e6ca <__hexnan+0x7a>
 801e6a2:	454c      	cmp	r4, r9
 801e6a4:	d206      	bcs.n	801e6b4 <__hexnan+0x64>
 801e6a6:	2d07      	cmp	r5, #7
 801e6a8:	dc04      	bgt.n	801e6b4 <__hexnan+0x64>
 801e6aa:	462a      	mov	r2, r5
 801e6ac:	4649      	mov	r1, r9
 801e6ae:	4620      	mov	r0, r4
 801e6b0:	f7ff ffa8 	bl	801e604 <L_shift>
 801e6b4:	4544      	cmp	r4, r8
 801e6b6:	d952      	bls.n	801e75e <__hexnan+0x10e>
 801e6b8:	2300      	movs	r3, #0
 801e6ba:	f1a4 0904 	sub.w	r9, r4, #4
 801e6be:	f844 3c04 	str.w	r3, [r4, #-4]
 801e6c2:	f8cd b008 	str.w	fp, [sp, #8]
 801e6c6:	464c      	mov	r4, r9
 801e6c8:	461d      	mov	r5, r3
 801e6ca:	9903      	ldr	r1, [sp, #12]
 801e6cc:	e7d7      	b.n	801e67e <__hexnan+0x2e>
 801e6ce:	2a29      	cmp	r2, #41	@ 0x29
 801e6d0:	d157      	bne.n	801e782 <__hexnan+0x132>
 801e6d2:	3102      	adds	r1, #2
 801e6d4:	f8ca 1000 	str.w	r1, [sl]
 801e6d8:	f1bb 0f00 	cmp.w	fp, #0
 801e6dc:	d051      	beq.n	801e782 <__hexnan+0x132>
 801e6de:	454c      	cmp	r4, r9
 801e6e0:	d206      	bcs.n	801e6f0 <__hexnan+0xa0>
 801e6e2:	2d07      	cmp	r5, #7
 801e6e4:	dc04      	bgt.n	801e6f0 <__hexnan+0xa0>
 801e6e6:	462a      	mov	r2, r5
 801e6e8:	4649      	mov	r1, r9
 801e6ea:	4620      	mov	r0, r4
 801e6ec:	f7ff ff8a 	bl	801e604 <L_shift>
 801e6f0:	4544      	cmp	r4, r8
 801e6f2:	d936      	bls.n	801e762 <__hexnan+0x112>
 801e6f4:	f1a8 0204 	sub.w	r2, r8, #4
 801e6f8:	4623      	mov	r3, r4
 801e6fa:	f853 1b04 	ldr.w	r1, [r3], #4
 801e6fe:	f842 1f04 	str.w	r1, [r2, #4]!
 801e702:	429f      	cmp	r7, r3
 801e704:	d2f9      	bcs.n	801e6fa <__hexnan+0xaa>
 801e706:	1b3b      	subs	r3, r7, r4
 801e708:	f023 0303 	bic.w	r3, r3, #3
 801e70c:	3304      	adds	r3, #4
 801e70e:	3401      	adds	r4, #1
 801e710:	3e03      	subs	r6, #3
 801e712:	42b4      	cmp	r4, r6
 801e714:	bf88      	it	hi
 801e716:	2304      	movhi	r3, #4
 801e718:	4443      	add	r3, r8
 801e71a:	2200      	movs	r2, #0
 801e71c:	f843 2b04 	str.w	r2, [r3], #4
 801e720:	429f      	cmp	r7, r3
 801e722:	d2fb      	bcs.n	801e71c <__hexnan+0xcc>
 801e724:	683b      	ldr	r3, [r7, #0]
 801e726:	b91b      	cbnz	r3, 801e730 <__hexnan+0xe0>
 801e728:	4547      	cmp	r7, r8
 801e72a:	d128      	bne.n	801e77e <__hexnan+0x12e>
 801e72c:	2301      	movs	r3, #1
 801e72e:	603b      	str	r3, [r7, #0]
 801e730:	2005      	movs	r0, #5
 801e732:	b007      	add	sp, #28
 801e734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e738:	3501      	adds	r5, #1
 801e73a:	2d08      	cmp	r5, #8
 801e73c:	f10b 0b01 	add.w	fp, fp, #1
 801e740:	dd06      	ble.n	801e750 <__hexnan+0x100>
 801e742:	4544      	cmp	r4, r8
 801e744:	d9c1      	bls.n	801e6ca <__hexnan+0x7a>
 801e746:	2300      	movs	r3, #0
 801e748:	f844 3c04 	str.w	r3, [r4, #-4]
 801e74c:	2501      	movs	r5, #1
 801e74e:	3c04      	subs	r4, #4
 801e750:	6822      	ldr	r2, [r4, #0]
 801e752:	f000 000f 	and.w	r0, r0, #15
 801e756:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801e75a:	6020      	str	r0, [r4, #0]
 801e75c:	e7b5      	b.n	801e6ca <__hexnan+0x7a>
 801e75e:	2508      	movs	r5, #8
 801e760:	e7b3      	b.n	801e6ca <__hexnan+0x7a>
 801e762:	9b01      	ldr	r3, [sp, #4]
 801e764:	2b00      	cmp	r3, #0
 801e766:	d0dd      	beq.n	801e724 <__hexnan+0xd4>
 801e768:	f1c3 0320 	rsb	r3, r3, #32
 801e76c:	f04f 32ff 	mov.w	r2, #4294967295
 801e770:	40da      	lsrs	r2, r3
 801e772:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801e776:	4013      	ands	r3, r2
 801e778:	f846 3c04 	str.w	r3, [r6, #-4]
 801e77c:	e7d2      	b.n	801e724 <__hexnan+0xd4>
 801e77e:	3f04      	subs	r7, #4
 801e780:	e7d0      	b.n	801e724 <__hexnan+0xd4>
 801e782:	2004      	movs	r0, #4
 801e784:	e7d5      	b.n	801e732 <__hexnan+0xe2>

0801e786 <__ascii_mbtowc>:
 801e786:	b082      	sub	sp, #8
 801e788:	b901      	cbnz	r1, 801e78c <__ascii_mbtowc+0x6>
 801e78a:	a901      	add	r1, sp, #4
 801e78c:	b142      	cbz	r2, 801e7a0 <__ascii_mbtowc+0x1a>
 801e78e:	b14b      	cbz	r3, 801e7a4 <__ascii_mbtowc+0x1e>
 801e790:	7813      	ldrb	r3, [r2, #0]
 801e792:	600b      	str	r3, [r1, #0]
 801e794:	7812      	ldrb	r2, [r2, #0]
 801e796:	1e10      	subs	r0, r2, #0
 801e798:	bf18      	it	ne
 801e79a:	2001      	movne	r0, #1
 801e79c:	b002      	add	sp, #8
 801e79e:	4770      	bx	lr
 801e7a0:	4610      	mov	r0, r2
 801e7a2:	e7fb      	b.n	801e79c <__ascii_mbtowc+0x16>
 801e7a4:	f06f 0001 	mvn.w	r0, #1
 801e7a8:	e7f8      	b.n	801e79c <__ascii_mbtowc+0x16>

0801e7aa <_realloc_r>:
 801e7aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e7ae:	4607      	mov	r7, r0
 801e7b0:	4614      	mov	r4, r2
 801e7b2:	460d      	mov	r5, r1
 801e7b4:	b921      	cbnz	r1, 801e7c0 <_realloc_r+0x16>
 801e7b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e7ba:	4611      	mov	r1, r2
 801e7bc:	f7fd b9ea 	b.w	801bb94 <_malloc_r>
 801e7c0:	b92a      	cbnz	r2, 801e7ce <_realloc_r+0x24>
 801e7c2:	f7fd f973 	bl	801baac <_free_r>
 801e7c6:	4625      	mov	r5, r4
 801e7c8:	4628      	mov	r0, r5
 801e7ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e7ce:	f000 f8b2 	bl	801e936 <_malloc_usable_size_r>
 801e7d2:	4284      	cmp	r4, r0
 801e7d4:	4606      	mov	r6, r0
 801e7d6:	d802      	bhi.n	801e7de <_realloc_r+0x34>
 801e7d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801e7dc:	d8f4      	bhi.n	801e7c8 <_realloc_r+0x1e>
 801e7de:	4621      	mov	r1, r4
 801e7e0:	4638      	mov	r0, r7
 801e7e2:	f7fd f9d7 	bl	801bb94 <_malloc_r>
 801e7e6:	4680      	mov	r8, r0
 801e7e8:	b908      	cbnz	r0, 801e7ee <_realloc_r+0x44>
 801e7ea:	4645      	mov	r5, r8
 801e7ec:	e7ec      	b.n	801e7c8 <_realloc_r+0x1e>
 801e7ee:	42b4      	cmp	r4, r6
 801e7f0:	4622      	mov	r2, r4
 801e7f2:	4629      	mov	r1, r5
 801e7f4:	bf28      	it	cs
 801e7f6:	4632      	movcs	r2, r6
 801e7f8:	f7fc fb5b 	bl	801aeb2 <memcpy>
 801e7fc:	4629      	mov	r1, r5
 801e7fe:	4638      	mov	r0, r7
 801e800:	f7fd f954 	bl	801baac <_free_r>
 801e804:	e7f1      	b.n	801e7ea <_realloc_r+0x40>
	...

0801e808 <_strtoul_l.isra.0>:
 801e808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e80c:	4e34      	ldr	r6, [pc, #208]	@ (801e8e0 <_strtoul_l.isra.0+0xd8>)
 801e80e:	4686      	mov	lr, r0
 801e810:	460d      	mov	r5, r1
 801e812:	4628      	mov	r0, r5
 801e814:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e818:	5d37      	ldrb	r7, [r6, r4]
 801e81a:	f017 0708 	ands.w	r7, r7, #8
 801e81e:	d1f8      	bne.n	801e812 <_strtoul_l.isra.0+0xa>
 801e820:	2c2d      	cmp	r4, #45	@ 0x2d
 801e822:	d110      	bne.n	801e846 <_strtoul_l.isra.0+0x3e>
 801e824:	782c      	ldrb	r4, [r5, #0]
 801e826:	2701      	movs	r7, #1
 801e828:	1c85      	adds	r5, r0, #2
 801e82a:	f033 0010 	bics.w	r0, r3, #16
 801e82e:	d115      	bne.n	801e85c <_strtoul_l.isra.0+0x54>
 801e830:	2c30      	cmp	r4, #48	@ 0x30
 801e832:	d10d      	bne.n	801e850 <_strtoul_l.isra.0+0x48>
 801e834:	7828      	ldrb	r0, [r5, #0]
 801e836:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801e83a:	2858      	cmp	r0, #88	@ 0x58
 801e83c:	d108      	bne.n	801e850 <_strtoul_l.isra.0+0x48>
 801e83e:	786c      	ldrb	r4, [r5, #1]
 801e840:	3502      	adds	r5, #2
 801e842:	2310      	movs	r3, #16
 801e844:	e00a      	b.n	801e85c <_strtoul_l.isra.0+0x54>
 801e846:	2c2b      	cmp	r4, #43	@ 0x2b
 801e848:	bf04      	itt	eq
 801e84a:	782c      	ldrbeq	r4, [r5, #0]
 801e84c:	1c85      	addeq	r5, r0, #2
 801e84e:	e7ec      	b.n	801e82a <_strtoul_l.isra.0+0x22>
 801e850:	2b00      	cmp	r3, #0
 801e852:	d1f6      	bne.n	801e842 <_strtoul_l.isra.0+0x3a>
 801e854:	2c30      	cmp	r4, #48	@ 0x30
 801e856:	bf14      	ite	ne
 801e858:	230a      	movne	r3, #10
 801e85a:	2308      	moveq	r3, #8
 801e85c:	f04f 38ff 	mov.w	r8, #4294967295
 801e860:	2600      	movs	r6, #0
 801e862:	fbb8 f8f3 	udiv	r8, r8, r3
 801e866:	fb03 f908 	mul.w	r9, r3, r8
 801e86a:	ea6f 0909 	mvn.w	r9, r9
 801e86e:	4630      	mov	r0, r6
 801e870:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801e874:	f1bc 0f09 	cmp.w	ip, #9
 801e878:	d810      	bhi.n	801e89c <_strtoul_l.isra.0+0x94>
 801e87a:	4664      	mov	r4, ip
 801e87c:	42a3      	cmp	r3, r4
 801e87e:	dd1e      	ble.n	801e8be <_strtoul_l.isra.0+0xb6>
 801e880:	f1b6 3fff 	cmp.w	r6, #4294967295
 801e884:	d007      	beq.n	801e896 <_strtoul_l.isra.0+0x8e>
 801e886:	4580      	cmp	r8, r0
 801e888:	d316      	bcc.n	801e8b8 <_strtoul_l.isra.0+0xb0>
 801e88a:	d101      	bne.n	801e890 <_strtoul_l.isra.0+0x88>
 801e88c:	45a1      	cmp	r9, r4
 801e88e:	db13      	blt.n	801e8b8 <_strtoul_l.isra.0+0xb0>
 801e890:	fb00 4003 	mla	r0, r0, r3, r4
 801e894:	2601      	movs	r6, #1
 801e896:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e89a:	e7e9      	b.n	801e870 <_strtoul_l.isra.0+0x68>
 801e89c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801e8a0:	f1bc 0f19 	cmp.w	ip, #25
 801e8a4:	d801      	bhi.n	801e8aa <_strtoul_l.isra.0+0xa2>
 801e8a6:	3c37      	subs	r4, #55	@ 0x37
 801e8a8:	e7e8      	b.n	801e87c <_strtoul_l.isra.0+0x74>
 801e8aa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801e8ae:	f1bc 0f19 	cmp.w	ip, #25
 801e8b2:	d804      	bhi.n	801e8be <_strtoul_l.isra.0+0xb6>
 801e8b4:	3c57      	subs	r4, #87	@ 0x57
 801e8b6:	e7e1      	b.n	801e87c <_strtoul_l.isra.0+0x74>
 801e8b8:	f04f 36ff 	mov.w	r6, #4294967295
 801e8bc:	e7eb      	b.n	801e896 <_strtoul_l.isra.0+0x8e>
 801e8be:	1c73      	adds	r3, r6, #1
 801e8c0:	d106      	bne.n	801e8d0 <_strtoul_l.isra.0+0xc8>
 801e8c2:	2322      	movs	r3, #34	@ 0x22
 801e8c4:	f8ce 3000 	str.w	r3, [lr]
 801e8c8:	4630      	mov	r0, r6
 801e8ca:	b932      	cbnz	r2, 801e8da <_strtoul_l.isra.0+0xd2>
 801e8cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e8d0:	b107      	cbz	r7, 801e8d4 <_strtoul_l.isra.0+0xcc>
 801e8d2:	4240      	negs	r0, r0
 801e8d4:	2a00      	cmp	r2, #0
 801e8d6:	d0f9      	beq.n	801e8cc <_strtoul_l.isra.0+0xc4>
 801e8d8:	b106      	cbz	r6, 801e8dc <_strtoul_l.isra.0+0xd4>
 801e8da:	1e69      	subs	r1, r5, #1
 801e8dc:	6011      	str	r1, [r2, #0]
 801e8de:	e7f5      	b.n	801e8cc <_strtoul_l.isra.0+0xc4>
 801e8e0:	0801f431 	.word	0x0801f431

0801e8e4 <_strtoul_r>:
 801e8e4:	f7ff bf90 	b.w	801e808 <_strtoul_l.isra.0>

0801e8e8 <__ascii_wctomb>:
 801e8e8:	4603      	mov	r3, r0
 801e8ea:	4608      	mov	r0, r1
 801e8ec:	b141      	cbz	r1, 801e900 <__ascii_wctomb+0x18>
 801e8ee:	2aff      	cmp	r2, #255	@ 0xff
 801e8f0:	d904      	bls.n	801e8fc <__ascii_wctomb+0x14>
 801e8f2:	228a      	movs	r2, #138	@ 0x8a
 801e8f4:	601a      	str	r2, [r3, #0]
 801e8f6:	f04f 30ff 	mov.w	r0, #4294967295
 801e8fa:	4770      	bx	lr
 801e8fc:	700a      	strb	r2, [r1, #0]
 801e8fe:	2001      	movs	r0, #1
 801e900:	4770      	bx	lr
	...

0801e904 <fiprintf>:
 801e904:	b40e      	push	{r1, r2, r3}
 801e906:	b503      	push	{r0, r1, lr}
 801e908:	4601      	mov	r1, r0
 801e90a:	ab03      	add	r3, sp, #12
 801e90c:	4805      	ldr	r0, [pc, #20]	@ (801e924 <fiprintf+0x20>)
 801e90e:	f853 2b04 	ldr.w	r2, [r3], #4
 801e912:	6800      	ldr	r0, [r0, #0]
 801e914:	9301      	str	r3, [sp, #4]
 801e916:	f7fe ff7d 	bl	801d814 <_vfiprintf_r>
 801e91a:	b002      	add	sp, #8
 801e91c:	f85d eb04 	ldr.w	lr, [sp], #4
 801e920:	b003      	add	sp, #12
 801e922:	4770      	bx	lr
 801e924:	24000020 	.word	0x24000020

0801e928 <abort>:
 801e928:	b508      	push	{r3, lr}
 801e92a:	2006      	movs	r0, #6
 801e92c:	f000 f834 	bl	801e998 <raise>
 801e930:	2001      	movs	r0, #1
 801e932:	f7e6 f9f3 	bl	8004d1c <_exit>

0801e936 <_malloc_usable_size_r>:
 801e936:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e93a:	1f18      	subs	r0, r3, #4
 801e93c:	2b00      	cmp	r3, #0
 801e93e:	bfbc      	itt	lt
 801e940:	580b      	ldrlt	r3, [r1, r0]
 801e942:	18c0      	addlt	r0, r0, r3
 801e944:	4770      	bx	lr

0801e946 <_raise_r>:
 801e946:	291f      	cmp	r1, #31
 801e948:	b538      	push	{r3, r4, r5, lr}
 801e94a:	4605      	mov	r5, r0
 801e94c:	460c      	mov	r4, r1
 801e94e:	d904      	bls.n	801e95a <_raise_r+0x14>
 801e950:	2316      	movs	r3, #22
 801e952:	6003      	str	r3, [r0, #0]
 801e954:	f04f 30ff 	mov.w	r0, #4294967295
 801e958:	bd38      	pop	{r3, r4, r5, pc}
 801e95a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e95c:	b112      	cbz	r2, 801e964 <_raise_r+0x1e>
 801e95e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e962:	b94b      	cbnz	r3, 801e978 <_raise_r+0x32>
 801e964:	4628      	mov	r0, r5
 801e966:	f000 f831 	bl	801e9cc <_getpid_r>
 801e96a:	4622      	mov	r2, r4
 801e96c:	4601      	mov	r1, r0
 801e96e:	4628      	mov	r0, r5
 801e970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e974:	f000 b818 	b.w	801e9a8 <_kill_r>
 801e978:	2b01      	cmp	r3, #1
 801e97a:	d00a      	beq.n	801e992 <_raise_r+0x4c>
 801e97c:	1c59      	adds	r1, r3, #1
 801e97e:	d103      	bne.n	801e988 <_raise_r+0x42>
 801e980:	2316      	movs	r3, #22
 801e982:	6003      	str	r3, [r0, #0]
 801e984:	2001      	movs	r0, #1
 801e986:	e7e7      	b.n	801e958 <_raise_r+0x12>
 801e988:	2100      	movs	r1, #0
 801e98a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e98e:	4620      	mov	r0, r4
 801e990:	4798      	blx	r3
 801e992:	2000      	movs	r0, #0
 801e994:	e7e0      	b.n	801e958 <_raise_r+0x12>
	...

0801e998 <raise>:
 801e998:	4b02      	ldr	r3, [pc, #8]	@ (801e9a4 <raise+0xc>)
 801e99a:	4601      	mov	r1, r0
 801e99c:	6818      	ldr	r0, [r3, #0]
 801e99e:	f7ff bfd2 	b.w	801e946 <_raise_r>
 801e9a2:	bf00      	nop
 801e9a4:	24000020 	.word	0x24000020

0801e9a8 <_kill_r>:
 801e9a8:	b538      	push	{r3, r4, r5, lr}
 801e9aa:	4d07      	ldr	r5, [pc, #28]	@ (801e9c8 <_kill_r+0x20>)
 801e9ac:	2300      	movs	r3, #0
 801e9ae:	4604      	mov	r4, r0
 801e9b0:	4608      	mov	r0, r1
 801e9b2:	4611      	mov	r1, r2
 801e9b4:	602b      	str	r3, [r5, #0]
 801e9b6:	f7e6 f9a1 	bl	8004cfc <_kill>
 801e9ba:	1c43      	adds	r3, r0, #1
 801e9bc:	d102      	bne.n	801e9c4 <_kill_r+0x1c>
 801e9be:	682b      	ldr	r3, [r5, #0]
 801e9c0:	b103      	cbz	r3, 801e9c4 <_kill_r+0x1c>
 801e9c2:	6023      	str	r3, [r4, #0]
 801e9c4:	bd38      	pop	{r3, r4, r5, pc}
 801e9c6:	bf00      	nop
 801e9c8:	2401421c 	.word	0x2401421c

0801e9cc <_getpid_r>:
 801e9cc:	f7e6 b98e 	b.w	8004cec <_getpid>

0801e9d0 <_init>:
 801e9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e9d2:	bf00      	nop
 801e9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e9d6:	bc08      	pop	{r3}
 801e9d8:	469e      	mov	lr, r3
 801e9da:	4770      	bx	lr

0801e9dc <_fini>:
 801e9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e9de:	bf00      	nop
 801e9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e9e2:	bc08      	pop	{r3}
 801e9e4:	469e      	mov	lr, r3
 801e9e6:	4770      	bx	lr
