// Seed: 1153980264
module module_0;
  wire id_1;
  always_comb @(id_1);
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display(id_3 * (id_2[1]));
  wire id_6;
  module_0 modCall_1 ();
  supply1 id_7 = 1;
  always @(negedge id_2[1'b0]) id_4 <= #1 1'b0;
  wire id_8;
endmodule
