compile_verilog rtl/*.v tb/soc_tb.v