********************************************************************************
 *
 * Copyright (c) 2015 Cirrus Logic International (UK) Ltd.  All rights reserved.
 *
 * This software as well as any related documentation is furnished under 
 * license and may only be used or copied in accordance with the terms of the 
 * license. The information in this file is furnished for informational use 
 * only, is subject to change without notice, and should not be construed as 
 * a commitment by Cirrus Logic International (UK) Ltd.  Cirrus Logic International
 * (UK) Ltd assumes no responsibility or liability for any errors or inaccuracies
 * that may appear in this document or any software that may be provided in
 * association with this document. 
 *
 * Except as permitted by such license, no part of this document may be 
 * reproduced, stored in a retrieval system, or transmitted in any form or by 
 * any means without the express written consent of Cirrus Logic International
 * (UK) Ltd or affiliated companies. 
 *
 * @file soundclear_control.txt
 * @brief  WISCE use case script to configure audio routing after firmware has been loaded for the soundclear control test.
 *
 * @version \$Id: soundclear_control.txt 745 2015-01-21 15:30:52Z emmas $
 *
 * @warning
 *     This software is specifically written for Cirrus Logic devices.
 *     It may not be used with other devices.
 *
 ******************************************************************************* 

  0x300 0x000C SMbus_32inx_16dat     Write  0x34      * Input Enables(300H):     000C  IN4L_ENA=0, IN4R_ENA=0, IN3L_ENA=0, IN3R_ENA=0, IN2L_ENA=1, IN2R_ENA=1, IN1L_ENA=0, IN1R_ENA=0

  0x400 0x0003 SMbus_32inx_16dat     Write  0x34      * Output Enables 1(400H):  0003  OUT6L_ENA=0, OUT6R_ENA=0, OUT5L_ENA=0, OUT5R_ENA=0, SPKOUTL_ENA=0, SPKOUTR_ENA=0, HP3L_ENA=0, HP3R_ENA=0, HP2L_ENA=0, HP2R_ENA=0, HP1L_ENA=1, HP1R_ENA=1

  0x318 0x2280 SMbus_32inx_16dat     Write  0x34      * IN2L Control(318H):      2280  IN2L_HPF=0, IN2_OSR=3.072MHz, IN2_DMIC_SUP=MICVDD, IN2_MODE=Single-ended (IN1xP), IN2L_PGA_VOL=0dB
  
  0x319 0x0280 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2L(319H): 0280  IN_VU=1, IN2L_MUTE=0, IN2L_VOL=0dB
  0x31D 0x0280 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2R(31DH): 0280  IN_VU=1, IN2R_MUTE=0, IN2R_VOL=0dB

  0x411 0x0280 SMbus_32inx_16dat     Write  0x34      * DAC Digital Volume 1L(411H): 0280  OUT_VU=1, OUT1L_MUTE=0, OUT1L_VOL=0dB
  0x415 0x0280 SMbus_32inx_16dat     Write  0x34      * DAC Digital Volume 1R(415H): 0280  OUT_VU=1, OUT1R_MUTE=0, OUT1R_VOL=0dB
  0x680 0x0012 SMbus_32inx_16dat     Write  0x34      * OUT1LMIX Input 1 Source(680H): 0012  OUT1LMIX_STS1=0, OUT1LMIX_SRC1=IN2L
  0x688 0x0013 SMbus_32inx_16dat     Write  0x34      * OUT1RMIX Input 1 Source(688H): 0013  OUT1RMIX_STS1=0, OUT1RMIX_SRC1=IN2R

  0x9D0 0x0012 SMbus_32inx_16dat     Write  0x34      * DSP3AUX1MIX Input 1 Source(9D0H): 0012  DSP3AUX1MIX_STS=0, DSP3AUX1_SRC=IN2L

  0xC10 0x0012 SMbus_32inx_16dat     Write  0x34      * DSP6AUX1MIX_Input_1_Source(C10H): 0012  DSP6AUX1_STS=0, DSP6AUX1_SRC=IN2L signal path
  0xC18 0x0013 SMbus_32inx_16dat     Write  0x34      * DSP6AUX2MIX_Input_1_Source(C18H): 0013  DSP6AUX2_STS=0, DSP6AUX2_SRC=IN2R signal path

BLOCK_WRITE 0x39005E SMbus_32inx_16dat 0x34 * FIRMWARE_FLORIDA_EZ2CONTROL_USESADTRIGGER_1
00000000
END

BLOCK_WRITE 0x390062 SMbus_32inx_16dat 0x34 * FIRMWARE_FLORIDA_EZ2CONTROL_STREAMING_TIMEOUT_1
00000001
END

