# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment_1.srcs/sources_1/new/ALU.vhd" \
"../../../../Assignment_1.srcs/sources_1/new/Logics.vhd" \
"../../../../Assignment_1.srcs/sources_1/new/Mux.vhd" \
"../../../../Assignment_1.srcs/sources_1/new/Full_adder.vhd" \
"../../../../Assignment_1.srcs/sim_1/new/Full_adder_test.vhd" \
"../../../../Assignment_1.srcs/sim_1/new/Mux_test.vhd" \
"../../../../Assignment_1.srcs/sim_1/new/Logics_test.vhd" \
"../../../../Assignment_1.srcs/sim_1/new/ALU_test.vhd" \

# Do not sort compile order
nosort
