
*** Running vivado
    with args -log design_with_processor_PWM_Over_wrapper_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_with_processor_PWM_Over_wrapper_0_2.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_with_processor_PWM_Over_wrapper_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1461.383 ; gain = 159.914
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.734 ; gain = 2.004
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_with_processor_PWM_Over_wrapper_0_2
Command: synth_design -top design_with_processor_PWM_Over_wrapper_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.250 ; gain = 408.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_with_processor_PWM_Over_wrapper_0_2' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/design_with_processor/ip/design_with_processor_PWM_Over_wrapper_0_2/synth/design_with_processor_PWM_Over_wrapper_0_2.vhd:65]
INFO: [Synth 8-3491] module 'PWM_Over_wrapper' declared at 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_Over/hdl/PWM_Over_wrapper.vhd:15' bound to instance 'U0' of component 'PWM_Over_wrapper' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/design_with_processor/ip/design_with_processor_PWM_Over_wrapper_0_2/synth/design_with_processor_PWM_Over_wrapper_0_2.vhd:91]
INFO: [Synth 8-638] synthesizing module 'PWM_Over_wrapper' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_Over/hdl/PWM_Over_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'PWM_Over' declared at 'c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:15' bound to instance 'PWM_Over_i' of component 'PWM_Over' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_Over/hdl/PWM_Over_wrapper.vhd:34]
INFO: [Synth 8-638] synthesizing module 'PWM_Over' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:28]
INFO: [Synth 8-3491] module 'PWM_Over_Comparator_0_3' declared at 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Comparator_0_3_stub.vhdl:6' bound to instance 'Comparator_0' of component 'PWM_Over_Comparator_0_3' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PWM_Over_Comparator_0_3' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Comparator_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'PWM_Over_Controller_0_1' declared at 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Controller_0_1_stub.vhdl:6' bound to instance 'Controller_0' of component 'PWM_Over_Controller_0_1' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:93]
INFO: [Synth 8-638] synthesizing module 'PWM_Over_Controller_0_1' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Controller_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'PWM_Over_DataChecker_0_1' declared at 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_DataChecker_0_1_stub.vhdl:6' bound to instance 'DataChecker_0' of component 'PWM_Over_DataChecker_0_1' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:102]
INFO: [Synth 8-638] synthesizing module 'PWM_Over_DataChecker_0_1' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_DataChecker_0_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'PWM_Over_Reg_0_1' declared at 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Reg_0_1_stub.vhdl:6' bound to instance 'Reg_0' of component 'PWM_Over_Reg_0_1' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:110]
INFO: [Synth 8-638] synthesizing module 'PWM_Over_Reg_0_1' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Reg_0_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'PWM_Over_Upcounter_0_1' declared at 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Upcounter_0_1_stub.vhdl:6' bound to instance 'Upcounter_0' of component 'PWM_Over_Upcounter_0_1' [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:125]
INFO: [Synth 8-638] synthesizing module 'PWM_Over_Upcounter_0_1' [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/.Xil/Vivado-1924-DaanAsus/realtime/PWM_Over_Upcounter_0_1_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'PWM_Over' (0#1) [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/synth/PWM_Over.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'PWM_Over_wrapper' (0#1) [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_Over/hdl/PWM_Over_wrapper.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_with_processor_PWM_Over_wrapper_0_2' (0#1) [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/design_with_processor/ip/design_with_processor_PWM_Over_wrapper_0_2/synth/design_with_processor_PWM_Over_wrapper_0_2.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2412.766 ; gain = 503.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2430.691 ; gain = 521.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2430.691 ; gain = 521.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Controller_0_1/PWM_Over_Controller_0_1/PWM_Over_Controller_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/Controller_0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Controller_0_1/PWM_Over_Controller_0_1/PWM_Over_Controller_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/Controller_0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Comparator_0_3/PWM_Over_Comparator_0_3/PWM_Over_Comparator_0_3_in_context.xdc] for cell 'U0/PWM_Over_i/Comparator_0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Comparator_0_3/PWM_Over_Comparator_0_3/PWM_Over_Comparator_0_3_in_context.xdc] for cell 'U0/PWM_Over_i/Comparator_0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_DataChecker_0_1/PWM_Over_DataChecker_0_1/PWM_Over_DataChecker_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/DataChecker_0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_DataChecker_0_1/PWM_Over_DataChecker_0_1/PWM_Over_DataChecker_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/DataChecker_0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Upcounter_0_1/PWM_Over_Upcounter_0_1/PWM_Over_Upcounter_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/Upcounter_0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Upcounter_0_1/PWM_Over_Upcounter_0_1/PWM_Over_Upcounter_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/Upcounter_0'
Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Reg_0_1/PWM_Over_Reg_0_1/PWM_Over_Reg_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/Reg_0'
Finished Parsing XDC File [c:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_control.gen/sources_1/bd/PWM_Over/ip/PWM_Over_Reg_0_1/PWM_Over_Reg_0_1/PWM_Over_Reg_0_1_in_context.xdc] for cell 'U0/PWM_Over_i/Reg_0'
Parsing XDC File [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2458.438 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/PWM_Over_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/PWM_Over_i/Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/PWM_Over_i/Comparator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/PWM_Over_i/DataChecker_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/PWM_Over_i/Upcounter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/PWM_Over_i/Reg_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |PWM_Over_Comparator_0_3  |         1|
|2     |PWM_Over_Controller_0_1  |         1|
|3     |PWM_Over_DataChecker_0_1 |         1|
|4     |PWM_Over_Reg_0_1         |         1|
|5     |PWM_Over_Upcounter_0_1   |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |PWM_Over_Comparator_0_3_bbox  |     1|
|2     |PWM_Over_Controller_0_1_bbox  |     1|
|3     |PWM_Over_DataChecker_0_1_bbox |     1|
|4     |PWM_Over_Reg_0_1_bbox         |     1|
|5     |PWM_Over_Upcounter_0_1_bbox   |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2458.438 ; gain = 521.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2458.438 ; gain = 549.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5757dc50
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2458.438 ; gain = 955.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/design_with_processor_PWM_Over_wrapper_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_with_processor_PWM_Over_wrapper_0_2, cache-ID = e70c91e4da84fd4c
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.runs/design_with_processor_PWM_Over_wrapper_0_2_synth_1/design_with_processor_PWM_Over_wrapper_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_with_processor_PWM_Over_wrapper_0_2_utilization_synth.rpt -pb design_with_processor_PWM_Over_wrapper_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 14:03:24 2023...
