$date
	Fri Nov 11 19:04:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fn_sw_tb $end
$scope module fn_sw_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000000000000
1#
#2000000000000
0#
1"
#3000000000000
1$
1#
#4000000000000
0$
0#
0"
1!
#5000000000000
1$
1#
#6000000000000
0#
1"
#7000000000000
0$
1#
#8000000000000
