/**
 * \file IfxPsi5s_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_PSI5S/V0.2.2.1.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Psi5s_Registers_Cfg Psi5s address
 * \ingroup IfxSfr_Psi5s_Registers
 * 
 * \defgroup IfxSfr_Psi5s_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Psi5s_Registers_Cfg
 *
 * \defgroup IfxSfr_Psi5s_Registers_Cfg_Psi5s0 2-PSI5S0
 * \ingroup IfxSfr_Psi5s_Registers_Cfg
 *
 *
 */
#ifndef IFXPSI5S_REG_H
#define IFXPSI5S_REG_H 1
/******************************************************************************/
#include "IfxPsi5s_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Psi5s_Registers_Cfg_BaseAddress
 * \{  */

/** \brief PSI5S object */
#define MODULE_PSI5S0 /*lint --e(923, 9078)*/ ((*(Ifx_PSI5S*)0xF4407000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Psi5s_Registers_Cfg_Psi5s0
 * \{  */
/** \brief 0, Clock Control Register */
#define PSI5S0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CLC*)0xF4407000u)

/** \brief 4, OCDS Control and Status Register */
#define PSI5S0_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_OCS*)0xF4407004u)

/** \brief 8, Module Identification Register */
#define PSI5S0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ID*)0xF4407008u)

/** \brief C, Reset Control Register A */
#define PSI5S0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RST_CTRLA*)0xF440700Cu)

/** \brief 10, Reset Control Register B */
#define PSI5S0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RST_CTRLB*)0xF4407010u)

/** \brief 14, Reset Status Register */
#define PSI5S0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RST_STAT*)0xF4407014u)

/** \brief 20, PROT Register Endinit */
#define PSI5S0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PROT*)0xF4407020u)

/** \brief 24, PROT Register Safe Endinit */
#define PSI5S0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PROT*)0xF4407024u)

/** \brief 40, Write access enable register A */
#define PSI5S0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ACCEN_WRA*)0xF4407040u)

/** \brief 44, Write access enable register B */
#define PSI5S0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ACCEN_WRB_FPI*)0xF4407044u)

/** \brief 48, Read access enable register A */
#define PSI5S0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ACCEN_RDA*)0xF4407048u)

/** \brief 4C, Read access enable register B */
#define PSI5S0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ACCEN_RDB_FPI*)0xF440704Cu)

/** \brief 50, VM access enable register */
#define PSI5S0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ACCEN_VM*)0xF4407050u)

/** \brief 54, PRS access enable register */
#define PSI5S0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_ACCEN_PRS*)0xF4407054u)

/** \brief 60, Fractional Divider Register */
#define PSI5S0_FDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_FDR*)0xF4407060u)

/** \brief 64, Fractional Divider Register for Timestamp */
#define PSI5S0_FDRT /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_FDRT*)0xF4407064u)

/** \brief 68, Timestamp Count Register A */
#define PSI5S0_TSCNTA /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCNTA*)0xF4407068u)

/** \brief 6C, Timestamp Count Register B */
#define PSI5S0_TSCNTB /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCNTB*)0xF440706Cu)

/** \brief 70, Global Control Register */
#define PSI5S0_GCR /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_GCR*)0xF4407070u)

/** \brief 74, Number of Frames Control Register */
#define PSI5S0_NFC /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_NFC*)0xF4407074u)

/** \brief 78, Frame Counter Register */
#define PSI5S0_FCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_FCNT*)0xF4407078u)

/** \brief 7C, Input and Output Control Register */
#define PSI5S0_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_IOCR*)0xF440707Cu)

/** \brief 80, Receiver Control Register A0 */
#define PSI5S0_RCRA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF4407080u)

/** \brief 84, Receiver Control Register A1 */
#define PSI5S0_RCRA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF4407084u)

/** \brief 88, Receiver Control Register A2 */
#define PSI5S0_RCRA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF4407088u)

/** \brief 8C, Receiver Control Register A3 */
#define PSI5S0_RCRA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF440708Cu)

/** \brief 90, Receiver Control Register A4 */
#define PSI5S0_RCRA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF4407090u)

/** \brief 94, Receiver Control Register A5 */
#define PSI5S0_RCRA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF4407094u)

/** \brief 98, Receiver Control Register A6 */
#define PSI5S0_RCRA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF4407098u)

/** \brief 9C, Receiver Control Register A7 */
#define PSI5S0_RCRA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRA*)0xF440709Cu)

/** \brief A0, Receiver Control Register B0 */
#define PSI5S0_RCRB0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070A0u)

/** \brief A4, Receiver Control Register B1 */
#define PSI5S0_RCRB1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070A4u)

/** \brief A8, Receiver Control Register B2 */
#define PSI5S0_RCRB2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070A8u)

/** \brief AC, Receiver Control Register B3 */
#define PSI5S0_RCRB3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070ACu)

/** \brief B0, Receiver Control Register B4 */
#define PSI5S0_RCRB4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070B0u)

/** \brief B4, Receiver Control Register B5 */
#define PSI5S0_RCRB5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070B4u)

/** \brief B8, Receiver Control Register B6 */
#define PSI5S0_RCRB6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070B8u)

/** \brief BC, Receiver Control Register B7 */
#define PSI5S0_RCRB7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RCRB*)0xF44070BCu)

/** \brief C0, Watchdog Timer Register 0 */
#define PSI5S0_WDT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070C0u)

/** \brief C4, Watchdog Timer Register 1 */
#define PSI5S0_WDT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070C4u)

/** \brief C8, Watchdog Timer Register 2 */
#define PSI5S0_WDT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070C8u)

/** \brief CC, Watchdog Timer Register 3 */
#define PSI5S0_WDT3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070CCu)

/** \brief D0, Watchdog Timer Register 4 */
#define PSI5S0_WDT4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070D0u)

/** \brief D4, Watchdog Timer Register 5 */
#define PSI5S0_WDT5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070D4u)

/** \brief D8, Watchdog Timer Register 6 */
#define PSI5S0_WDT6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070D8u)

/** \brief DC, Watchdog Timer Register 7 */
#define PSI5S0_WDT7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WDT*)0xF44070DCu)

/** \brief E0, Timestamp Capture Register 0 */
#define PSI5S0_TSCR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070E0u)

/** \brief E4, Timestamp Capture Register 1 */
#define PSI5S0_TSCR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070E4u)

/** \brief E8, Timestamp Capture Register 2 */
#define PSI5S0_TSCR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070E8u)

/** \brief EC, Timestamp Capture Register 3 */
#define PSI5S0_TSCR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070ECu)

/** \brief F0, Timestamp Capture Register 4 */
#define PSI5S0_TSCR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070F0u)

/** \brief F4, Timestamp Capture Register 5 */
#define PSI5S0_TSCR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070F4u)

/** \brief F8, Timestamp Capture Register 6 */
#define PSI5S0_TSCR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070F8u)

/** \brief FC, Timestamp Capture Register 7 */
#define PSI5S0_TSCR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSCR*)0xF44070FCu)

/** \brief 100, Receive Status Register */
#define PSI5S0_RDS /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RDS*)0xF4407100u)

/** \brief 104, Receive Data Register */
#define PSI5S0_RDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RDR*)0xF4407104u)

/** \brief 108, Timestamp Mirror Register */
#define PSI5S0_TSM /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TSM*)0xF4407108u)

/** \brief 10C, Target Address Register */
#define PSI5S0_TAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TAR*)0xF440710Cu)

/** \brief 110, Base Address Register */
#define PSI5S0_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_BAR*)0xF4407110u)

/** \brief 114, Pulse Generation Control Register 0 */
#define PSI5S0_PGC0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF4407114u)

/** \brief 118, Pulse Generation Control Register 1 */
#define PSI5S0_PGC1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF4407118u)

/** \brief 11C, Pulse Generation Control Register 2 */
#define PSI5S0_PGC2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF440711Cu)

/** \brief 120, Pulse Generation Control Register 3 */
#define PSI5S0_PGC3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF4407120u)

/** \brief 124, Pulse Generation Control Register 4 */
#define PSI5S0_PGC4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF4407124u)

/** \brief 128, Pulse Generation Control Register 5 */
#define PSI5S0_PGC5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF4407128u)

/** \brief 12C, Pulse Generation Control Register 6 */
#define PSI5S0_PGC6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF440712Cu)

/** \brief 130, Pulse Generation Control Register 7 */
#define PSI5S0_PGC7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_PGC*)0xF4407130u)

/** \brief 134, Channel Trigger Value Register 0 */
#define PSI5S0_CTV0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF4407134u)

/** \brief 138, Channel Trigger Value Register 1 */
#define PSI5S0_CTV1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF4407138u)

/** \brief 13C, Channel Trigger Value Register 2 */
#define PSI5S0_CTV2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF440713Cu)

/** \brief 140, Channel Trigger Value Register 3 */
#define PSI5S0_CTV3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF4407140u)

/** \brief 144, Channel Trigger Value Register 4 */
#define PSI5S0_CTV4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF4407144u)

/** \brief 148, Channel Trigger Value Register 5 */
#define PSI5S0_CTV5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF4407148u)

/** \brief 14C, Channel Trigger Value Register 6 */
#define PSI5S0_CTV6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF440714Cu)

/** \brief 150, Channel Trigger Value Register 7 */
#define PSI5S0_CTV7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CTV*)0xF4407150u)

/** \brief 154, Send Control Register 0 */
#define PSI5S0_SCR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF4407154u)

/** \brief 158, Send Control Register 1 */
#define PSI5S0_SCR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF4407158u)

/** \brief 15C, Send Control Register 2 */
#define PSI5S0_SCR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF440715Cu)

/** \brief 160, Send Control Register 3 */
#define PSI5S0_SCR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF4407160u)

/** \brief 164, Send Control Register 4 */
#define PSI5S0_SCR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF4407164u)

/** \brief 168, Send Control Register 5 */
#define PSI5S0_SCR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF4407168u)

/** \brief 16C, Send Control Register 6 */
#define PSI5S0_SCR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF440716Cu)

/** \brief 170, Send Control Register 7 */
#define PSI5S0_SCR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SCR*)0xF4407170u)

/** \brief 174, Send Data Register 0 */
#define PSI5S0_SDR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF4407174u)

/** \brief 178, Send Data Register 1 */
#define PSI5S0_SDR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF4407178u)

/** \brief 17C, Send Data Register 2 */
#define PSI5S0_SDR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF440717Cu)

/** \brief 180, Send Data Register 3 */
#define PSI5S0_SDR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF4407180u)

/** \brief 184, Send Data Register 4 */
#define PSI5S0_SDR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF4407184u)

/** \brief 188, Send Data Register 5 */
#define PSI5S0_SDR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF4407188u)

/** \brief 18C, Send Data Register 6 */
#define PSI5S0_SDR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF440718Cu)

/** \brief 190, Send Data Register 7 */
#define PSI5S0_SDR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_SDR*)0xF4407190u)

/** \brief 194, CPU Direct Write Register */
#define PSI5S0_CDW /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CDW*)0xF4407194u)

/** \brief 198, Control Register */
#define PSI5S0_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_CON*)0xF4407198u)

/** \brief 19C, Baud Rate Timer/Reload Register */
#define PSI5S0_BG /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_BG*)0xF440719Cu)

/** \brief 1A0, Fractional Divider Register */
#define PSI5S0_FDV /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_FDV*)0xF44071A0u)

/** \brief 1A4, Fractional Divider for Output CLK Register */
#define PSI5S0_FDO /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_FDO*)0xF44071A4u)

/** \brief 1A8, Transmit Buffer Register */
#define PSI5S0_TBUF /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_TBUF*)0xF44071A8u)

/** \brief 1AC, Receive Buffer Register */
#define PSI5S0_RBUF /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_RBUF*)0xF44071ACu)

/** \brief 1B0, Write Hardware Bits Control Register */
#define PSI5S0_WHBCON /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_WHBCON*)0xF44071B0u)

/** \brief 1B4, Interrupt Status Register 0 */
#define PSI5S0_INTSTAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071B4u)

/** \brief 1B8, Interrupt Status Register 1 */
#define PSI5S0_INTSTAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071B8u)

/** \brief 1BC, Interrupt Status Register 2 */
#define PSI5S0_INTSTAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071BCu)

/** \brief 1C0, Interrupt Status Register 3 */
#define PSI5S0_INTSTAT3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071C0u)

/** \brief 1C4, Interrupt Status Register 4 */
#define PSI5S0_INTSTAT4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071C4u)

/** \brief 1C8, Interrupt Status Register 5 */
#define PSI5S0_INTSTAT5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071C8u)

/** \brief 1CC, Interrupt Status Register 6 */
#define PSI5S0_INTSTAT6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071CCu)

/** \brief 1D0, Interrupt Status Register 7 */
#define PSI5S0_INTSTAT7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTAT*)0xF44071D0u)

/** \brief 1D4, Interrupt Set Register 0 */
#define PSI5S0_INTSET0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071D4u)

/** \brief 1D8, Interrupt Set Register 1 */
#define PSI5S0_INTSET1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071D8u)

/** \brief 1DC, Interrupt Set Register 2 */
#define PSI5S0_INTSET2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071DCu)

/** \brief 1E0, Interrupt Set Register 3 */
#define PSI5S0_INTSET3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071E0u)

/** \brief 1E4, Interrupt Set Register 4 */
#define PSI5S0_INTSET4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071E4u)

/** \brief 1E8, Interrupt Set Register 5 */
#define PSI5S0_INTSET5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071E8u)

/** \brief 1EC, Interrupt Set Register 6 */
#define PSI5S0_INTSET6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071ECu)

/** \brief 1F0, Interrupt Set Register 7 */
#define PSI5S0_INTSET7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSET*)0xF44071F0u)

/** \brief 1F4, Interrupt Clear Register 0 */
#define PSI5S0_INTCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF44071F4u)

/** \brief 1F8, Interrupt Clear Register 1 */
#define PSI5S0_INTCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF44071F8u)

/** \brief 1FC, Interrupt Clear Register 2 */
#define PSI5S0_INTCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF44071FCu)

/** \brief 200, Interrupt Clear Register 3 */
#define PSI5S0_INTCLR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF4407200u)

/** \brief 204, Interrupt Clear Register 4 */
#define PSI5S0_INTCLR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF4407204u)

/** \brief 208, Interrupt Clear Register 5 */
#define PSI5S0_INTCLR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF4407208u)

/** \brief 20C, Interrupt Clear Register 6 */
#define PSI5S0_INTCLR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF440720Cu)

/** \brief 210, Interrupt Clear Register 7 */
#define PSI5S0_INTCLR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLR*)0xF4407210u)

/** \brief 214, Interrupt Enable Register 0 */
#define PSI5S0_INTEN0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF4407214u)

/** \brief 218, Interrupt Enable Register 1 */
#define PSI5S0_INTEN1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF4407218u)

/** \brief 21C, Interrupt Enable Register 2 */
#define PSI5S0_INTEN2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF440721Cu)

/** \brief 220, Interrupt Enable Register 3 */
#define PSI5S0_INTEN3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF4407220u)

/** \brief 224, Interrupt Enable Register 4 */
#define PSI5S0_INTEN4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF4407224u)

/** \brief 228, Interrupt Enable Register 5 */
#define PSI5S0_INTEN5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF4407228u)

/** \brief 22C, Interrupt Enable Register 6 */
#define PSI5S0_INTEN6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF440722Cu)

/** \brief 230, Interrupt Enable Register 7 */
#define PSI5S0_INTEN7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTEN*)0xF4407230u)

/** \brief 234, Interrupt Node Pointer Register 0 */
#define PSI5S0_INP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF4407234u)

/** \brief 238, Interrupt Node Pointer Register 1 */
#define PSI5S0_INP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF4407238u)

/** \brief 23C, Interrupt Node Pointer Register 2 */
#define PSI5S0_INP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF440723Cu)

/** \brief 240, Interrupt Node Pointer Register 3 */
#define PSI5S0_INP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF4407240u)

/** \brief 244, Interrupt Node Pointer Register 4 */
#define PSI5S0_INP4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF4407244u)

/** \brief 248, Interrupt Node Pointer Register 5 */
#define PSI5S0_INP5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF4407248u)

/** \brief 24C, Interrupt Node Pointer Register 6 */
#define PSI5S0_INP6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF440724Cu)

/** \brief 250, Interrupt Node Pointer Register 7 */
#define PSI5S0_INP7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INP*)0xF4407250u)

/** \brief 254, Interrupt Overview Register */
#define PSI5S0_INTOV /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTOV*)0xF4407254u)

/** \brief 258, Interrupt Status Register Global */
#define PSI5S0_INTSTATG /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSTATG*)0xF4407258u)

/** \brief 25C, Interrupt Set Register Global */
#define PSI5S0_INTSETG /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTSETG*)0xF440725Cu)

/** \brief 260, Interrupt Clear Register Global */
#define PSI5S0_INTCLRG /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTCLRG*)0xF4407260u)

/** \brief 264, Interrupt Enable Register Global */
#define PSI5S0_INTENG /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INTENG*)0xF4407264u)

/** \brief 268, Interrupt Node Pointer Register Global */
#define PSI5S0_INPG /*lint --e(923, 9078)*/ (*(volatile Ifx_PSI5S_INPG*)0xF4407268u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPSI5S_REG_H */
