// Seed: 2270240523
module module_0;
  wire id_1, id_2, id_3, id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 ();
  inout reg id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_5 = -1'b0;
  end
endmodule
module module_2 #(
    parameter id_14 = 32'd26,
    parameter id_17 = 32'd40
) (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output tri id_4,
    output wand id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    output uwire id_9
    , id_16,
    input supply0 id_10,
    output tri id_11,
    input tri id_12
    , _id_17,
    output supply1 id_13,
    input wire _id_14
);
  assign id_13 = id_17;
  wire [1 : id_14] id_18;
  wire id_19;
  shortint id_20;
  ;
  module_0 modCall_1 ();
  logic [-1 : id_17] id_21;
endmodule
