Library IEEE;
use ieee.std_logic_1164.all;

entity fa_1bit_test is
	port ( 
		SW : IN STD_LOGIC_VECTOR(2 downto 0);
		LEDR : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
	);
end entity;

architecture archi_fa_1bit_test of fa_1bit_test is
	component fa_1bit is 
		port ( 
			a, b, cin : in STD_LOGIC;
			cout, s: out STD_LOGIC 
		);
	end component;
	
	begin
		fa_1 : fa_1bit
			port map (
				a => SW(0),
				b => SW(1),
				cin => SW(2),
				s => LEDR(0),
				cout => LEDR(1)
			);

end architecture;