module tb_mux_sel ();
	reg [7:0] addr;
	reg [7:0] data;
	wire [7:0] data_out;
	reg sel;
	
	always @(addr, data, sel) begin
		if(sel) begin
			data_out = data;
		end else begin
			data_out = addr;
		end
	end

endmodule
