{
    "Function": "save_vector_registers",
    "astEdges": [
        [
            0,
            2
        ],
        [
            0,
            1
        ],
        [
            0,
            8
        ],
        [
            6,
            7
        ],
        [
            4,
            5
        ],
        [
            2,
            3
        ],
        [
            3,
            6
        ],
        [
            3,
            4
        ]
    ],
    "candidateNodeList": [
        7
    ],
    "cfgEdges": [
        [
            0,
            4
        ],
        [
            6,
            8
        ],
        [
            4,
            6
        ],
        [
            4,
            8
        ]
    ],
    "ddgEdges": [
        [
            0,
            4
        ],
        [
            0,
            6
        ],
        [
            6,
            8
        ],
        [
            6,
            8
        ],
        [
            4,
            8
        ]
    ],
    "ncsEdges": [
        [
            1,
            5
        ],
        [
            5,
            7
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "CONTROL_STRUCTURE",
        "4": "test_facility",
        "5": "LITERAL",
        "6": "save_vx_regs",
        "7": "boot_cpu_vector_save_area",
        "8": "METHOD_RETURN"
    }
}