##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 56.49 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 52.49 MHz  | Target: 75.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 75.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 75.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 75.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 50.28 MHz  | Target: 7.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+006           982297      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  13333.3          -5719       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  133333           113445      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_1(0)_PAD  31937         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.49 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 982297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   7093   8343  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  13473  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  13473  982297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.49 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : -5719p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2       macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q            macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_state_2_split\/main_3  macrocell1    2922   9895  -5719  RISE       1
\UART_1:BUART:rx_state_2_split\/q       macrocell1    3350  13245  -5719  RISE       1
\UART_1:BUART:rx_state_2\/main_8        macrocell22   2297  15542  -5719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 50.28 MHz | Target: 7.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 113445p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16378
-------------------------------------   ----- 
End-of-path arrival time (ps)           16378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:pollcount_0\/q            macrocell26   1250   1250  113445  RISE       1
\UART_1:BUART:rx_postpoll\/main_1       macrocell7    3209   4459  113445  RISE       1
\UART_1:BUART:rx_postpoll\/q            macrocell7    3350   7809  113445  RISE       1
\UART_1:BUART:rx_state_2_split\/main_3  macrocell1    2922  10731  113445  RISE       1
\UART_1:BUART:rx_state_2_split\/q       macrocell1    3350  14081  113445  RISE       1
\UART_1:BUART:rx_state_2\/main_8        macrocell22   2297  16378  113445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : -5719p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2       macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q            macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_state_2_split\/main_3  macrocell1    2922   9895  -5719  RISE       1
\UART_1:BUART:rx_state_2_split\/q       macrocell1    3350  13245  -5719  RISE       1
\UART_1:BUART:rx_state_2\/main_8        macrocell22   2297  15542  -5719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 113445p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16378
-------------------------------------   ----- 
End-of-path arrival time (ps)           16378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:pollcount_0\/q            macrocell26   1250   1250  113445  RISE       1
\UART_1:BUART:rx_postpoll\/main_1       macrocell7    3209   4459  113445  RISE       1
\UART_1:BUART:rx_postpoll\/q            macrocell7    3350   7809  113445  RISE       1
\UART_1:BUART:rx_state_2_split\/main_3  macrocell1    2922  10731  113445  RISE       1
\UART_1:BUART:rx_state_2_split\/q       macrocell1    3350  14081  113445  RISE       1
\UART_1:BUART:rx_state_2\/main_8        macrocell22   2297  16378  113445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 982297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   7093   8343  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  13473  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  13473  982297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : -5719p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2       macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q            macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_state_2_split\/main_3  macrocell1    2922   9895  -5719  RISE       1
\UART_1:BUART:rx_state_2_split\/q       macrocell1    3350  13245  -5719  RISE       1
\UART_1:BUART:rx_state_2\/main_8        macrocell22   2297  15542  -5719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : -877p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell19   3727  10700   -877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : -853p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   6973  -5719  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3744  10716   -853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_1\/main_3
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : -698p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10522
-------------------------------------   ----- 
End-of-path arrival time (ps)           10522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_state_1\/main_3   macrocell18   3549  10522   -698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : -698p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10522
-------------------------------------   ----- 
End-of-path arrival time (ps)           10522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                       synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2      macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q           macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_break_detect\/main_3  macrocell29   3549  10522   -698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : -72p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell22   2923   9896    -72  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : -72p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell7    2603   3623  -5719  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell7    3350   6973  -5719  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell28   2923   9896    -72  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 5307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell25   3496   4516   5307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 5307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell26   3496   4516   5307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 6201p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#10 vs. UART_1_IntClock:R#2)   13333
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                             9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3623
-------------------------------------   ---- 
End-of-path arrival time (ps)           3623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020  -5719  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell30   2603   3623   6201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 113883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14091
-------------------------------------   ----- 
End-of-path arrival time (ps)           14091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell6    6619   7869  113883  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  11219  113883  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2871  14091  113883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 116600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6190
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10543
-------------------------------------   ----- 
End-of-path arrival time (ps)           10543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell14     1250   1250  116600  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell3      3650   4900  116600  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8250  116600  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10543  116600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 116698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13126
-------------------------------------   ----- 
End-of-path arrival time (ps)           13126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell20  11876  13126  116698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_1\/main_2
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 116700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13124
-------------------------------------   ----- 
End-of-path arrival time (ps)           13124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_status_1\/main_2  macrocell27  11874  13124  116700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 116715p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13108
-------------------------------------   ----- 
End-of-path arrival time (ps)           13108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell21  11858  13108  116715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_1\/main_2
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 117504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12319
-------------------------------------   ----- 
End-of-path arrival time (ps)           12319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_state_1\/main_2   macrocell18  11069  12319  117504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 117504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12319
-------------------------------------   ----- 
End-of-path arrival time (ps)           12319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q      macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_break_detect\/main_2  macrocell29  11069  12319  117504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 117982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  117982  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell22   9901  11841  117982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 118531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q                macrocell18     1250   1250  117060  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7542   8792  118531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 118717p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  117982  RISE       1
\UART_1:BUART:rx_break_detect\/main_7    macrocell29   9166  11106  118717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_status_1\/main_6
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 120019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  117982  RISE       1
\UART_1:BUART:rx_status_1\/main_6        macrocell27   7864   9804  120019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 120062p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9761
-------------------------------------   ---- 
End-of-path arrival time (ps)           9761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  115701  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell21   7821   9761  120062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 120064p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  115701  RISE       1
\UART_1:BUART:rx_break_detect\/main_8    macrocell29   7820   9760  120064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_status_1\/main_7
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 120075p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  115701  RISE       1
\UART_1:BUART:rx_status_1\/main_7        macrocell27   7808   9748  120075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 120077p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  115701  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell20   7807   9747  120077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 120325p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 132833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12509
-------------------------------------   ----- 
End-of-path arrival time (ps)           12509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  120325  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      3248   6828  120325  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  10178  120325  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2330  12509  120325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 120440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  115701  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell19   7443   9383  120440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 120548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  117982  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell20   7335   9275  120548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 120922p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  117982  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell21   6961   8901  120922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 121034p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q               macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell24   7539   8789  121034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 121067p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell19   7506   8756  121067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 121272p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell21   7302   8552  121272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 121281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell20   7292   8542  121281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 121292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 132833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  121292  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2301   5881  121292  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9231  121292  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2311  11541  121292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 121364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  116698  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4709   5959  121364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 121703p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  117982  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell19   6181   8121  121703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 121901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell24   6672   7922  121901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 121917p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell19   6656   7906  121917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_1\/main_1
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 121954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_status_1\/main_1  macrocell27   6619   7869  121954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 122132p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  120325  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell15     4111   7691  122132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_1\/main_1
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 122141p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7682
-------------------------------------   ---- 
End-of-path arrival time (ps)           7682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_state_1\/main_1  macrocell18   6432   7682  122141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 122141p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7682
-------------------------------------   ---- 
End-of-path arrival time (ps)           7682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_break_detect\/main_1  macrocell29   6432   7682  122141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 122153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell22   6420   7670  122153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 122153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell28   6420   7670  122153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 122411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell14     1250   1250  116600  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3663   4913  122411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 122453p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7371
-------------------------------------   ---- 
End-of-path arrival time (ps)           7371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell19   6121   7371  122453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 122473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  118653  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell21   5410   7350  122473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 122479p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  118653  RISE       1
\UART_1:BUART:rx_break_detect\/main_6    macrocell29   5405   7345  122479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 122489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  118653  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell20   5395   7335  122489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_status_1\/main_5
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 122492p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  118653  RISE       1
\UART_1:BUART:rx_status_1\/main_5        macrocell27   5391   7331  122492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 122535p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell22   6038   7288  122535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 122535p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  116698  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell28   6038   7288  122535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 122733p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell21   5840   7090  122733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 122829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell15     1250   1250  116984  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3244   4494  122829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_status_1\/main_8
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 122978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  119594  RISE       1
\UART_1:BUART:rx_status_1\/main_8        macrocell27   4906   6846  122978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 123134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell19     1250   1250  113883  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2940   4190  123134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 123144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  123144  RISE       1
\UART_1:BUART:txn\/main_3                macrocell13     2310   6680  123144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_1\/main_4
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 123262p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_status_1\/main_4  macrocell27   5312   6562  123262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 123275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 127323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  117744  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3858   4048  123275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 123492p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  119594  RISE       1
\UART_1:BUART:rx_load_fifo\/main_8       macrocell20   4391   6331  123492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_1\/main_5
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 123638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_state_1\/main_5  macrocell18   4935   6185  123638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 123638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_break_detect\/main_5  macrocell29   4935   6185  123638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 123651p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell20   4923   6173  123651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 123719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell21   4855   6105  123719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 123724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell20   4849   6099  123724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 123770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  118653  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell19   4113   6053  123770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 123848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell22   4725   5975  123848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 123848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell28   4725   5975  123848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 123887p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3130
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 130203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell20     1250   1250  121437  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5067   6317  123887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 123887p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell17   1250   1250  123887  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell15   4687   5937  123887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 124049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell22   4524   5774  124049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 124049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell28   4524   5774  124049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 124234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_break_detect\/q   macrocell29   1250   1250  119494  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell19   4340   5590  124234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 124292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell24   4281   5531  124292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 124305p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell19   4269   5519  124305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 124307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  119594  RISE       1
\UART_1:BUART:rx_break_detect\/main_9    macrocell29   3576   5516  124307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_state_3\/main_8
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 124307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  119594  RISE       1
\UART_1:BUART:rx_state_3\/main_8         macrocell21   3576   5516  124307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_1\/main_3
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 124379p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_status_1\/main_3  macrocell27   4194   5444  124379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 124386p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  119594  RISE       1
\UART_1:BUART:rx_state_0\/main_9         macrocell19   3497   5437  124386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 124388p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell22   4185   5435  124388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 124388p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell22   1250   1250  115190  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell28   4185   5435  124388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 124457p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell17   1250   1250  123887  RISE       1
\UART_1:BUART:txn\/main_6   macrocell13   4116   5366  124457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 124613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  118653  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell22   3271   5211  124613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 124916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell14   1250   1250  116600  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell17   3657   4907  124916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 124923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell14   1250   1250  116600  RISE       1
\UART_1:BUART:txn\/main_1    macrocell13   3650   4900  124923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 124925p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell14   1250   1250  116600  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell15   3649   4899  124925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_1\/main_4
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 124932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_state_1\/main_4  macrocell18   3641   4891  124932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 124932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell21   1250   1250  116308  RISE       1
\UART_1:BUART:rx_break_detect\/main_4  macrocell29   3641   4891  124932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 124968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  124968  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell23   2915   4855  124968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 124978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  124978  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell23   2906   4846  124978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 124978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  124978  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell25   2906   4846  124978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 124978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  124978  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell26   2906   4846  124978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 124986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  124986  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell23   2897   4837  124986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 124986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  124986  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell25   2897   4837  124986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 124986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  124986  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell26   2897   4837  124986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 125115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q         macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell20   3459   4709  125115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_1\/main_0
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 125117p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_state_1\/main_0  macrocell18   3457   4707  125117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 125117p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q            macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_break_detect\/main_0  macrocell29   3457   4707  125117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_1\/main_0
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 125245p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_status_1\/main_0  macrocell27   3328   4578  125245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 125281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell18   1250   1250  117060  RISE       1
\UART_1:BUART:rx_state_3\/main_0  macrocell21   3292   4542  125281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 125301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell17   1250   1250  123887  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell14   3272   4522  125301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 125301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell17   1250   1250  123887  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell16   3272   4522  125301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 125302p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell14   1250   1250  116600  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell14   3271   4521  125302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 125302p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell14   1250   1250  116600  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell16   3271   4521  125302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 125307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell15   1250   1250  116984  RISE       1
\UART_1:BUART:txn\/main_2    macrocell13   3266   4516  125307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 125307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell15   1250   1250  116984  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell14   3266   4516  125307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 125307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell15   1250   1250  116984  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell16   3266   4516  125307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 125329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell16   1250   1250  117026  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell14   3245   4495  125329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 125329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell16   1250   1250  117026  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell16   3245   4495  125329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 125330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell16   1250   1250  117026  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell15   3244   4494  125330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 125346p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell16   1250   1250  117026  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell17   3227   4477  125346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 125349p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell16   1250   1250  117026  RISE       1
\UART_1:BUART:txn\/main_4    macrocell13   3224   4474  125349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 125476p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell19   3098   4348  125476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 125479p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell19   1250   1250  113883  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell24   3094   4344  125479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 125650p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 132833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell28    1250   1250  125650  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   5934   7184  125650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 125760p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  117744  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell14     3873   4063  125760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 125760p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  117744  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell16     3873   4063  125760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 125770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  117744  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell17     3863   4053  125770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 125795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell15   1250   1250  116984  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell17   2778   4028  125795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 125806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell15   1250   1250  116984  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell15   2768   4018  125806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 126022p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  117744  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell15     3611   3801  126022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_status_1\/main_9
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 126039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_break_detect\/q   macrocell29   1250   1250  119494  RISE       1
\UART_1:BUART:rx_status_1\/main_9  macrocell27   2535   3785  126039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_state_1\/main_6
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 126039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_break_detect\/q  macrocell29   1250   1250  119494  RISE       1
\UART_1:BUART:rx_state_1\/main_6  macrocell18   2534   3784  126039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 126039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_break_detect\/q        macrocell29   1250   1250  119494  RISE       1
\UART_1:BUART:rx_break_detect\/main_10  macrocell29   2534   3784  126039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 126276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell26   1250   1250  113445  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell25   2297   3547  126276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 126276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell26   1250   1250  113445  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell26   2297   3547  126276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 126282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell25   1250   1250  113453  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell25   2291   3541  126282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 126282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:txn\/q       macrocell13   1250   1250  126282  RISE       1
\UART_1:BUART:txn\/main_0  macrocell13   2291   3541  126282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 127018p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2806
-------------------------------------   ---- 
End-of-path arrival time (ps)           2806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  127018  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell14     2616   2806  127018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 127018p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2806
-------------------------------------   ---- 
End-of-path arrival time (ps)           2806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  127018  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell16     2616   2806  127018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 127030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2794
-------------------------------------   ---- 
End-of-path arrival time (ps)           2794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  127018  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell13     2604   2794  127030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell13         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_1\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 127973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   133333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 132833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_status_1\/q       macrocell27    1250   1250  127973  RISE       1
\UART_1:BUART:sRX:RxSts\/status_1  statusicell2   3611   4861  127973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 982297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   7093   8343  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  13473  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  13473  982297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell7       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 982968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16532
-------------------------------------   ----- 
End-of-path arrival time (ps)           16532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_2\/main_1          macrocell11     7364  10864  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_2\/q               macrocell11     3350  14214  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  16532  982968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12024
-------------------------------------   ----- 
End-of-path arrival time (ps)           12024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3394   6894  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  12024  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  12024  983746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 985596p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   7094   8344  985596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell7       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 985597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  982297  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   7093   8343  985597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_235/main_1
Capture Clock  : Net_235/clock_0
Path slack     : 985617p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell6    760    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell7      0    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell7   2740   3500  982968  RISE       1
Net_235/main_1                                       macrocell38     7373  10873  985617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_235/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 986122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   4318   7818  986122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell7       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \High_Frequency_PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 986160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  986160  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  986160  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  986160  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_0\/main_1         macrocell37     6580  10330  986160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_0\/clock_0             macrocell37         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \High_Frequency_PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 986168p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  986160  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  986160  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  986160  RISE       1
\High_Frequency_PWM_1:PWMUDB:prevCompare1\/main_0     macrocell36     6572  10322  986168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:prevCompare1\/clock_0         macrocell36         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 986821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  982968  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3619   7119  986821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell6       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   3395   6895  987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell5       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3394   6894  987046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_2\/main_1          macrocell10     3135   6635  987200  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_2\/q               macrocell10     3350   9985  987200  RISE       1
\High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  12300  987200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/clock_0       macrocell31         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  986030  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3360   4610  989330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:runmode_enable\/q
Path End       : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/clock_0       macrocell31         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  986030  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3113   4363  989577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/clock          datapathcell5       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_222/main_1
Capture Clock  : Net_222/clock_0
Path slack     : 989589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell4    760    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell5      0    760  983746  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell5   2740   3500  983746  RISE       1
Net_222/main_1                                       macrocell34     3401   6901  989589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_222/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \High_Frequency_PWM_0:PWMUDB:status_0\/main_1
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:status_0\/clock_0
Path slack     : 989926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  989926  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  989926  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  989926  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_0\/main_1         macrocell33     2814   6564  989926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \High_Frequency_PWM_0:PWMUDB:prevCompare1\/main_0
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:prevCompare1\/clock_0
Path slack     : 989927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  989926  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  989926  RISE       1
\High_Frequency_PWM_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  989926  RISE       1
\High_Frequency_PWM_0:PWMUDB:prevCompare1\/main_0     macrocell32     2813   6563  989927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:prevCompare1\/clock_0         macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_235/main_0
Capture Clock  : Net_235/clock_0
Path slack     : 991174p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  982297  RISE       1
Net_235/main_0                                  macrocell38   4066   5316  991174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_235/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:runmode_enable\/q
Path End       : Net_222/main_0
Capture Clock  : Net_222/clock_0
Path slack     : 991886p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/clock_0       macrocell31         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  986030  RISE       1
Net_222/main_0                                  macrocell34   3354   4604  991886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_222/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:prevCompare1\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:prevCompare1\/clock_0         macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:prevCompare1\/q   macrocell36   1250   1250  992941  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_0\/main_0  macrocell37   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_0\/clock_0             macrocell37         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:genblk1:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992954  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/main_0      macrocell35    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:runmode_enable\/clock_0       macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:prevCompare1\/q
Path End       : \High_Frequency_PWM_0:PWMUDB:status_0\/main_0
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:status_0\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:prevCompare1\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  992956  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_0\/main_0  macrocell33   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \High_Frequency_PWM_0:PWMUDB:runmode_enable\/main_0
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:runmode_enable\/clock_0
Path slack     : 992974p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:genblk1:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992974  RISE       1
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/main_0      macrocell31    2306   3516  992974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:runmode_enable\/clock_0       macrocell31         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_1:PWMUDB:status_0\/q
Path End       : \High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:status_0\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_1:PWMUDB:status_0\/q               macrocell37    1250   1250  995935  RISE       1
\High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_1:PWMUDB:genblk8:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \High_Frequency_PWM_0:PWMUDB:status_0\/q
Path End       : \High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:status_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\High_Frequency_PWM_0:PWMUDB:status_0\/q               macrocell33    1250   1250  995942  RISE       1
\High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2308   3558  995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\High_Frequency_PWM_0:PWMUDB:genblk8:stsreg\/clock         statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

