#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul  2 20:18:17 2019
# Process ID: 1052
# Current directory: C:/Users/calan/Google Drive/SEDR/buffer_out
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1344 C:\Users\calan\Google Drive\SEDR\buffer_out\buffer_out.xpr
# Log file: C:/Users/calan/Google Drive/SEDR/buffer_out/vivado.log
# Journal file: C:/Users/calan/Google Drive/SEDR/buffer_out\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 679.215 ; gain = 93.238
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_buffer_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_buffer_out_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sim_1/new/tb_buffer_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_buffer_out
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a53b39e8d0f64e22adfc1d18b1a9c7a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_buffer_out_behav xil_defaultlib.tb_buffer_out xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.tb_buffer_out
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_buffer_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_buffer_out_behav -key {Behavioral:sim_1:Functional:tb_buffer_out} -tclbatch {tb_buffer_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_buffer_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CONT:   x
Dentro:   x
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
$finish called at time : 220 ns : File "C:/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sim_1/new/tb_buffer_out.v" Line 70
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 712.602 ; gain = 25.508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_buffer_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 712.602 ; gain = 25.508
ipx::package_project -root_dir {c:/users/calan/google drive/sedr/buffer_out/buffer_out.srcs} -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_pulse' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 753.230 ; gain = 0.000
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{c:/users/calan/google drive/sedr/buffer_out/buffer_out.srcs}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/calan/google drive/sedr/buffer_out/buffer_out.srcs'.
ipx::unload_core {c:/users/calan/google drive/sedr/buffer_out/buffer_out.srcs/component.xml}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project integration_test_1 {C:/Users/calan/Google Drive/SEDR/integration_test_1} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 791.047 ; gain = 0.000
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property simulator_language Verilog [current_project]
set_property  ip_repo_paths  C:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL'.
set_property  ip_repo_paths  {c:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL {C:/Users/calan/Google Drive/SEDR/buffer_out}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
create_bd_design "integration_no_1"
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
create_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 868.332 ; gain = 65.695
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:buffer_64_to_8:1.0 buffer_64_to_8_0
endgroup
set_property location {1.5 321 -5} [get_bd_cells buffer_64_to_8_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
set_property  ip_repo_paths  {{c:/Users/calan/Google Drive/SEDR/buffer_out}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
set_property  ip_repo_paths  {{c:/Users/calan/Google Drive/SEDR/buffer_out} C:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/teste_CTRL'.
set_property  ip_repo_paths  {{c:/Users/calan/Google Drive/SEDR/buffer_out}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
set_property  ip_repo_paths  {{c:/Users/calan/Google Drive/SEDR/buffer_out} C:/Users/calan/Documents/SEDR_projetos/meus/present_CTRL C:/Users/calan/Documents/SEDR_projetos/meus/present} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:present_CTRL:1.0 present_CTRL_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PRESENT_ENCRYPT:1.0 PRESENT_ENCRYPT_0
endgroup
set_property location {1 70 -128} [get_bd_cells PRESENT_ENCRYPT_0]
set_property location {1 43 11} [get_bd_cells present_CTRL_0]
set_property location {1.5 477 -86} [get_bd_cells buffer_64_to_8_0]
set_property location {0.5 -38 11} [get_bd_cells present_CTRL_0]
set_property location {3 491 -118} [get_bd_cells buffer_64_to_8_0]
set_property location {3 494 -109} [get_bd_cells buffer_64_to_8_0]
set_property location {2 178 18} [get_bd_cells present_CTRL_0]
connect_bd_net [get_bd_pins present_CTRL_0/saida] [get_bd_pins buffer_64_to_8_0/reset_pulse]
WARNING: [BD 41-1731] Type mismatch between connected pins: /present_CTRL_0/saida(undef) and /buffer_64_to_8_0/reset_pulse(rst)
connect_bd_net [get_bd_pins PRESENT_ENCRYPT_0/odat] [get_bd_pins buffer_64_to_8_0/in_data]
connect_bd_net [get_bd_pins present_CTRL_0/load] [get_bd_pins PRESENT_ENCRYPT_0/load]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 -23 -162} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {80}] [get_bd_cells xlconstant_0]
expected number but got ""
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property location {1 -44 -156} [get_bd_cells xlconstant_0]
set_property name key_reg [get_bd_cells xlconstant_0]
set_property location {1 -70 -137} [get_bd_cells key_reg]
connect_bd_net [get_bd_pins key_reg/dout] [get_bd_pins PRESENT_ENCRYPT_0/key]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
set_property location {-161 -82} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins PRESENT_ENCRYPT_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins present_CTRL_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins buffer_64_to_8_0/clk]
create_bd_port -dir I -from 63 -to 0 word_input
set_property location {-65 -215} [get_bd_ports word_input]
set_property location {-208 -224} [get_bd_ports word_input]
connect_bd_net [get_bd_ports word_input] [get_bd_pins PRESENT_ENCRYPT_0/idat]
create_bd_port -dir I load_input_word
set_property location {-171 21} [get_bd_ports load_input_word]
connect_bd_net [get_bd_ports load_input_word] [get_bd_pins present_CTRL_0/carrega]
set_property location {-166 32} [get_bd_ports load_input_word]
create_bd_port -dir O -from 7 -to 0 output_data
set_property location {638 -172} [get_bd_ports output_data]
set_property location {704 -132} [get_bd_ports output_data]
connect_bd_net [get_bd_ports output_data] [get_bd_pins buffer_64_to_8_0/output_data]
create_bd_port -dir O out_trigger
set_property location {708 -108} [get_bd_ports out_trigger]
connect_bd_net [get_bd_ports out_trigger] [get_bd_pins buffer_64_to_8_0/out_trigger]
create_bd_port -dir O -from 3 -to 0 counter_out
set_property location {717 -93} [get_bd_ports counter_out]
connect_bd_net [get_bd_ports counter_out] [get_bd_pins buffer_64_to_8_0/counter_out]
save_bd_design
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
Wrote  : <C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/ui/bd_a84a3e5e.ui> 
make_wrapper -files [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -top
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
add_files -norecurse {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v}}
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new
file mkdir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new}
close [ open {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v} w ]
add_files -fileset sim_1 {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'integration_no_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Users/Daniel/Vivado/Projetos/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Users/Daniel/Vivado/Projetos/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v' to 'c:/Users/calan/Google Drive/SEDR/integration_test_1/Users/Daniel/Vivado/Projetos/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'present_CTRL_0'. Failed to generate 'Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'present_CTRL_0'. Failed to generate 'Simulation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block present_CTRL_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v' to 'c:/Users/calan/Google Drive/SEDR/integration_test_1/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v' to 'c:/Users/calan/Google Drive/SEDR/integration_test_1/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt.v' to 'c:/Users/calan/Google Drive/SEDR/integration_test_1/Users/Daniel/Vivado/Projetos/present/present.srcs/sources_1/imports/present/present_encrypt.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'PRESENT_ENCRYPT_0'. Failed to generate 'Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'PRESENT_ENCRYPT_0'. Failed to generate 'Simulation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block PRESENT_ENCRYPT_0 
WARNING: [IP_Flow 19-5160] IP 'integration_no_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'output_trigger' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v:46]
ERROR: [VRFC 10-3180] cannot find port 'palavra' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v:41]
ERROR: [VRFC 10-2063] Module <integration_no_1_PRESENT_ENCRYPT_0_0> not found while processing module instance <PRESENT_ENCRYPT_0> [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v:44]
ERROR: [VRFC 10-2063] Module <integration_no_1_present_CTRL_0_0> not found while processing module instance <present_CTRL_0> [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1067.645 ; gain = 14.879
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'output_trigger' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v:46]
ERROR: [VRFC 10-2063] Module <integration_no_1_PRESENT_ENCRYPT_0_0> not found while processing module instance <PRESENT_ENCRYPT_0> [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v:44]
ERROR: [VRFC 10-2063] Module <integration_no_1_present_CTRL_0_0> not found while processing module instance <present_CTRL_0> [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.191 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.637 ; gain = 0.000
report_ip_status -name ip_status
upgrade_ip [get_ips  {integration_no_1_PRESENT_ENCRYPT_0_0 integration_no_1_present_CTRL_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
INFO: [IP_Flow 19-1972] Upgraded integration_no_1_PRESENT_ENCRYPT_0_0 from PRESENT_ENCRYPT_v1_0 1.0 to PRESENT_ENCRYPT_v1_0 1.0
INFO: [IP_Flow 19-3422] Upgraded integration_no_1_present_CTRL_0_0 (present_CTRL_v1_0 1.0) from revision 3 to revision 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /buffer_64_to_8_0/reset_pulse(rst) and /present_CTRL_0_upgraded_ipi/saida(undef)
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
Wrote  : <C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/ui/bd_a84a3e5e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/calan/Google Drive/SEDR/integration_test_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.637 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {integration_no_1_PRESENT_ENCRYPT_0_0 integration_no_1_present_CTRL_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'output_trigger' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1480.637 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.integration_no_1_PRESENT_ENCRYPT...
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.integration_no_1_buffer_64_to_8_...
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.integration_no_1_xlconstant_0_0
Compiling module xil_defaultlib.present_CTRL
Compiling module xil_defaultlib.integration_no_1_present_CTRL_0_...
Compiling module xil_defaultlib.integration_no_1
Compiling module xil_defaultlib.integration_no_1_wrapper
Compiling module xil_defaultlib.test_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_integration_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/calan/Google -notrace
couldn't read file "C:/Users/calan/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  2 22:09:06 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_integration_behav -key {Behavioral:sim_1:Functional:test_integration} -tclbatch {test_integration.tcl} -protoinst "protoinst_files/integration_no_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/integration_no_1.protoinst
Time resolution is 1 ps
source test_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CONT:   x
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  335 plaintext=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  745 plaintext=ffffffffffffffff  key=00000000000000000000  ciphertext=a112ffc72f68417b
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
$finish called at time : 830 ns : File "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" Line 65
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 1480.637 ; gain = 0.000
open_bd_design {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:buffer_64_to_8:1.0 [get_ips  integration_no_1_buffer_64_to_8_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
INFO: [IP_Flow 19-1972] Upgraded integration_no_1_buffer_64_to_8_0_0 from buffer_64_to_8_v1_0 1.0 to buffer_64_to_8_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /present_CTRL_0/saida(undef) and /buffer_64_to_8_0_upgraded_ipi/reset_pulse(rst)
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/calan/Google Drive/SEDR/integration_test_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips integration_no_1_buffer_64_to_8_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.637 ; gain = 0.000
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.integration_no_1_PRESENT_ENCRYPT...
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.integration_no_1_buffer_64_to_8_...
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.integration_no_1_xlconstant_0_0
Compiling module xil_defaultlib.present_CTRL
Compiling module xil_defaultlib.integration_no_1_present_CTRL_0_...
Compiling module xil_defaultlib.integration_no_1
Compiling module xil_defaultlib.integration_no_1_wrapper
Compiling module xil_defaultlib.test_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_integration_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_integration_behav -key {Behavioral:sim_1:Functional:test_integration} -tclbatch {test_integration.tcl} -protoinst "protoinst_files/integration_no_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/integration_no_1.protoinst
Time resolution is 1 ps
source test_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CONT:   x
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  335 plaintext=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  745 plaintext=ffffffffffffffff  key=00000000000000000000  ciphertext=a112ffc72f68417b
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
$finish called at time : 830 ns : File "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" Line 65
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1480.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1480.637 ; gain = 0.000
open_bd_design {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}
create_bd_port -dir O -from 63 -to 0 out_present
connect_bd_net [get_bd_ports out_present] [get_bd_pins PRESENT_ENCRYPT_0/odat]
save_bd_design
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
Wrote  : <C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/ui/bd_a84a3e5e.ui> 
make_wrapper -files [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -top
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'integration_no_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'out_present' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1480.637 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'out_present' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.637 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v}}
make_wrapper -files [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -top
add_files -norecurse {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'out_present' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.637 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}
set_property location {707 -218} [get_bd_ports out_present]
disconnect_bd_net /PRESENT_ENCRYPT_0_odat [get_bd_ports out_present]
connect_bd_net [get_bd_ports out_present] [get_bd_pins PRESENT_ENCRYPT_0/odat]
save_bd_design
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'out_present' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.695 ; gain = 29.609
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v:]
delete_bd_objs [get_bd_nets PRESENT_ENCRYPT_0_odat]
connect_bd_net [get_bd_pins PRESENT_ENCRYPT_0/odat] [get_bd_pins buffer_64_to_8_0/in_data]
connect_bd_net [get_bd_ports out_present] [get_bd_pins PRESENT_ENCRYPT_0/odat]
save_bd_design
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
Wrote  : <C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/ui/bd_a84a3e5e.ui> 
make_wrapper -files [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -top
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=integration_no_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_1\integration_test_1.srcs\sources_1\bd\integration_no_1\integration_no_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/integration_no_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'integration_no_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/sim/integration_no_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hw_handoff/integration_no_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/synth/integration_no_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_integration' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_integration_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_buffer_64_to_8_0_0/sim/integration_no_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_present_CTRL_0_0/sim/integration_no_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_PRESENT_ENCRYPT_0_0/sim/integration_no_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/ip/integration_no_1_xlconstant_0_0/sim/integration_no_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.ip_user_files/bd/integration_no_1/sim/integration_no_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integration_no_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sim_1/new/test_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_integration
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7e1426cce874262a388ff557f58bd7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_integration_behav xil_defaultlib.test_integration xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'out_present' on this module [C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.srcs/sources_1/bd/integration_no_1/hdl/integration_no_1_wrapper.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/calan/Google Drive/SEDR/integration_test_1/integration_test_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1591.328 ; gain = 39.195
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
create_project integration_test_2 {C:/Users/calan/Google Drive/SEDR/integration_test_2} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1591.766 ; gain = 0.000
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property simulator_language Verilog [current_project]
set_property  ip_repo_paths  {C:/Users/calan/Documents/SEDR_projetos/meus/present_CTRL C:/Users/calan/Documents/SEDR_projetos/meus/present {C:/Users/calan/Google Drive/SEDR/buffer_out}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Documents/SEDR_projetos/meus/present'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/calan/Google Drive/SEDR/buffer_out'.
create_bd_design "design_1"
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_2\integration_test_2.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1591.766 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PRESENT_ENCRYPT:1.0 PRESENT_ENCRYPT_0
create_bd_cell -type ip -vlnv xilinx.com:user:present_CTRL:1.0 present_CTRL_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:buffer_64_to_8:1.0 buffer_64_to_8_0
endgroup
set_property location {2 274 -167} [get_bd_cells PRESENT_ENCRYPT_0]
set_property location {2.5 763 -36} [get_bd_cells buffer_64_to_8_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1.5 160 -198} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {80} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property location {1 158 -178} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins PRESENT_ENCRYPT_0/key]
set_property name key_reg [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins present_CTRL_0/load] [get_bd_pins PRESENT_ENCRYPT_0/load]
connect_bd_net [get_bd_pins PRESENT_ENCRYPT_0/odat] [get_bd_pins buffer_64_to_8_0/in_data]
connect_bd_net [get_bd_pins buffer_64_to_8_0/reset_pulse] [get_bd_pins present_CTRL_0/saida]
WARNING: [BD 41-1731] Type mismatch between connected pins: /buffer_64_to_8_0/reset_pulse(rst) and /present_CTRL_0/saida(undef)
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
set_property location {67 -68} [get_bd_ports clk]
set_property location {-72 -50} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins PRESENT_ENCRYPT_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins present_CTRL_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins buffer_64_to_8_0/clk]
create_bd_port -dir O -from 63 -to 0 out_present
connect_bd_net [get_bd_ports out_present] [get_bd_pins PRESENT_ENCRYPT_0/odat]
create_bd_port -dir O -from 7 -to 0 out_data
set_property location {918 -73} [get_bd_ports out_data]
connect_bd_net [get_bd_ports out_data] [get_bd_pins buffer_64_to_8_0/output_data]
set_property location {927 -53} [get_bd_ports out_data]
set_property location {971 -64} [get_bd_ports out_data]
set_property location {1013 -64} [get_bd_ports out_data]
create_bd_port -dir O out_trigger
set_property location {954 -47} [get_bd_ports out_trigger]
connect_bd_net [get_bd_ports out_trigger] [get_bd_pins buffer_64_to_8_0/out_trigger]
create_bd_port -dir O -from 3 -to 0 counter_out
set_property location {930 -35} [get_bd_ports counter_out]
startgroup
connect_bd_net [get_bd_ports counter_out] [get_bd_pins buffer_64_to_8_0/counter_out]
endgroup
create_bd_port -dir I carrega
set_property location {-92 33} [get_bd_ports carrega]
connect_bd_net [get_bd_ports carrega] [get_bd_pins present_CTRL_0/carrega]
create_bd_port -dir I -from 63 -to 0 input_word
connect_bd_net [get_bd_ports input_word] [get_bd_pins PRESENT_ENCRYPT_0/idat]
save_bd_design
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_2\integration_test_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}}] -top
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_2\integration_test_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse {{C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new
file mkdir {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new}
close [ open {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'teste_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj teste_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_present_CTRL_0_0/sim/design_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_buffer_64_to_8_0_0/sim/design_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teste_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto de418e1fbd9c480c81361ffc52b95872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot teste_tb_behav xil_defaultlib.teste_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.design_1_buffer_64_to_8_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.present_CTRL
Compiling module xil_defaultlib.design_1_present_CTRL_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.teste_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot teste_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/calan/Google -notrace
couldn't read file "C:/Users/calan/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  2 23:08:07 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "teste_tb_behav -key {Behavioral:sim_1:Functional:teste_tb} -tclbatch {teste_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source teste_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CONT:   x
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  335 plaintext=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  745 plaintext=ffffffffffffffff  key=00000000000000000000  ciphertext=a112ffc72f68417b
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
$finish called at time : 830 ns : File "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'teste_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1619.953 ; gain = 22.313
open_bd_design {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports out_present]
save_bd_design
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_2\integration_test_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}}] -top
WARNING: [BD 41-927] Following properties on pin /PRESENT_ENCRYPT_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /present_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /buffer_64_to_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
Wrote  : <C:\Users\calan\Google Drive\SEDR\integration_test_2\integration_test_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/calan/Google'
WARNING: [Vivado 12-818] No files matched 'Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files} -ipstatic_source_dir {C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/modelsim} {questa=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/questa} {riviera=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/riviera} {activehdl=C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PRESENT_ENCRYPT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_64_to_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block key_reg .
Exporting to file C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'teste_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj teste_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_present_CTRL_0_0/sim/design_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_buffer_64_to_8_0_0/sim/design_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teste_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto de418e1fbd9c480c81361ffc52b95872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot teste_tb_behav xil_defaultlib.teste_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.design_1_buffer_64_to_8_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.present_CTRL
Compiling module xil_defaultlib.design_1_present_CTRL_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.teste_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot teste_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "teste_tb_behav -key {Behavioral:sim_1:Functional:teste_tb} -tclbatch {teste_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source teste_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CONT:   x
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  335 plaintext=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  745 plaintext=ffffffffffffffff  key=00000000000000000000  ciphertext=a112ffc72f68417b
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
$finish called at time : 830 ns : File "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'teste_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1707.848 ; gain = 15.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'teste_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj teste_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_present_CTRL_0_0/sim/design_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_buffer_64_to_8_0_0/sim/design_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teste_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto de418e1fbd9c480c81361ffc52b95872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot teste_tb_behav xil_defaultlib.teste_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.design_1_buffer_64_to_8_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.present_CTRL
Compiling module xil_defaultlib.design_1_present_CTRL_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.teste_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot teste_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "teste_tb_behav -key {Behavioral:sim_1:Functional:teste_tb} -tclbatch {teste_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source teste_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CONT:   x
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  335 plaintext=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  745 plaintext=ffffffffffffffff  key=00000000000000000000  ciphertext=a112ffc72f68417b
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
$finish called at time : 830 ns : File "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'teste_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'teste_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj teste_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present/present.srcs/sources_1/imports/present/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/Users/calan/Documents/SEDR_projetos/meus/present_CTRL/present_CTRL.srcs/sources_1/imports/new/present_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_present_CTRL_0_0/sim/design_1_present_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_present_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/Users/calan/Google Drive/SEDR/buffer_out/buffer_out.srcs/sources_1/new/buffer_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_buffer_64_to_8_0_0/sim/design_1_buffer_64_to_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_buffer_64_to_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teste_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto de418e1fbd9c480c81361ffc52b95872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot teste_tb_behav xil_defaultlib.teste_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.design_1_buffer_64_to_8_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.present_CTRL
Compiling module xil_defaultlib.design_1_present_CTRL_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.teste_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot teste_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
CONT:   x
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  335 plaintext=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
CONT:   8
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
CONT:  15
TESTVECTOR=>                  745 plaintext=ffffffffffffffff  key=00000000000000000000  ciphertext=a112ffc72f68417b
CONT:  15
Dentro:  15
Dentro
CONT:   0
Dentro:   0
CONT:   1
CONT:   2
CONT:   3
CONT:   4
CONT:   5
CONT:   6
CONT:   7
$finish called at time : 830 ns : File "C:/Users/calan/Google Drive/SEDR/integration_test_2/integration_test_2.srcs/sim_1/new/teste_tb.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 23:21:12 2019...
