WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2501961 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5001961 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 36 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_244.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000000 cycles: 6253122 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6253122 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 9570877 heartbeat IPC: 2.189 cumulative IPC: 1.507 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 16590886 heartbeat IPC: 1.424 cumulative IPC: 1.451 (Simulation time: 00 hr 01 min 38 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_244.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000004 cycles: 24631140 heartbeat IPC: 1.244 cumulative IPC: 1.36 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 31173153 heartbeat IPC: 1.529 cumulative IPC: 1.404 (Simulation time: 00 hr 02 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_244.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 39344748 heartbeat IPC: 1.224 cumulative IPC: 1.36 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 46105794 heartbeat IPC: 1.479 cumulative IPC: 1.38 (Simulation time: 00 hr 04 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_244.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 53541535 heartbeat IPC: 1.345 cumulative IPC: 1.375 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 60875801 heartbeat IPC: 1.363 cumulative IPC: 1.373 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 68095891 heartbeat IPC: 1.385 cumulative IPC: 1.374 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_244.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000003 cycles: 75637561 heartbeat IPC: 1.326 cumulative IPC: 1.369 (Simulation time: 00 hr 06 min 26 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 72877393 cumulative IPC: 1.372 (Simulation time: 00 hr 06 min 44 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 72877393 cumulative IPC: 1.372 (Simulation time: 00 hr 06 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_244.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.372 instructions: 100000000 cycles: 72877393
CPU 0 Branch Prediction Accuracy: 84.87% MPKI: 20.2 Average ROB Occupancy at Mispredict: 39.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0368
BRANCH_CONDITIONAL: 20.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00142
BRANCH_RETURN: 8e-05

LLC TOTAL        ACCESS:     756613 HIT:     302058 MISS:     454555
LLC LOAD         ACCESS:     144727 HIT:        474 MISS:     144253
LLC RFO          ACCESS:     310358 HIT:        286 MISS:     310072
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     301270 HIT:     301262 MISS:          8
LLC TRANSLATION  ACCESS:        258 HIT:         36 MISS:        222
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 215.2 cycles
cpu0_DTLB TOTAL        ACCESS:   24150016 HIT:   24134032 MISS:      15984
cpu0_DTLB LOAD         ACCESS:   24150016 HIT:   24134032 MISS:      15984
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.284 cycles
cpu0_ITLB TOTAL        ACCESS:       6184 HIT:       5867 MISS:        317
cpu0_ITLB LOAD         ACCESS:       6184 HIT:       5867 MISS:        317
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 19.12 cycles
cpu0_L1D TOTAL        ACCESS:   29847694 HIT:   24681495 MISS:    5166199
cpu0_L1D LOAD         ACCESS:   20448713 HIT:   19568889 MISS:     879824
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9394586 HIT:    5108766 MISS:    4285820
cpu0_L1D TRANSLATION  ACCESS:       4395 HIT:       3840 MISS:        555
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.31 cycles
cpu0_L1I TOTAL        ACCESS:       7021 HIT:       6499 MISS:        522
cpu0_L1I LOAD         ACCESS:       7021 HIT:       6499 MISS:        522
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 184.8 cycles
cpu0_L2C TOTAL        ACCESS:     791947 HIT:     336585 MISS:     455362
cpu0_L2C LOAD         ACCESS:     178459 HIT:      33731 MISS:     144728
cpu0_L2C RFO          ACCESS:     310882 HIT:        524 MISS:     310358
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     302051 HIT:     302033 MISS:         18
cpu0_L2C TRANSLATION  ACCESS:        555 HIT:        297 MISS:        258
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 235.8 cycles
cpu0_STLB TOTAL        ACCESS:       8067 HIT:       3705 MISS:       4362
cpu0_STLB LOAD         ACCESS:       8067 HIT:       3705 MISS:       4362
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.19 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      86953
  ROW_BUFFER_MISS:     367594
 AVG DBUS CONGESTED CYCLE: 3.941
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     138807
  FULL:     163832
