{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630253136372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630253136373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 13:05:36 2021 " "Processing started: Sun Aug 29 13:05:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630253136373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253136373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj4 -c Proj4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj4 -c Proj4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253136373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630253136930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630253136931 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "acionar " "Group name \"acionar\" is missing brackets (\[ \])" {  } { { "acionamento_buzzer.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/acionamento_buzzer.tdf" 53 5 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1630253154028 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "acionar " "Group name \"acionar\" is missing brackets (\[ \])" {  } { { "acionamento_buzzer.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/acionamento_buzzer.tdf" 65 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1630253154028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acionamento_buzzer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file acionamento_buzzer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 acionamento_buzz " "Found entity 1: acionamento_buzz" {  } { { "acionamento_buzzer.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/acionamento_buzzer.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmdiv " "Found entity 1: lpmdiv" {  } { { "lpmdiv.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/lpmdiv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_decimaldigit " "Found entity 1: bin_decimaldigit" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_d.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D " "Found entity 1: SEG_D" {  } { { "SEG_D.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/SEG_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "I2C_READ.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FPGA-hardware " "Found design unit 1: LCD_FPGA-hardware" {  } { { "LCD_FPGA.vhd" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/LCD_FPGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154780 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FPGA " "Found entity 1: LCD_FPGA" {  } { { "LCD_FPGA.vhd" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/LCD_FPGA.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj_block " "Found entity 1: proj_block" {  } { { "proj_block.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253154782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253154782 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buzzer_v2.v " "Can't analyze file -- file buzzer_v2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1630253154788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_block " "Elaborating entity \"proj_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630253154853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_FPGA LCD_FPGA:inst " "Elaborating entity \"LCD_FPGA\" for hierarchy \"LCD_FPGA:inst\"" {  } { { "proj_block.bdf" "inst" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 120 376 552 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253154856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D SEG_D:inst5 " "Elaborating entity \"SEG_D\" for hierarchy \"SEG_D:inst5\"" {  } { { "proj_block.bdf" "inst5" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 392 392 576 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253154861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEG_D.v(34) " "Verilog HDL assignment warning at SEG_D.v(34): truncated value with size 32 to match size of target (17)" {  } { { "SEG_D.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/SEG_D.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630253154863 "|proj_block|SEG_D:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout_buf SEG_D.v(53) " "Verilog HDL Always Construct warning at SEG_D.v(53): variable \"dataout_buf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/SEG_D.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630253154863 "|proj_block|SEG_D:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "disp_dat SEG_D.v(73) " "Verilog HDL Always Construct warning at SEG_D.v(73): variable \"disp_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/SEG_D.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630253154863 "|proj_block|SEG_D:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_decimaldigit SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit " "Elaborating entity \"bin_decimaldigit\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\"" {  } { { "SEG_D.v" "bin_decimaldigit" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/SEG_D.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253154864 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "disp_sel2b divider.v(49) " "Verilog HDL Always Construct warning at divider.v(49): variable \"disp_sel2b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630253154866 "|proj_block|SEG_D:inst4|bin_decimaldigit:bin_decimaldigit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmdiv SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst " "Elaborating entity \"lpmdiv\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\"" {  } { { "divider.v" "lpmdiv_inst" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253154867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "LPM_DIVIDE_component" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/lpmdiv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253154942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/lpmdiv.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253154942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630253154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630253154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630253154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630253154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630253154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 7 " "Parameter \"lpm_widthn\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630253154943 ""}  } { { "lpmdiv.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/lpmdiv.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630253154943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_79u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_79u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_79u " "Found entity 1: lpm_divide_79u" {  } { { "db/lpm_divide_79u.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/lpm_divide_79u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253155009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253155009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_79u SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated " "Elaborating entity \"lpm_divide_79u\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253155027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253155027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_ekh SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider " "Elaborating entity \"sign_div_unsign_ekh\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\"" {  } { { "db/lpm_divide_79u.tdf" "divider" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/lpm_divide_79u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f4f " "Found entity 1: alt_u_div_f4f" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253155048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253155048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_f4f SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider " "Elaborating entity \"alt_u_div_f4f\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\"" {  } { { "db/sign_div_unsign_ekh.tdf" "divider" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/sign_div_unsign_ekh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253155117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253155117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_0" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253155193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253155193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_1" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ I2C_READ:inst3 " "Elaborating entity \"I2C_READ\" for hierarchy \"I2C_READ:inst3\"" {  } { { "proj_block.bdf" "inst3" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 264 392 552 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155213 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer.v 1 1 " "Using design file buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630253155230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630253155230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:inst1 " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:inst1\"" {  } { { "proj_block.bdf" "inst1" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 512 392 584 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253155231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 buzzer.v(42) " "Verilog HDL assignment warning at buzzer.v(42): truncated value with size 32 to match size of target (15)" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630253155232 "|proj_block|buzzer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer.v(58) " "Verilog HDL assignment warning at buzzer.v(58): truncated value with size 32 to match size of target (4)" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630253155233 "|proj_block|buzzer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buzzer.v(74) " "Verilog HDL assignment warning at buzzer.v(74): truncated value with size 32 to match size of target (5)" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630253155233 "|proj_block|buzzer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buzzer.v(90) " "Verilog HDL assignment warning at buzzer.v(90): truncated value with size 32 to match size of target (11)" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630253155233 "|proj_block|buzzer:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "buzzer.v(101) " "Verilog HDL Case Statement information at buzzer.v(101): all case item expressions in this case statement are onehot" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630253155233 "|proj_block|buzzer:inst1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1630253156221 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_READ.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/I2C_READ.v" 16 -1 0 } } { "I2C_READ.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/I2C_READ.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630253156305 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630253156305 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "proj_block.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 160 560 736 176 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630253156746 "|proj_block|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630253156746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630253156874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630253157665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630253157911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630253157911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630253158027 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630253158027 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630253158027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "442 " "Implemented 442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630253158027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630253158027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630253158092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 13:05:58 2021 " "Processing ended: Sun Aug 29 13:05:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630253158092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630253158092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630253158092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630253158092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630253160027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630253160028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 13:05:59 2021 " "Processing started: Sun Aug 29 13:05:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630253160029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630253160028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj4 -c Proj4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj4 -c Proj4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630253160029 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630253160236 ""}
{ "Info" "0" "" "Project  = Proj4" {  } {  } 0 0 "Project  = Proj4" 0 0 "Fitter" 0 0 1630253160237 ""}
{ "Info" "0" "" "Revision = Proj4" {  } {  } 0 0 "Revision = Proj4" 0 0 "Fitter" 0 0 1630253160237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630253160374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630253160374 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proj4 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Proj4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630253160387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630253160471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630253160471 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630253160712 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630253160723 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630253160937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630253160937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630253160937 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630253160937 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630253160941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630253160941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630253160941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630253160941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630253160941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630253160941 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630253160943 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proj4.sdc " "Synopsys Design Constraints File file not found: 'Proj4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630253161832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630253161832 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630253161841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630253161842 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630253161843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630253161910 ""}  } { { "proj_block.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 144 120 288 160 "clk_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630253161910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_FPGA:inst\|E  " "Automatically promoted node LCD_FPGA:inst\|E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_FPGA:inst\|E~0 " "Destination node LCD_FPGA:inst\|E~0" {  } { { "LCD_FPGA.vhd" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/LCD_FPGA.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~output " "Destination node E~output" {  } { { "proj_block.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 176 560 736 192 "E" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630253161911 ""}  } { { "LCD_FPGA.vhd" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/LCD_FPGA.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630253161911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buzzer:inst1\|clk_2khz  " "Automatically promoted node buzzer:inst1\|clk_2khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buzzer:inst1\|Selector0~1 " "Destination node buzzer:inst1\|Selector0~1" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buzzer:inst1\|clk_2khz~0 " "Destination node buzzer:inst1\|clk_2khz~0" {  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630253161911 ""}  } { { "buzzer.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/buzzer.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630253161911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~0 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~0" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 74 10 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|denom\[2\]~0 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|denom\[2\]~0" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|denom\[1\]~1 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|denom\[1\]~1" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[7\]~1 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[7\]~1" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 74 10 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~2 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~2" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 74 10 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|selnose\[16\]~2 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|selnose\[16\]~2" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/db/alt_u_div_f4f.tdf" 71 9 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[0\]~10 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[0\]~10" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[1\]~11 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[1\]~11" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[2\]~14 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[2\]~14" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[3\]~15 " "Destination node SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|decimal_digit\[3\]~15" {  } { { "divider.v" "" { Text "C:/intelFPGA_lite/Projetos/projeto4/quartus/divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630253161911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1630253161911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630253161911 ""}  } { { "proj_block.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/projeto4/quartus/proj_block.bdf" { { 376 192 360 392 "rst_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630253161911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630253162245 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630253162245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630253162246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630253162248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630253162249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630253162251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630253162251 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630253162252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630253162281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630253162283 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630253162283 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630253162328 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630253162336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630253163320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630253163512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630253163531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630253165032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630253165032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630253165411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/Projetos/projeto4/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630253166263 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630253166263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630253166878 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630253166878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630253166882 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630253167048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630253167057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630253167311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630253167312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630253167603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630253168136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Projetos/projeto4/quartus/output_files/Proj4.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Projetos/projeto4/quartus/output_files/Proj4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630253168568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5224 " "Peak virtual memory: 5224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630253169221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 13:06:09 2021 " "Processing ended: Sun Aug 29 13:06:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630253169221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630253169221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630253169221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630253169221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630253170863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630253170864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 13:06:10 2021 " "Processing started: Sun Aug 29 13:06:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630253170864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630253170864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proj4 -c Proj4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proj4 -c Proj4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630253170864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630253171341 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630253171845 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630253171866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630253172144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 13:06:12 2021 " "Processing ended: Sun Aug 29 13:06:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630253172144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630253172144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630253172144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630253172144 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630253172900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630253173983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630253173984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 13:06:13 2021 " "Processing started: Sun Aug 29 13:06:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630253173984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630253173984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proj4 -c Proj4 " "Command: quartus_sta Proj4 -c Proj4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630253173985 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630253174161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630253174418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630253174418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253174491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253174491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proj4.sdc " "Synopsys Design Constraints File file not found: 'Proj4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630253174766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253174766 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630253174770 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name buzzer:inst1\|clk_2khz buzzer:inst1\|clk_2khz " "create_clock -period 1.000 -name buzzer:inst1\|clk_2khz buzzer:inst1\|clk_2khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630253174770 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_FPGA:inst\|E LCD_FPGA:inst\|E " "create_clock -period 1.000 -name LCD_FPGA:inst\|E LCD_FPGA:inst\|E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630253174770 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630253174770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630253174778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630253174780 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630253174781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630253174815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630253174874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630253174874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.868 " "Worst-case setup slack is -4.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.868            -255.697 clk_in  " "   -4.868            -255.697 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124             -29.347 buzzer:inst1\|clk_2khz  " "   -2.124             -29.347 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -6.269 LCD_FPGA:inst\|E  " "   -0.412              -6.269 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253174884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk_in  " "    0.433               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 buzzer:inst1\|clk_2khz  " "    0.453               0.000 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 LCD_FPGA:inst\|E  " "    0.502               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253174898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630253174910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630253174914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.031 clk_in  " "   -3.000            -171.031 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 LCD_FPGA:inst\|E  " "   -1.487             -52.045 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 buzzer:inst1\|clk_2khz  " "   -1.487             -32.714 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253174942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253174942 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630253175083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630253175119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630253175565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630253175746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630253175761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630253175761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.419 " "Worst-case setup slack is -4.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.419            -227.998 clk_in  " "   -4.419            -227.998 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921             -25.146 buzzer:inst1\|clk_2khz  " "   -1.921             -25.146 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -3.697 LCD_FPGA:inst\|E  " "   -0.290              -3.697 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253175786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk_in  " "    0.382               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 buzzer:inst1\|clk_2khz  " "    0.401               0.000 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 LCD_FPGA:inst\|E  " "    0.472               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253175794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630253175817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630253175835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.031 clk_in  " "   -3.000            -171.031 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 LCD_FPGA:inst\|E  " "   -1.487             -52.045 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 buzzer:inst1\|clk_2khz  " "   -1.487             -32.714 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253175852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253175852 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630253175959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630253176135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630253176139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630253176139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.545 " "Worst-case setup slack is -1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -49.104 clk_in  " "   -1.545             -49.104 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -2.193 buzzer:inst1\|clk_2khz  " "   -0.364              -2.193 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 LCD_FPGA:inst\|E  " "    0.396               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253176146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_in  " "    0.178               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 buzzer:inst1\|clk_2khz  " "    0.186               0.000 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 LCD_FPGA:inst\|E  " "    0.195               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253176159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630253176167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630253176197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -123.529 clk_in  " "   -3.000            -123.529 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 LCD_FPGA:inst\|E  " "   -1.000             -35.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 buzzer:inst1\|clk_2khz  " "   -1.000             -22.000 buzzer:inst1\|clk_2khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630253176207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630253176207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630253176865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630253176870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630253177088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 13:06:17 2021 " "Processing ended: Sun Aug 29 13:06:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630253177088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630253177088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630253177088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630253177088 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630253177855 ""}
