INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2020fallpahse1_JD_NS/PongGame2020fallpahse1_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/vsyncModule2020fallTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vsyncModule2020fallTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2020fallpahse1_JD_NS/PongGame2020fallpahse1_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/vsyncModule2020fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vsyncModule2020fall_tb
