/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  reg [17:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_58z;
  wire [3:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_64z;
  wire [7:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_68z;
  wire [5:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[69:59] % { 1'h1, in_data[90:81] };
  assign celloutsig_0_3z = { in_data[32:30], celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_2z[3:1], in_data[0] };
  assign celloutsig_0_33z = { celloutsig_0_8z[4:1], celloutsig_0_12z } % { 1'h1, celloutsig_0_21z[7:1] };
  assign celloutsig_0_34z = { celloutsig_0_9z[4:1], celloutsig_0_16z } % { 1'h1, celloutsig_0_21z[7:3], celloutsig_0_25z };
  assign celloutsig_0_35z = { celloutsig_0_31z[13:8], celloutsig_0_22z } % { 1'h1, celloutsig_0_14z[3], celloutsig_0_25z, celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_0z[4:2] % { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_0_44z = celloutsig_0_35z[5:0] % { 1'h1, celloutsig_0_33z[5:1] };
  assign celloutsig_0_5z = { celloutsig_0_0z[5], celloutsig_0_1z } % { 1'h1, in_data[7:5] };
  assign celloutsig_0_58z = celloutsig_0_34z[5:1] % { 1'h1, celloutsig_0_9z[0], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[2:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[8:7], celloutsig_0_1z };
  assign celloutsig_0_64z = celloutsig_0_21z[12:8] % { 1'h1, celloutsig_0_44z[4:1] };
  assign celloutsig_0_67z = { celloutsig_0_10z[6:4], celloutsig_0_58z } % { 1'h1, celloutsig_0_10z[6:0] };
  assign celloutsig_0_68z = celloutsig_0_64z[4:1] % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_1_0z = in_data[178:166] % { 1'h1, in_data[189:178] };
  assign celloutsig_1_1z = in_data[164:156] % { 1'h1, celloutsig_1_0z[7:0] };
  assign celloutsig_1_2z = { celloutsig_1_1z[7:1], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[3:2], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[134:124] % { 1'h1, in_data[130], celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[48:34] % { 1'h1, in_data[25:18], celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:1], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[13:4] };
  assign celloutsig_1_6z = { celloutsig_1_2z[14:0], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[11:4], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_7z = celloutsig_1_6z[10:3] % { 1'h1, celloutsig_1_0z[8:2] };
  assign celloutsig_1_8z = in_data[108:100] % { 1'h1, celloutsig_1_2z[11:4] };
  assign celloutsig_1_11z = celloutsig_1_6z[5:1] % { 1'h1, celloutsig_1_8z[5:2] };
  assign celloutsig_0_8z = celloutsig_0_6z[4:0] % { 1'h1, celloutsig_0_7z[12:9] };
  assign celloutsig_1_14z = celloutsig_1_8z[7:0] % { 1'h1, celloutsig_1_7z[6:0] };
  assign celloutsig_1_18z = celloutsig_1_14z[5:3] % { 1'h1, celloutsig_1_8z[1:0] };
  assign celloutsig_1_19z = celloutsig_1_7z[7:2] % { 1'h1, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_4z[0], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_0z % { 1'h1, celloutsig_0_3z[4:1], celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_8z[4:1] % { 1'h1, celloutsig_0_8z[2:0] };
  assign celloutsig_0_1z = in_data[57:55] % { 1'h1, celloutsig_0_0z[6:5] };
  assign celloutsig_0_13z = celloutsig_0_10z[4:0] % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_13z[4:3], celloutsig_0_1z } % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_9z % { 1'h1, in_data[58:52] };
  assign celloutsig_0_16z = { celloutsig_0_2z[3:2], celloutsig_0_5z } % { 1'h1, celloutsig_0_6z[4:0] };
  assign celloutsig_0_19z = { celloutsig_0_7z[9:3], celloutsig_0_16z } % { 1'h1, celloutsig_0_9z[4:0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_19z[12:6], celloutsig_0_5z, celloutsig_0_13z } % { 1'h1, celloutsig_0_15z[6:5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_22z = in_data[10:7] % { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_2z = { celloutsig_0_1z[1], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_25z = { celloutsig_0_11z[16], celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[3:1] };
  assign celloutsig_0_26z = celloutsig_0_10z[10:2] % { 1'h1, celloutsig_0_7z[13:9], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_11z[16:3], celloutsig_0_3z } % { 1'h1, celloutsig_0_26z[3:0], celloutsig_0_21z };
  assign celloutsig_0_28z = celloutsig_0_12z % { 1'h1, celloutsig_0_27z[11:9] };
  assign celloutsig_0_31z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_28z } % { 1'h1, celloutsig_0_4z[0], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_11z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_11z = in_data[65:48];
  assign { out_data[130:128], out_data[101:96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
