\doxysection{TIM\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structTIM__TypeDef}{}\label{structTIM__TypeDef}\index{TIM\_TypeDef@{TIM\_TypeDef}}


TIM.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a410988826004fdd21d55071215144ba9}{CR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a88caad1e82960cc6df99d935ece26c1b}{RESERVED0}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a59c46ac3a56c6966a7f8f379a2fd1e3e}{RESERVED1}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_af62f86f55f2a387518f3de10d916eb7c}{RESERVED2}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a25b145e57a694bb384eee08fcd107c3a}{DIER}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a8f952613a22049f3ea2b50b7e0d10472}{RESERVED3}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_af686e22c1792dc59dfeffe451d47cf13}{SR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a36afe894c9b0878347d0c038c80e4c22}{RESERVED4}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a724fd21b7131fb9ac78c1b661dee3a8d}{EGR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a15944db86d7a7a69db35512f68eca15c}{RESERVED5}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a7fd09a4911f813464a454b507832a0b9}{RESERVED6}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a4157fa8f6e188281292f019ea24f5599}{RESERVED7}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ac708e4f0f142ac14d7e1c46778ed6f96}{RESERVED8}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ad58e05db30d309608402a69d87c36505}{PSC}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a6754dd714ff0885e8e511977d2f393ce}{RESERVED9}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_aa6957ece6ee709031ab5241d6019fcce}{RCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ab0e228ff39a37b472aa48ba3afd18333}{RESERVED10}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a32bbedb8b418359c6873375ec949cf8b}{BDTR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a7a96436f300141eb48768ffa90ee6e71}{RESERVED11}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_ad3186a43824621f049e7eff37c88ad4e}{DCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a994061b8b26ae9b2e8ddb981cb3eec11}{RESERVED12}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}{DMAR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a5a831b0a42a5428fbbfd550b7a9c8108}{RESERVED13}}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a145760563b46fcdeedddf7c92ee68d61}{OR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__TypeDef_a548510ebbe395a3947dbbc49fcccec0d}{RESERVED14}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structTIM__TypeDef_a6a42766a6ca3c7fe10a810ebd6b9d627}\label{structTIM__TypeDef_a6a42766a6ca3c7fe10a810ebd6b9d627} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+ARR}

TIM auto-\/reload register, Address offset\+: 0x2C \Hypertarget{structTIM__TypeDef_a32bbedb8b418359c6873375ec949cf8b}\label{structTIM__TypeDef_a32bbedb8b418359c6873375ec949cf8b} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!BDTR@{BDTR}}
\index{BDTR@{BDTR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTR}{BDTR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+BDTR}

TIM break and dead-\/time register, Address offset\+: 0x44 \Hypertarget{structTIM__TypeDef_a2a7ebf9d3041dc20da591668d916f5bc}\label{structTIM__TypeDef_a2a7ebf9d3041dc20da591668d916f5bc} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCER@{CCER}}
\index{CCER@{CCER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCER}{CCER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCER}

TIM capture/compare enable register, Address offset\+: 0x20 \Hypertarget{structTIM__TypeDef_a9094f9bb312461d2fc1499f5f8d91c64}\label{structTIM__TypeDef_a9094f9bb312461d2fc1499f5f8d91c64} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR1@{CCMR1}}
\index{CCMR1@{CCMR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCMR1}{CCMR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCMR1}

TIM capture/compare mode register 1, Address offset\+: 0x18 \Hypertarget{structTIM__TypeDef_a22bb9f39aae46365d3ec3c5973f90039}\label{structTIM__TypeDef_a22bb9f39aae46365d3ec3c5973f90039} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR2@{CCMR2}}
\index{CCMR2@{CCMR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCMR2}{CCMR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCMR2}

TIM capture/compare mode register 2, Address offset\+: 0x1C \Hypertarget{structTIM__TypeDef_a0dd9c06729a5eb6179c6d0d60faca7ed}\label{structTIM__TypeDef_a0dd9c06729a5eb6179c6d0d60faca7ed} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR1}{CCR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR1}

TIM capture/compare register 1, Address offset\+: 0x34 \Hypertarget{structTIM__TypeDef_a4d1171e9a61538424b8ef1f2571986d0}\label{structTIM__TypeDef_a4d1171e9a61538424b8ef1f2571986d0} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR2@{CCR2}}
\index{CCR2@{CCR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR2}{CCR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR2}

TIM capture/compare register 2, Address offset\+: 0x38 \Hypertarget{structTIM__TypeDef_ac83441bfb8d0287080dcbd945a272a74}\label{structTIM__TypeDef_ac83441bfb8d0287080dcbd945a272a74} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR3@{CCR3}}
\index{CCR3@{CCR3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR3}{CCR3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR3}

TIM capture/compare register 3, Address offset\+: 0x3C \Hypertarget{structTIM__TypeDef_a5ba381c3f312fdf5e0b4119641b3b0aa}\label{structTIM__TypeDef_a5ba381c3f312fdf5e0b4119641b3b0aa} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR4@{CCR4}}
\index{CCR4@{CCR4}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR4}{CCR4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR4}

TIM capture/compare register 4, Address offset\+: 0x40 \Hypertarget{structTIM__TypeDef_a6fdd2a7fb88d28670b472aaac0d9d262}\label{structTIM__TypeDef_a6fdd2a7fb88d28670b472aaac0d9d262} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CNT}

TIM counter register, Address offset\+: 0x24 \Hypertarget{structTIM__TypeDef_a410988826004fdd21d55071215144ba9}\label{structTIM__TypeDef_a410988826004fdd21d55071215144ba9} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CR1}

TIM control register 1, Address offset\+: 0x00 \Hypertarget{structTIM__TypeDef_a954eb69fd4e2e6b43ba6c80986f691d8}\label{structTIM__TypeDef_a954eb69fd4e2e6b43ba6c80986f691d8} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CR2}

TIM control register 2, Address offset\+: 0x04 \Hypertarget{structTIM__TypeDef_ad3186a43824621f049e7eff37c88ad4e}\label{structTIM__TypeDef_ad3186a43824621f049e7eff37c88ad4e} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DCR@{DCR}}
\index{DCR@{DCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR}{DCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+DCR}

TIM DMA control register, Address offset\+: 0x48 \Hypertarget{structTIM__TypeDef_a25b145e57a694bb384eee08fcd107c3a}\label{structTIM__TypeDef_a25b145e57a694bb384eee08fcd107c3a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DIER@{DIER}}
\index{DIER@{DIER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIER}{DIER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+DIER}

TIM DMA/interrupt enable register, Address offset\+: 0x0C \Hypertarget{structTIM__TypeDef_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}\label{structTIM__TypeDef_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DMAR@{DMAR}}
\index{DMAR@{DMAR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMAR}{DMAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+DMAR}

TIM DMA address for full transfer, Address offset\+: 0x4C \Hypertarget{structTIM__TypeDef_a724fd21b7131fb9ac78c1b661dee3a8d}\label{structTIM__TypeDef_a724fd21b7131fb9ac78c1b661dee3a8d} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!EGR@{EGR}}
\index{EGR@{EGR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EGR}{EGR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+EGR}

TIM event generation register, Address offset\+: 0x14 \Hypertarget{structTIM__TypeDef_a145760563b46fcdeedddf7c92ee68d61}\label{structTIM__TypeDef_a145760563b46fcdeedddf7c92ee68d61} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!OR@{OR}}
\index{OR@{OR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+OR}

TIM option register, Address offset\+: 0x50 \Hypertarget{structTIM__TypeDef_ad58e05db30d309608402a69d87c36505}\label{structTIM__TypeDef_ad58e05db30d309608402a69d87c36505} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!PSC@{PSC}}
\index{PSC@{PSC}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSC}{PSC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+PSC}

TIM prescaler, Address offset\+: 0x28 \Hypertarget{structTIM__TypeDef_aa6957ece6ee709031ab5241d6019fcce}\label{structTIM__TypeDef_aa6957ece6ee709031ab5241d6019fcce} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RCR@{RCR}}
\index{RCR@{RCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RCR}{RCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RCR}

TIM repetition counter register, Address offset\+: 0x30 \Hypertarget{structTIM__TypeDef_a88caad1e82960cc6df99d935ece26c1b}\label{structTIM__TypeDef_a88caad1e82960cc6df99d935ece26c1b} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x02 ~\newline
 \Hypertarget{structTIM__TypeDef_a59c46ac3a56c6966a7f8f379a2fd1e3e}\label{structTIM__TypeDef_a59c46ac3a56c6966a7f8f379a2fd1e3e} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x06 ~\newline
 \Hypertarget{structTIM__TypeDef_ab0e228ff39a37b472aa48ba3afd18333}\label{structTIM__TypeDef_ab0e228ff39a37b472aa48ba3afd18333} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED10}

Reserved, 0x32 ~\newline
 \Hypertarget{structTIM__TypeDef_a7a96436f300141eb48768ffa90ee6e71}\label{structTIM__TypeDef_a7a96436f300141eb48768ffa90ee6e71} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED11@{RESERVED11}}
\index{RESERVED11@{RESERVED11}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED11}{RESERVED11}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED11}

Reserved, 0x46 ~\newline
 \Hypertarget{structTIM__TypeDef_a994061b8b26ae9b2e8ddb981cb3eec11}\label{structTIM__TypeDef_a994061b8b26ae9b2e8ddb981cb3eec11} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED12@{RESERVED12}}
\index{RESERVED12@{RESERVED12}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED12}{RESERVED12}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED12}

Reserved, 0x4A ~\newline
 \Hypertarget{structTIM__TypeDef_a5a831b0a42a5428fbbfd550b7a9c8108}\label{structTIM__TypeDef_a5a831b0a42a5428fbbfd550b7a9c8108} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED13@{RESERVED13}}
\index{RESERVED13@{RESERVED13}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED13}{RESERVED13}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED13}

Reserved, 0x4E ~\newline
 \Hypertarget{structTIM__TypeDef_a548510ebbe395a3947dbbc49fcccec0d}\label{structTIM__TypeDef_a548510ebbe395a3947dbbc49fcccec0d} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED14@{RESERVED14}}
\index{RESERVED14@{RESERVED14}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED14}{RESERVED14}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED14}

Reserved, 0x52 ~\newline
 \Hypertarget{structTIM__TypeDef_af62f86f55f2a387518f3de10d916eb7c}\label{structTIM__TypeDef_af62f86f55f2a387518f3de10d916eb7c} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x0A ~\newline
 \Hypertarget{structTIM__TypeDef_a8f952613a22049f3ea2b50b7e0d10472}\label{structTIM__TypeDef_a8f952613a22049f3ea2b50b7e0d10472} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x0E ~\newline
 \Hypertarget{structTIM__TypeDef_a36afe894c9b0878347d0c038c80e4c22}\label{structTIM__TypeDef_a36afe894c9b0878347d0c038c80e4c22} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x12 ~\newline
 \Hypertarget{structTIM__TypeDef_a15944db86d7a7a69db35512f68eca15c}\label{structTIM__TypeDef_a15944db86d7a7a69db35512f68eca15c} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x16 ~\newline
 \Hypertarget{structTIM__TypeDef_a7fd09a4911f813464a454b507832a0b9}\label{structTIM__TypeDef_a7fd09a4911f813464a454b507832a0b9} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, 0x1A ~\newline
 \Hypertarget{structTIM__TypeDef_a4157fa8f6e188281292f019ea24f5599}\label{structTIM__TypeDef_a4157fa8f6e188281292f019ea24f5599} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, 0x1E ~\newline
 \Hypertarget{structTIM__TypeDef_ac708e4f0f142ac14d7e1c46778ed6f96}\label{structTIM__TypeDef_ac708e4f0f142ac14d7e1c46778ed6f96} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, 0x22 ~\newline
 \Hypertarget{structTIM__TypeDef_a6754dd714ff0885e8e511977d2f393ce}\label{structTIM__TypeDef_a6754dd714ff0885e8e511977d2f393ce} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RESERVED9}

Reserved, 0x2A ~\newline
 \Hypertarget{structTIM__TypeDef_a476012f1b4567ffc21ded0b5fd50985e}\label{structTIM__TypeDef_a476012f1b4567ffc21ded0b5fd50985e} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SMCR@{SMCR}}
\index{SMCR@{SMCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMCR}{SMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+SMCR}

TIM slave mode control register, Address offset\+: 0x08 \Hypertarget{structTIM__TypeDef_af686e22c1792dc59dfeffe451d47cf13}\label{structTIM__TypeDef_af686e22c1792dc59dfeffe451d47cf13} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t TIM\+\_\+\+Type\+Def\+::\+SR}

TIM status register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/gijs/\+Documents/\+STM32/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
