#define HDMIRX_P0_PHY_LANE_1_BASE 0x220d00
//Page P0_HDMIRX_PHY_LANE_1_1
#define REG_0000_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x00)//0x220d_00h
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_IN_L0_BAND_3 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_IN_L0_BAND_2 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_IN_L0_BAND_1 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_IN_L0_BAND_0 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_6 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_4 Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0000_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_3 Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0004_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x02)//0x220d_01h
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_2 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_IN_L0_BAND_0 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_IN_L0_12G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_IN_L0_10G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_IN_L0_8G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_IN_L0_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0004_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_IN_L0_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0008_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x04)//0x220d_02h
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_MHL_L0_BAND_3 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_MHL_L0_BAND_2 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_MHL_L0_BAND_1 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_MHL_L0_BAND_0 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_6 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_4 Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0008_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_3 Fld(2,14,AC_MSKB1)//[15:14]
#define REG_000C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x06)//0x220d_03h
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_2 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_MHL_L0_BAND_0 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_MHL_L0_12G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_MHL_L0_10G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_MHL_L0_8G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_MHL_L0_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_000C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_MHL_L0_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0010_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x08)//0x220d_04h
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_MODE_L0_BAND_3 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_MODE_L0_BAND_2 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_MODE_L0_BAND_1 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_MODE_L0_BAND_0 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_6 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_4 Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0010_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_3 Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0014_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x0a)//0x220d_05h
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_2 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_MODE_L0_BAND_0 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_MODE_L0_12G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_MODE_L0_10G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_MODE_L0_8G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_MODE_L0_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0014_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_MODE_L0_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0018_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x0c)//0x220d_06h
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_SEL_PHD_REG_L0_BAND_3 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_SEL_PHD_REG_L0_BAND_2 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_SEL_PHD_REG_L0_BAND_1 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_SEL_PHD_REG_L0_BAND_0 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_6 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_4 Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0018_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_3 Fld(2,14,AC_MSKB1)//[15:14]
#define REG_001C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x0e)//0x220d_07h
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_2 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_SEL_PHD_REG_L0_BAND_0 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_SEL_PHD_REG_L0_12G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_SEL_PHD_REG_L0_10G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_SEL_PHD_REG_L0_8G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_SEL_PHD_REG_L0_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_001C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_SEL_PHD_REG_L0_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0020_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x10)//0x220d_08h
    #define REG_0020_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_PLL_L0_BAND_3 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0020_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_PLL_L0_BAND_2 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0020_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_PLL_L0_BAND_1 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0020_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_PLL_L0_BAND_0 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0024_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x12)//0x220d_09h
    #define REG_0024_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_6 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0024_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_5 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0024_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_4 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0024_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0028_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x14)//0x220d_0ah
    #define REG_0028_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_2 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0028_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0028_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_PLL_L0_BAND_0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0028_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_PLL_L0_12G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_002C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x16)//0x220d_0bh
    #define REG_002C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_PLL_L0_10G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_002C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_PLL_L0_8G Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_002C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_PLL_L0_6G Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_002C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_PLL_L0_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0030_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x18)//0x220d_0ch
    #define REG_0030_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_POST_L0_BAND_3 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0030_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_POST_L0_BAND_2 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0030_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_POST_L0_BAND_1 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0030_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DIVSEL_POST_L0_BAND_0 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0034_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x1a)//0x220d_0dh
    #define REG_0034_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_6 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0034_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_5 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0034_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_4 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0034_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0038_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x1c)//0x220d_0eh
    #define REG_0038_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_2 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0038_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0038_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DIVSEL_POST_L0_BAND_0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0038_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_POST_L0_12G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_003C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x1e)//0x220d_0fh
    #define REG_003C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_POST_L0_10G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_003C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_POST_L0_8G Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_003C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_POST_L0_6G Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_003C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DIVSEL_POST_L0_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0040_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x20)//0x220d_10h
    #define REG_0040_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_EQ_BW_BAND_3 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0040_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_EQ_BW_BAND_2 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0040_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_EQ_BW_BAND_1 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0040_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_EQ_BW_BAND_0 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0044_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x22)//0x220d_11h
    #define REG_0044_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_6 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0044_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_5 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0044_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_4 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0044_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0048_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x24)//0x220d_12h
    #define REG_0048_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_2 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0048_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0048_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_EQ_BW_BAND_0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0048_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_EQ_BW_12G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_004C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x26)//0x220d_13h
    #define REG_004C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_EQ_BW_10G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_004C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_EQ_BW_8G Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_004C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_EQ_BW_6G Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_004C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_EQ_BW_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0050_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x28)//0x220d_14h
    #define REG_0050_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_RCTRL_PLL_L0_BAND_3 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0050_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_RCTRL_PLL_L0_BAND_2 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0050_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_RCTRL_PLL_L0_BAND_1 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0050_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_RCTRL_PLL_L0_BAND_0 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0054_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x2a)//0x220d_15h
    #define REG_0054_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_6 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0054_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_5 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0054_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_4 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0054_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0058_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x2c)//0x220d_16h
    #define REG_0058_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_2 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0058_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0058_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_RCTRL_PLL_L0_BAND_0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0058_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_RCTRL_PLL_L0_12G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_005C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x2e)//0x220d_17h
    #define REG_005C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_RCTRL_PLL_L0_10G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_005C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_RCTRL_PLL_L0_8G Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_005C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_RCTRL_PLL_L0_6G Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_005C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_RCTRL_PLL_L0_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0060_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x30)//0x220d_18h
    #define REG_0060_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_BW_L0_BAND_3 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0060_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_BW_L0_BAND_2 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0060_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_BW_L0_BAND_1 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0060_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_DFE_BW_L0_BAND_0 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0064_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x32)//0x220d_19h
    #define REG_0064_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_6 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0064_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_5 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0064_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_4 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0064_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0068_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x34)//0x220d_1ah
    #define REG_0068_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_2 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0068_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0068_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_DFE_BW_L0_BAND_0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0068_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_BW_L0_12G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_006C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x36)//0x220d_1bh
    #define REG_006C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_BW_L0_10G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_006C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_BW_L0_8G Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_006C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_BW_L0_6G Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_006C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_DFE_BW_L0_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0070_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x38)//0x220d_1ch
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_GC_VCODIV_SEL_BAND_3 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_GC_VCODIV_SEL_BAND_2 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_GC_VCODIV_SEL_BAND_1 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_GC_VCODIV_SEL_BAND_0 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_6 Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_4 Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0070_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_3 Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0074_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x3a)//0x220d_1dh
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_2 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_GC_VCODIV_SEL_BAND_0 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_GC_VCODIV_SEL_12G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_GC_VCODIV_SEL_10G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_GC_VCODIV_SEL_8G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_GC_VCODIV_SEL_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0074_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_GC_VCODIV_SEL_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0078_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x3c)//0x220d_1eh
    #define REG_0078_P0_HDMIRX_PHY_LANE_1_REG_CDR_MODE_HD21 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0078_P0_HDMIRX_PHY_LANE_1_REG_CDR_MODE_HD20 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0078_P0_HDMIRX_PHY_LANE_1_REG_CDR_MODE_HD14 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0078_P0_HDMIRX_PHY_LANE_1_REG_DIS_CDR_ST_SQH Fld(1,12,AC_MSKB1)//[12:12]
#define REG_007C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x3e)//0x220d_1fh
    #define REG_007C_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_TIME Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_007C_P0_HDMIRX_PHY_LANE_1_REG_H14_600M_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_007C_P0_HDMIRX_PHY_LANE_1_REG_FB_CLK_DET_EN_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_007C_P0_HDMIRX_PHY_LANE_1_REG_FB_CLK_DET_EN_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_007C_P0_HDMIRX_PHY_LANE_1_REG_FB_CLK_DET_EN_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_007C_P0_HDMIRX_PHY_LANE_1_REG_FB_CLK_DET_EN_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0080_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x40)//0x220d_20h
    #define REG_0080_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PFD_L0_BAND_3 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0080_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_LA_DIV_BAND_3 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0080_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0080_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PFD_L0_BAND_2 Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0080_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_LA_DIV_BAND_2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0080_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_2 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0084_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x42)//0x220d_21h
    #define REG_0084_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PFD_L0_BAND_1 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0084_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_LA_DIV_BAND_1 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0084_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_1 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0084_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PFD_L0_BAND_0 Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0084_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_LA_DIV_BAND_0 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0084_P0_HDMIRX_PHY_LANE_1_REG_HD20_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0088_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x44)//0x220d_22h
    #define REG_0088_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_6 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0088_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_6 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0088_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_6 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0088_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_5 Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0088_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_5 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0088_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_5 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_008C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x46)//0x220d_23h
    #define REG_008C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_4 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_008C_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_4 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_008C_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_4 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_008C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_3 Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_008C_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_3 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_008C_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0090_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x48)//0x220d_24h
    #define REG_0090_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0090_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0090_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_2 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0090_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_1 Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0090_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0090_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_1 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0094_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x4a)//0x220d_25h
    #define REG_0094_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PFD_L0_BAND_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0094_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_LA_DIV_BAND_0 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0094_P0_HDMIRX_PHY_LANE_1_REG_HD14_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_BAND_0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0094_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PFD_L0_12G Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0094_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_LA_DIV_12G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0094_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_12G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0098_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x4c)//0x220d_26h
    #define REG_0098_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PFD_L0_10G Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0098_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_LA_DIV_10G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0098_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_10G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0098_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PFD_L0_8G Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0098_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_LA_DIV_8G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0098_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_8G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_009C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x4e)//0x220d_27h
    #define REG_009C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PFD_L0_6G Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_009C_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_LA_DIV_6G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_009C_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_6G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_009C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PFD_L0_3G Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_009C_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_LA_DIV_3G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_009C_P0_HDMIRX_PHY_LANE_1_REG_HD21_REG_EN_CLKO_LINK_DATARATE_DIV36_2X_3G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00A0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x50)//0x220d_28h
    #define REG_00A0_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_L0_BAND_3 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00A0_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_L0_BAND_2 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00A4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x52)//0x220d_29h
    #define REG_00A4_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_L0_BAND_1 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00A4_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_L0_BAND_0 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00A8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x54)//0x220d_2ah
    #define REG_00A8_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_6 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00A8_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_5 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00AC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x56)//0x220d_2bh
    #define REG_00AC_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_4 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00AC_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00B0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x58)//0x220d_2ch
    #define REG_00B0_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00B0_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00B4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x5a)//0x220d_2dh
    #define REG_00B4_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_L0_BAND_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00B4_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_L0_12G Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00B8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x5c)//0x220d_2eh
    #define REG_00B8_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_L0_10G Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00B8_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_L0_8G Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00BC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x5e)//0x220d_2fh
    #define REG_00BC_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_L0_6G Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_L0_3G Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00C0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x60)//0x220d_30h
    #define REG_00C0_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_0_L0 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00C4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x62)//0x220d_31h
    #define REG_00C4_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_1_L0 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00C8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x64)//0x220d_32h
    #define REG_00C8_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_2_L0 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00CC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x66)//0x220d_33h
    #define REG_00CC_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_3_L0 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00D0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x68)//0x220d_34h
    #define REG_00D0_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_0_L1 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00D4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x6a)//0x220d_35h
    #define REG_00D4_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_1_L1 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00D8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x6c)//0x220d_36h
    #define REG_00D8_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_2_L1 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00DC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x6e)//0x220d_37h
    #define REG_00DC_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_3_L1 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00E0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x70)//0x220d_38h
    #define REG_00E0_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_0_L2 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00E4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x72)//0x220d_39h
    #define REG_00E4_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_1_L2 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00E8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x74)//0x220d_3ah
    #define REG_00E8_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_2_L2 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00EC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x76)//0x220d_3bh
    #define REG_00EC_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_3_L2 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x78)//0x220d_3ch
    #define REG_00F0_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_0_L3 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x7a)//0x220d_3dh
    #define REG_00F4_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_1_L3 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x7c)//0x220d_3eh
    #define REG_00F8_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_2_L3 Fld(14,0,AC_MSKW10)//[13:0]

//Page P0_HDMIRX_PHY_LANE_1_2
#define REG_00FC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x7e)//0x220d_3fh
    #define REG_00FC_P0_HDMIRX_PHY_LANE_1_REG_HD21_RS_MODE_3_L3 Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0100_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x80)//0x220d_40h
    #define REG_0100_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_WIDE_L0_BAND_3 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0100_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_WIDE_L0_BAND_2 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0104_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x82)//0x220d_41h
    #define REG_0104_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_WIDE_L0_BAND_1 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0104_P0_HDMIRX_PHY_LANE_1_REG_HD20_GC_ICTRL_PD_WIDE_L0_BAND_0 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0108_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x84)//0x220d_42h
    #define REG_0108_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_6 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0108_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_5 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_010C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x86)//0x220d_43h
    #define REG_010C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_4 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_010C_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0110_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x88)//0x220d_44h
    #define REG_0110_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0110_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0114_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x8a)//0x220d_45h
    #define REG_0114_P0_HDMIRX_PHY_LANE_1_REG_HD14_GC_ICTRL_PD_WIDE_L0_BAND_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0114_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_WIDE_L0_12G Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0118_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x8c)//0x220d_46h
    #define REG_0118_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_WIDE_L0_10G Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0118_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_WIDE_L0_8G Fld(6,8,AC_MSKB1)//[13:8]
#define REG_011C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x8e)//0x220d_47h
    #define REG_011C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_WIDE_L0_6G Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_011C_P0_HDMIRX_PHY_LANE_1_REG_HD21_GC_ICTRL_PD_WIDE_L0_3G Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0120_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x90)//0x220d_48h
    #define REG_0120_P0_HDMIRX_PHY_LANE_1_REG_PRBS_ERRCNT_RPT_L0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x92)//0x220d_49h
    #define REG_0124_P0_HDMIRX_PHY_LANE_1_REG_PRBS_ERRCNT_RPT_L1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x94)//0x220d_4ah
    #define REG_0128_P0_HDMIRX_PHY_LANE_1_REG_PRBS_ERRCNT_RPT_L2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x96)//0x220d_4bh
    #define REG_012C_P0_HDMIRX_PHY_LANE_1_REG_PRBS_ERRCNT_RPT_L3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x98)//0x220d_4ch
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L0_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L1_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L1_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L2_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L0_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L1_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L2_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L2_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L3_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0130_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0134_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0x9a)//0x220d_4dh
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L0_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L1_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L1_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L2_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0134_P0_HDMIRX_PHY_LANE_1_REG_NO_INPUT_DET_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0140_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xa0)//0x220d_50h
    #define REG_0140_P0_HDMIRX_PHY_LANE_1_REG_HDMI_CLK_THR6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xa2)//0x220d_51h
    #define REG_0144_P0_HDMIRX_PHY_LANE_1_REG_HDMI_CLK_THR5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xa4)//0x220d_52h
    #define REG_0148_P0_HDMIRX_PHY_LANE_1_REG_HDMI_CLK_THR4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xa6)//0x220d_53h
    #define REG_014C_P0_HDMIRX_PHY_LANE_1_REG_HDMI_CLK_THR3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xa8)//0x220d_54h
    #define REG_0150_P0_HDMIRX_PHY_LANE_1_REG_HDMI_CLK_THR2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xaa)//0x220d_55h
    #define REG_0154_P0_HDMIRX_PHY_LANE_1_REG_HDMI_CLK_THR1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xac)//0x220d_56h
    #define REG_0158_P0_HDMIRX_PHY_LANE_1_REG_HDMI2_CLK_THR4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xae)//0x220d_57h
    #define REG_015C_P0_HDMIRX_PHY_LANE_1_REG_HDMI2_CLK_THR3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xb0)//0x220d_58h
    #define REG_0160_P0_HDMIRX_PHY_LANE_1_REG_HDMI2_CLK_THR2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0164_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xb2)//0x220d_59h
    #define REG_0164_P0_HDMIRX_PHY_LANE_1_REG_HDMI2_CLK_THR1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xb4)//0x220d_5ah
    #define REG_0168_P0_HDMIRX_PHY_LANE_1_REG_CR_LOCK_TH Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0168_P0_HDMIRX_PHY_LANE_1_REG_AUTO_VCORST_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0168_P0_HDMIRX_PHY_LANE_1_REG_CLK_VCO_LCKDET_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0168_P0_HDMIRX_PHY_LANE_1_REG_DIG_LCK_CNT_POWER Fld(4,12,AC_MSKB1)//[15:12]
#define REG_016C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xb6)//0x220d_5bh
    #define REG_016C_P0_HDMIRX_PHY_LANE_1_REG_DIG_LCK_RANGE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_016C_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOSE_RANGE Fld(6,4,AC_MSKW10)//[9:4]
    #define REG_016C_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_MODE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0170_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xb8)//0x220d_5ch
    #define REG_0170_P0_HDMIRX_PHY_LANE_1_REG_CR_UNLOCK_TH Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0170_P0_HDMIRX_PHY_LANE_1_REG_DIG_UNLOCK_TIME Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0174_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xba)//0x220d_5dh
    #define REG_0174_P0_HDMIRX_PHY_LANE_1_REG_LESS_100K_TH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xbc)//0x220d_5eh
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_DIG_LCK_RANGE_POWER Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOSE_RANGE_POWER Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_LCK_RANGE_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_LOSE_RANGE_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_FLAG_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_FLAG_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_FLAG_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0178_P0_HDMIRX_PHY_LANE_1_REG_DIG_LOCK_FLAG_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_017C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xbe)//0x220d_5fh
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_DET_EN_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_LCK_CNT_OVF_L0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_BIG_CHG_STS_L0 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_STABLE_OUT_L0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_DET_EN_L1 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_LCK_CNT_OVF_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_BIG_CHG_STS_L1 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_STABLE_OUT_L1 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_DET_EN_L2 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_LCK_CNT_OVF_L2 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_BIG_CHG_STS_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_STABLE_OUT_L2 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_DET_EN_L3 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_LCK_CNT_OVF_L3 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_BIG_CHG_STS_L3 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_017C_P0_HDMIRX_PHY_LANE_1_REG_CLK_STABLE_OUT_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0180_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xc0)//0x220d_60h
    #define REG_0180_P0_HDMIRX_PHY_LANE_1_REG_CLK_VALID_L Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0184_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xc2)//0x220d_61h
    #define REG_0184_P0_HDMIRX_PHY_LANE_1_REG_CLK_VALID_U Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0188_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xc4)//0x220d_62h
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_SAFF_PULSE_WIDTH Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_SAFF_PULSE_PERIOD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_BYPASS_CAL_DFE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_ENABLE_SAFF_CAL_TIME_OUT_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_ST_SAFF_START Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_EN_SAFF_DONE_CLR_CR_CNT Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_SAFF_PULSE_MODE_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_LK_REC_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0188_P0_HDMIRX_PHY_LANE_1_REG_LK_REC_CLR Fld(1,14,AC_MSKB1)//[14:14]
#define REG_018C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xc6)//0x220d_63h
    #define REG_018C_P0_HDMIRX_PHY_LANE_1_REG_CR_LK_REC_L0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_018C_P0_HDMIRX_PHY_LANE_1_REG_CR_LK_REC_L1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_018C_P0_HDMIRX_PHY_LANE_1_REG_CR_LK_REC_L2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_018C_P0_HDMIRX_PHY_LANE_1_REG_CR_LK_REC_L3 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0190_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xc8)//0x220d_64h
    #define REG_0190_P0_HDMIRX_PHY_LANE_1_REG_HDMI2P1_12G_MID Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xca)//0x220d_65h
    #define REG_0194_P0_HDMIRX_PHY_LANE_1_REG_HDMI2P1_10G_MID Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0198_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xcc)//0x220d_66h
    #define REG_0198_P0_HDMIRX_PHY_LANE_1_REG_HDMI2P1_8G_MID Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xce)//0x220d_67h
    #define REG_019C_P0_HDMIRX_PHY_LANE_1_REG_HDMI2P1_6G_MID Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xd0)//0x220d_68h
    #define REG_01A0_P0_HDMIRX_PHY_LANE_1_REG_HDMI2P1_3G_MID Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xd2)//0x220d_69h
    #define REG_01A4_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOCK_THR_12G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A4_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_12G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xd4)//0x220d_6ah
    #define REG_01A8_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOCK_THR_10G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A8_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_10G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01AC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xd6)//0x220d_6bh
    #define REG_01AC_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOCK_THR_8G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01AC_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_8G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xd8)//0x220d_6ch
    #define REG_01B0_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOCK_THR_6G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B0_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_6G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xda)//0x220d_6dh
    #define REG_01B4_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOCK_THR_3G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B4_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_3G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xdc)//0x220d_6eh
    #define REG_01B8_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_12G_EQ Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B8_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_10G_EQ Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01BC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xde)//0x220d_6fh
    #define REG_01BC_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_8G_EQ Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01BC_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_6G_EQ Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xe0)//0x220d_70h
    #define REG_01C0_P0_HDMIRX_PHY_LANE_1_REG_MAINLINK_CRLOSE_THR_3G_EQ Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C0_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_12G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xe2)//0x220d_71h
    #define REG_01C4_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_10G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_8G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xe4)//0x220d_72h
    #define REG_01C8_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_6G Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C8_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_3G Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01CC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xe6)//0x220d_73h
    #define REG_01CC_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_2P0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01CC_P0_HDMIRX_PHY_LANE_1_REG_CLOCK_XTAL_DIVIDER_1P4 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xe8)//0x220d_74h
    #define REG_01D0_P0_HDMIRX_PHY_LANE_1_REG_CR_DONE_CNT_HOLD_L0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xea)//0x220d_75h
    #define REG_01D4_P0_HDMIRX_PHY_LANE_1_REG_CR_DONE_CNT_HOLD_L1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xec)//0x220d_76h
    #define REG_01D8_P0_HDMIRX_PHY_LANE_1_REG_CR_DONE_CNT_HOLD_L2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01DC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xee)//0x220d_77h
    #define REG_01DC_P0_HDMIRX_PHY_LANE_1_REG_CR_DONE_CNT_HOLD_L3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xf0)//0x220d_78h
    #define REG_01E0_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xf2)//0x220d_79h
    #define REG_01E4_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xf4)//0x220d_7ah
    #define REG_01E8_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01EC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xf6)//0x220d_7bh
    #define REG_01EC_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F0_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xf8)//0x220d_7ch
    #define REG_01F0_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F4_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xfa)//0x220d_7dh
    #define REG_01F4_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F8_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xfc)//0x220d_7eh
    #define REG_01F8_P0_HDMIRX_PHY_LANE_1_REG_VCO_DIV40_CLK_THR1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01FC_P0_HDMIRX_PHY_LANE_1 (HDMIRX_P0_PHY_LANE_1_BASE +0xfe)//0x220d_7fh
    #define REG_01FC_P0_HDMIRX_PHY_LANE_1_REG_FREQ_DET_STATUS_L0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01FC_P0_HDMIRX_PHY_LANE_1_REG_FREQ_DET_STATUS_L1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_01FC_P0_HDMIRX_PHY_LANE_1_REG_FREQ_DET_STATUS_L2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01FC_P0_HDMIRX_PHY_LANE_1_REG_FREQ_DET_STATUS_L3 Fld(4,12,AC_MSKB1)//[15:12]

