
Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Thu Aug 10 11:53:21 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 367.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i6  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i5

   Delay:              26.985ns  (43.9% logic, 56.1% route), 18 logic levels.

 Constraint Details:

     26.985ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_81 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.576ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.121       R7C6C.F1 to      R7C7D.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.985   (43.9% logic, 56.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C7D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i2  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i1

   Delay:              26.985ns  (43.9% logic, 56.1% route), 18 logic levels.

 Constraint Details:

     26.985ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_83 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.576ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.121       R7C6C.F1 to      R7C7B.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.985   (43.9% logic, 56.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i0  (to clk_2M5 +)

   Delay:              26.985ns  (43.9% logic, 56.1% route), 18 logic levels.

 Constraint Details:

     26.985ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_84 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.576ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.121       R7C6C.F1 to      R7C7A.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.985   (43.9% logic, 56.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C7A.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i4  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i3

   Delay:              26.985ns  (43.9% logic, 56.1% route), 18 logic levels.

 Constraint Details:

     26.985ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_82 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.576ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.121       R7C6C.F1 to      R7C7C.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.985   (43.9% logic, 56.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C7C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i10  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i9

   Delay:              26.883ns  (44.0% logic, 56.0% route), 18 logic levels.

 Constraint Details:

     26.883ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_79 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.678ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.019       R7C6C.F1 to      R7C8B.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.883   (44.0% logic, 56.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C8B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i14  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i13

   Delay:              26.883ns  (44.0% logic, 56.0% route), 18 logic levels.

 Constraint Details:

     26.883ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_77 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.678ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.019       R7C6C.F1 to      R7C8D.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.883   (44.0% logic, 56.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C8D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i8  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i7

   Delay:              26.883ns  (44.0% logic, 56.0% route), 18 logic levels.

 Constraint Details:

     26.883ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_80 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.678ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.019       R7C6C.F1 to      R7C8A.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.883   (44.0% logic, 56.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C8A.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i15  (to clk_2M5 +)

   Delay:              26.883ns  (44.0% logic, 56.0% route), 18 logic levels.

 Constraint Details:

     26.883ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_76 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.678ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.019       R7C6C.F1 to      R7C9A.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.883   (44.0% logic, 56.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C9A.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i12  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i11

   Delay:              26.883ns  (44.0% logic, 56.0% route), 18 logic levels.

 Constraint Details:

     26.883ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_78 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.678ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOFCO_D  ---     0.162      R4C4C.FCI to      R4C4C.FCO POPtimers/SLICE_50
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n7981
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_47
ROUTE         2     1.854       R4C4D.F0 to       R3C5D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R3C5D.B1 to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.019       R7C6C.F1 to      R7C8C.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.883   (44.0% logic, 56.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C8C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        POPtimers/systemcounter/count_965__i2  (to clk_2M5 +)
                   FF                        POPtimers/systemcounter/count_965__i1

   Delay:              26.873ns  (44.1% logic, 55.9% route), 18 logic levels.

 Constraint Details:

     26.873ns physical path delay POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_83 meets
    400.000ns delay constraint less
      5.165ns skew and
      0.274ns LSR_SET requirement (totaling 394.561ns) by 367.688ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to POPtimers/systemcounter/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     1.550       R4C2A.Q1 to       R4C4A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C4A.B1 to      R4C4A.FCO POPtimers/SLICE_56
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI POPtimers/n7979
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n7980
FCITOF0_DE  ---     0.585      R4C4C.FCI to       R4C4C.F0 POPtimers/SLICE_50
ROUTE         2     1.742       R4C4C.F0 to       R3C5C.B1 POPtimers/Endof1stMWpulse[5]
C1TOFCO_DE  ---     0.889       R3C5C.B1 to      R3C5C.FCO POPtimers/SLICE_73
ROUTE         1     0.000      R3C5C.FCO to      R3C5D.FCI POPtimers/n8034
FCITOFCO_D  ---     0.162      R3C5D.FCI to      R3C5D.FCO POPtimers/SLICE_72
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_70
ROUTE         2     1.959       R3C6A.F0 to       R7C5A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/SLICE_63
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/n7855
FCITOF0_DE  ---     0.585      R7C5B.FCI to       R7C5B.F0 POPtimers/SLICE_48
ROUTE         2     1.940       R7C5B.F0 to      R10C6A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R10C6A.B1 to     R10C6A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI POPtimers/n7990
FCITOF0_DE  ---     0.585     R10C6B.FCI to      R10C6B.F0 POPtimers/SLICE_34
ROUTE         3     1.039      R10C6B.F0 to      R10C8A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R10C8A.B1 to     R10C8A.FCO POPtimers/SLICE_59
ROUTE         1     0.000     R10C8A.FCO to     R10C8B.FCI POPtimers/n7871
FCITOF1_DE  ---     0.643     R10C8B.FCI to      R10C8B.F1 POPtimers/SLICE_58
ROUTE         2     1.920      R10C8B.F1 to      R7C10D.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889      R7C10D.A1 to     R7C10D.FCO SLICE_49
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI POPtimers/n7877
FCITOF0_DE  ---     0.585     R7C11A.FCI to      R7C11A.F0 SLICE_43
ROUTE         1     1.801      R7C11A.F0 to      R9C10D.A0 POPtimers/Resetandrepeat[13]
C0TOFCO_DE  ---     1.023      R9C10D.A0 to     R9C10D.FCO POPtimers/SLICE_146
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/loopcounter/n7889
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_145
ROUTE         1     1.962      R9C11A.F1 to       R7C6C.B1 POPtimers/loop
CTOF_DEL    ---     0.495       R7C6C.B1 to       R7C6C.F1 POPtimers/SLICE_234
ROUTE         9     1.121       R7C6C.F1 to      R7C7B.LSR POPtimers/counterreset (to clk_2M5)
                  --------
                   26.873   (44.1% logic, 55.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to POPtimers/systemcounter/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.

Report:   30.841MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 86.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i13  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i13  (to clk_debug_N +)

   Delay:               3.850ns  (11.7% logic, 88.3% route), 1 logic levels.

 Constraint Details:

      3.850ns physical path delay POPtimers/freepcounter/SLICE_156 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_405 meets
    100.000ns delay constraint less
      8.941ns skew and
      0.348ns M_SET requirement (totaling 90.711ns) by 86.861ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_156 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C3B.CLK to       R2C3B.Q1 POPtimers/freepcounter/SLICE_156 (from reveal_ist_69_N)
ROUTE         3     3.398       R2C3B.Q1 to      R2C13A.M1 reveal_ist_37_N (to clk_debug_N)
                  --------
                    3.850   (11.7% logic, 88.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C8D.CLK clk_2M5
REG_DEL     ---     0.452      R3C8D.CLK to       R3C8D.Q0 POPtimers/freepcounter/SLICE_229
ROUTE         2     1.992       R3C8D.Q0 to      R7C12B.D0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_428
ROUTE         9     3.086      R7C12B.F0 to      R2C3B.CLK reveal_ist_69_N
                  --------
                   12.337   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R2C13A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 87.047ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i10  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i10  (to clk_debug_N +)

   Delay:               3.664ns  (12.3% logic, 87.7% route), 1 logic levels.

 Constraint Details:

      3.664ns physical path delay POPtimers/freepcounter/SLICE_157 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_325 meets
    100.000ns delay constraint less
      8.941ns skew and
      0.348ns M_SET requirement (totaling 90.711ns) by 87.047ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_157 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_325:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C3A.CLK to       R2C3A.Q0 POPtimers/freepcounter/SLICE_157 (from reveal_ist_69_N)
ROUTE         3     3.212       R2C3A.Q0 to      R3C14D.M1 reveal_ist_43_N (to clk_debug_N)
                  --------
                    3.664   (12.3% logic, 87.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C8D.CLK clk_2M5
REG_DEL     ---     0.452      R3C8D.CLK to       R3C8D.Q0 POPtimers/freepcounter/SLICE_229
ROUTE         2     1.992       R3C8D.Q0 to      R7C12B.D0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_428
ROUTE         9     3.086      R7C12B.F0 to      R2C3A.CLK reveal_ist_69_N
                  --------
                   12.337   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_325:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R3C14D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 87.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i11  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i11  (to clk_debug_N +)

   Delay:               3.421ns  (13.2% logic, 86.8% route), 1 logic levels.

 Constraint Details:

      3.421ns physical path delay POPtimers/freepcounter/SLICE_157 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_401 meets
    100.000ns delay constraint less
      8.941ns skew and
      0.348ns M_SET requirement (totaling 90.711ns) by 87.290ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_157 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C3A.CLK to       R2C3A.Q1 POPtimers/freepcounter/SLICE_157 (from reveal_ist_69_N)
ROUTE         3     2.969       R2C3A.Q1 to      R3C14A.M1 reveal_ist_41_N (to clk_debug_N)
                  --------
                    3.421   (13.2% logic, 86.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C8D.CLK clk_2M5
REG_DEL     ---     0.452      R3C8D.CLK to       R3C8D.Q0 POPtimers/freepcounter/SLICE_229
ROUTE         2     1.992       R3C8D.Q0 to      R7C12B.D0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_428
ROUTE         9     3.086      R7C12B.F0 to      R2C3A.CLK reveal_ist_69_N
                  --------
                   12.337   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R3C14A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 87.352ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i2  (to clk_debug_N +)

   Delay:               3.359ns  (13.5% logic, 86.5% route), 1 logic levels.

 Constraint Details:

      3.359ns physical path delay POPtimers/freepcounter/SLICE_153 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359 meets
    100.000ns delay constraint less
      8.941ns skew and
      0.348ns M_SET requirement (totaling 90.711ns) by 87.352ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_153 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C2B.CLK to       R3C2B.Q0 POPtimers/freepcounter/SLICE_153 (from reveal_ist_69_N)
ROUTE         3     2.907       R3C2B.Q0 to      R7C13D.M1 reveal_ist_59_N (to clk_debug_N)
                  --------
                    3.359   (13.5% logic, 86.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C8D.CLK clk_2M5
REG_DEL     ---     0.452      R3C8D.CLK to       R3C8D.Q0 POPtimers/freepcounter/SLICE_229
ROUTE         2     1.992       R3C8D.Q0 to      R7C12B.D0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_428
ROUTE         9     3.086      R7C12B.F0 to      R3C2B.CLK reveal_ist_69_N
                  --------
                   12.337   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R7C13D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 87.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i18  (to clk_debug_N +)

   Delay:               3.754ns  (12.0% logic, 88.0% route), 1 logic levels.

 Constraint Details:

      3.754ns physical path delay POPtimers/piecounter/SLICE_137 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6 meets
    100.000ns delay constraint less
      8.081ns skew and
      0.348ns M_SET requirement (totaling 91.571ns) by 87.817ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2A.CLK to       R4C2A.Q1 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     3.302       R4C2A.Q1 to      R5C12C.M1 reveal_ist_27_N (to clk_debug_N)
                  --------
                    3.754   (12.0% logic, 88.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C2A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C12C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 87.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i12  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i12  (to clk_debug_N +)

   Delay:               2.889ns  (15.6% logic, 84.4% route), 1 logic levels.

 Constraint Details:

      2.889ns physical path delay POPtimers/freepcounter/SLICE_156 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_436 meets
    100.000ns delay constraint less
      8.941ns skew and
      0.348ns M_SET requirement (totaling 90.711ns) by 87.822ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_156 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C3B.CLK to       R2C3B.Q0 POPtimers/freepcounter/SLICE_156 (from reveal_ist_69_N)
ROUTE         3     2.437       R2C3B.Q0 to      R3C14C.M1 reveal_ist_39_N (to clk_debug_N)
                  --------
                    2.889   (15.6% logic, 84.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C8D.CLK clk_2M5
REG_DEL     ---     0.452      R3C8D.CLK to       R3C8D.Q0 POPtimers/freepcounter/SLICE_229
ROUTE         2     1.992       R3C8D.Q0 to      R7C12B.D0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_428
ROUTE         9     3.086      R7C12B.F0 to      R2C3B.CLK reveal_ist_69_N
                  --------
                   12.337   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R3C14C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 87.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i8  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i8  (to clk_debug_N +)

   Delay:               2.815ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.815ns physical path delay POPtimers/freepcounter/SLICE_158 to SLICE_180 meets
    100.000ns delay constraint less
      8.956ns skew and
      0.348ns M_SET requirement (totaling 90.696ns) by 87.881ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_158 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C2D.CLK to       R2C2D.Q0 POPtimers/freepcounter/SLICE_158 (from reveal_ist_69_N)
ROUTE         3     2.363       R2C2D.Q0 to       R4C8A.M1 reveal_ist_47_N (to clk_debug_N)
                  --------
                    2.815   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C8D.CLK clk_2M5
REG_DEL     ---     0.452      R3C8D.CLK to       R3C8D.Q0 POPtimers/freepcounter/SLICE_229
ROUTE         2     1.992       R3C8D.Q0 to      R7C12B.D0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_428
ROUTE         9     3.101      R7C12B.F0 to      R2C2D.CLK reveal_ist_69_N
                  --------
                   12.352   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to      R4C8A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i3  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i19  (to clk_debug_N +)

   Delay:               3.474ns  (13.0% logic, 87.0% route), 1 logic levels.

 Constraint Details:

      3.474ns physical path delay POPtimers/piecounter/SLICE_136 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5 meets
    100.000ns delay constraint less
      8.110ns skew and
      0.348ns M_SET requirement (totaling 91.542ns) by 88.068ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_136 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2B.CLK to       R4C2B.Q0 POPtimers/piecounter/SLICE_136 (from reveal_ist_66_N)
ROUTE         4     3.022       R4C2B.Q0 to      R5C12D.M0 reveal_ist_25_N (to clk_debug_N)
                  --------
                    3.474   (13.0% logic, 87.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.780      R7C12A.F0 to      R4C2B.CLK reveal_ist_66_N
                  --------
                   11.506   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C12D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i9  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i25  (to clk_debug_N +)

   Delay:               3.383ns  (13.4% logic, 86.6% route), 1 logic levels.

 Constraint Details:

      3.383ns physical path delay POPtimers/piecounter/SLICE_133 to SLICE_431 meets
    100.000ns delay constraint less
      8.081ns skew and
      0.348ns M_SET requirement (totaling 91.571ns) by 88.188ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_133 to SLICE_431:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C3A.CLK to       R4C3A.Q0 POPtimers/piecounter/SLICE_133 (from reveal_ist_66_N)
ROUTE         4     2.931       R4C3A.Q0 to      R7C12A.M1 reveal_ist_13_N (to clk_debug_N)
                  --------
                    3.383   (13.4% logic, 86.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.751      R7C12A.F0 to      R4C3A.CLK reveal_ist_66_N
                  --------
                   11.477   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_431:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R7C12A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i8  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i24  (to clk_debug_N +)

   Delay:               3.352ns  (13.5% logic, 86.5% route), 1 logic levels.

 Constraint Details:

      3.352ns physical path delay POPtimers/piecounter/SLICE_134 to SLICE_428 meets
    100.000ns delay constraint less
      8.110ns skew and
      0.348ns M_SET requirement (totaling 91.542ns) by 88.190ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_134 to SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C2D.CLK to       R4C2D.Q1 POPtimers/piecounter/SLICE_134 (from reveal_ist_66_N)
ROUTE         4     2.900       R4C2D.Q1 to      R7C12B.M1 reveal_ist_15_N (to clk_debug_N)
                  --------
                    3.352   (13.5% logic, 86.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R7C6C.CLK clk_2M5
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/SLICE_234
ROUTE         2     1.467       R7C6C.Q0 to      R7C12A.D0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.D0 to      R7C12A.F0 SLICE_431
ROUTE        10     2.780      R7C12A.F0 to      R4C2D.CLK reveal_ist_66_N
                  --------
                   11.506   (27.6% logic, 72.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R7C12B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.

Report:   76.109MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   30.841 MHz|  18  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |   10.000 MHz|   76.109 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_475.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_428.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_431.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 149
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_189.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 98
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_428.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_431.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_475.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_428.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_431.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_189.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1526054 paths, 3 nets, and 3769 connections (91.53% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Thu Aug 10 11:53:22 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i14  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i14  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_198 to slowclocks/SLICE_198 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_198 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6D.CLK to       R2C6D.Q1 slowclocks/SLICE_198 (from clk_2M5)
ROUTE         1     0.130       R2C6D.Q1 to       R2C6D.A1 slowclocks/n9
CTOF_DEL    ---     0.101       R2C6D.A1 to       R2C6D.F1 slowclocks/SLICE_198
ROUTE         1     0.000       R2C6D.F1 to      R2C6D.DI1 slowclocks/n106 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C6D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C6D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_199 to slowclocks/SLICE_199 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_199 to slowclocks/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6C.CLK to       R2C6C.Q0 slowclocks/SLICE_199 (from clk_2M5)
ROUTE         1     0.130       R2C6C.Q0 to       R2C6C.A0 slowclocks/n12
CTOF_DEL    ---     0.101       R2C6C.A0 to       R2C6C.F0 slowclocks/SLICE_199
ROUTE         1     0.000       R2C6C.F0 to      R2C6C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C6C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C6C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_190 to slowclocks/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_190 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5D.CLK to       R2C5D.Q0 slowclocks/SLICE_190 (from clk_2M5)
ROUTE         1     0.130       R2C5D.Q0 to       R2C5D.A0 slowclocks/n18
CTOF_DEL    ---     0.101       R2C5D.A0 to       R2C5D.F0 slowclocks/SLICE_190
ROUTE         1     0.000       R2C5D.F0 to      R2C5D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_192 to slowclocks/SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_192 to slowclocks/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5B.CLK to       R2C5B.Q0 slowclocks/SLICE_192 (from clk_2M5)
ROUTE         1     0.130       R2C5B.Q0 to       R2C5B.A0 slowclocks/n22
CTOF_DEL    ---     0.101       R2C5B.A0 to       R2C5B.F0 slowclocks/SLICE_192
ROUTE         1     0.000       R2C5B.F0 to      R2C5B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_192 to slowclocks/SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_192 to slowclocks/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5B.CLK to       R2C5B.Q1 slowclocks/SLICE_192 (from clk_2M5)
ROUTE         1     0.130       R2C5B.Q1 to       R2C5B.A1 slowclocks/n21
CTOF_DEL    ---     0.101       R2C5B.A1 to       R2C5B.F1 slowclocks/SLICE_192
ROUTE         1     0.000       R2C5B.F1 to      R2C5B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_197 to slowclocks/SLICE_197 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_197 to slowclocks/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C7A.CLK to       R2C7A.Q0 slowclocks/SLICE_197 (from clk_2M5)
ROUTE         1     0.130       R2C7A.Q0 to       R2C7A.A0 slowclocks/n8
CTOF_DEL    ---     0.101       R2C7A.A0 to       R2C7A.F0 slowclocks/SLICE_197
ROUTE         1     0.000       R2C7A.F0 to      R2C7A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C7A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C7A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_198 to slowclocks/SLICE_198 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_198 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C6D.CLK to       R2C6D.Q0 slowclocks/SLICE_198 (from clk_2M5)
ROUTE         1     0.130       R2C6D.Q0 to       R2C6D.A0 slowclocks/n10
CTOF_DEL    ---     0.101       R2C6D.A0 to       R2C6D.F0 slowclocks/SLICE_198
ROUTE         1     0.000       R2C6D.F0 to      R2C6D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C6D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C6D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_191 to slowclocks/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_191 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5C.CLK to       R2C5C.Q0 slowclocks/SLICE_191 (from clk_2M5)
ROUTE         1     0.130       R2C5C.Q0 to       R2C5C.A0 slowclocks/n20
CTOF_DEL    ---     0.101       R2C5C.A0 to       R2C5C.F0 slowclocks/SLICE_191
ROUTE         1     0.000       R2C5C.F0 to      R2C5C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C5C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_196 to slowclocks/SLICE_196 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_196 to slowclocks/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C7B.CLK to       R2C7B.Q0 slowclocks/SLICE_196 (from clk_2M5)
ROUTE         1     0.130       R2C7B.Q0 to       R2C7B.A0 slowclocks/n6
CTOF_DEL    ---     0.101       R2C7B.A0 to       R2C7B.F0 slowclocks/SLICE_196
ROUTE         1     0.000       R2C7B.F0 to      R2C7B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C7B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C7B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_963__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_963__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_195 to slowclocks/SLICE_195 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_195 to slowclocks/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C7C.CLK to       R2C7C.Q1 slowclocks/SLICE_195 (from clk_2M5)
ROUTE         1     0.130       R2C7C.Q1 to       R2C7C.A1 slowclocks/n3
CTOF_DEL    ---     0.101       R2C7C.A1 to       R2C7C.F1 slowclocks/SLICE_195
ROUTE         1     0.000       R2C7C.F1 to      R2C7C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C7C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to      R2C7C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.199ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i18  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.199ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C12C.CLK to      R5C12C.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6 (from clk_debug_N)
ROUTE         1     0.171      R5C12C.Q1 to  EBR_R6C10.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[18] (to clk_debug_N)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C12C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_1  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R2C15A.WCK to      R2C15A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000      R2C15A.F1 to     R2C15A.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout1_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C15A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C15A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_0  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R2C15A.WCK to      R2C15A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000      R2C15A.F0 to     R2C15A.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout0_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C15A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C15A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i2  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.303ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359 (from clk_debug_N)
ROUTE         1     0.275      R7C13D.Q1 to  EBR_R6C14.DI2 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[2] (to clk_debug_N)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R7C13D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C14.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13A.CLK to     R10C13A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263 (from clk_debug_N)
ROUTE         1     0.152     R10C13A.Q0 to     R10C13A.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to    R10C13A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to    R10C13A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11D.CLK to      R2C11D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257 (from clk_debug_N)
ROUTE         1     0.152      R2C11D.Q0 to      R2C11D.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C11D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C11D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C15B.CLK to      R5C15B.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637 (from clk_debug_N)
ROUTE         2     0.154      R5C15B.Q0 to      R5C15B.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/capture_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C15B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_637:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C15B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14B.CLK to     R10C14B.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631 (from clk_debug_N)
ROUTE         6     0.154     R10C14B.Q0 to     R10C14B.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to    R10C14B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_631:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to    R10C14B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i19  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.319ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C12D.CLK to      R5C12D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5 (from clk_debug_N)
ROUTE         1     0.291      R5C12D.Q0 to  EBR_R6C10.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[19] (to clk_debug_N)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C12D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i21  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.319ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13A.CLK to      R5C13A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 (from clk_debug_N)
ROUTE         1     0.291      R5C13A.Q0 to  EBR_R6C10.DI3 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[21] (to clk_debug_N)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C13A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.199 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_475.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_428.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_431.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 149
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_189.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 98
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_428.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_431.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_475.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_428.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_431.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_189.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1526054 paths, 3 nets, and 3769 connections (91.53% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

