{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 14:46:44 2011 " "Info: Processing started: Tue Mar 15 14:46:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_Test01 -c DE4_DCC_HSMB " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_Test01 -c DE4_DCC_HSMB" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4_DCC_HSMB EP4SGX230KF40C2 " "Info: Selected device EP4SGX230KF40C2 for design \"DE4_DCC_HSMB\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a0 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a1 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a2 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a3 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a4 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a5 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a6 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a7 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a8 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a9 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a10 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a11 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a12 " "Info: Atom \"NCO_10MHz:NCO_10MHz_inst\|NCO_10MHz_st:NCO_10MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_7bb2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a0 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a1 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a2 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a3 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a4 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a5 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a6 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a7 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a8 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a9 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a10 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a11 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a12 " "Info: Atom \"NCO_1MHz:NCO_1MHz_inst\|NCO_1MHz_st:NCO_1MHz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_n9b2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Info: Device EP4SGX180KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Info: Device EP4SGX290KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Info: Device EP4SGX360KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Info: Device EP4SGX530KH40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Info: Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 18060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Warning: Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PLL_CLKIN_p PLL_CLKIN_p(n) " "Warning: Pin \"PLL_CLKIN_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PLL_CLKIN_p(n)\"" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { PLL_CLKIN_p } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 161 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0} { 0 { 0 ""} 0 18242 3016 4149 0}  }  } } { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { PLL_CLKIN_p(n) } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Left/Right PLL " "Info: Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 180 5000 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 270 7500 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE4_DCC_HSMB.SDC " "Info: Reading SDC File: 'DE4_DCC_HSMB.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Info: Cell: pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADB_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -rise_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ADA_DCO\}\] -fall_to \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Info: Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      ADA_DCO " "Info:   10.000      ADA_DCO" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      ADB_DCO " "Info:   10.000      ADB_DCO" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_A_N " "Info:   10.000 FPGA_CLK_A_N" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_A_P " "Info:   10.000 FPGA_CLK_A_P" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_B_N " "Info:   10.000 FPGA_CLK_B_N" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_B_P " "Info:   10.000 FPGA_CLK_B_P" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK2 " "Info:   20.000 OSC_50_BANK2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK3 " "Info:   20.000 OSC_50_BANK3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK4 " "Info:   20.000 OSC_50_BANK4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK5 " "Info:   20.000 OSC_50_BANK5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK6 " "Info:   20.000 OSC_50_BANK6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK7 " "Info:   20.000 OSC_50_BANK7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:   10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_R3) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_R3) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p)) " "Info: Automatically promoted node ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 190 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADA_DCO~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 18030 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 5237 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 13017 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 13013 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 14145 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 17909 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 14815 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 5248 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_N~output " "Warning: PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "pll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/pll.v" 106 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 316 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 210 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_P~output " "Warning: PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "pll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/pll.v" 106 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 316 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 211 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_N~output " "Warning: PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "pll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/pll.v" 106 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 316 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 212 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_P~output " "Warning: PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "pll.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/pll.v" 106 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 316 0 0 } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 213 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_run_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_run_pad\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_run_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_rup_pad\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rdn_pad " "Warning: Node \"termination_blk0~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Node \"termination_blk0~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Info: Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "14 " "Warning: Fitter has implemented the following 14 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[9\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[9\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[9] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[8\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[8\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[8] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[7\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[7\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[7] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[6\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[6\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[5\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[5\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[4\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[4\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[3\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[3\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[2\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[2\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[1\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[1\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[0\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[0\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[11\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[11\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[11] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[10\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[10\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[10] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[13\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[13\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[13] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[12\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[12\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[12] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "14 " "Info: Fitter has implemented the following 14 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[9\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[9\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[9] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[8\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[8\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[8] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[7\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[7\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[7] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[6\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[6\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[5\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[5\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[4\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[4\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[3\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[3\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[2\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[2\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[1\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[1\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[0\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[0\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[11\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[11\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[11] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[10\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[10\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[10] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[13\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[13\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[13] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[12\] " "Info: Node \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_ppf1.tdf" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/db/altsyncram_ppf1.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8bh1:auto_generated\|a_dpfifo_1m81:dpfifo\|altsyncram_ppf1:FIFOram\|q_b\[12\]" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram|q_b[12] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X84_Y48 X95_Y59 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X84_Y48 to location X95_Y59" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Info: Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "15 " "Warning: Following 15 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50_BANK5 3.0-V PCI-X AC6 " "Info: Pin OSC_50_BANK5 uses I/O standard 3.0-V PCI-X at AC6" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { OSC_50_BANK5 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK5" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 158 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.0-V PCI-X AG7 " "Info: Pin BUTTON\[2\] uses I/O standard 3.0-V PCI-X at AG7" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 167 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[3\] 3.0-V PCI-X AG8 " "Info: Pin BUTTON\[3\] uses I/O standard 3.0-V PCI-X at AG8" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { BUTTON[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[3\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 167 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.0-V PCI-X AB13 " "Info: Pin SW\[0\] uses I/O standard 3.0-V PCI-X at AB13" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.0-V PCI-X AB12 " "Info: Pin SW\[1\] uses I/O standard 3.0-V PCI-X at AB12" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.0-V PCI-X AB11 " "Info: Pin SW\[2\] uses I/O standard 3.0-V PCI-X at AB11" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.0-V PCI-X AB10 " "Info: Pin SW\[3\] uses I/O standard 3.0-V PCI-X at AB10" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.0-V PCI-X AB9 " "Info: Pin SW\[4\] uses I/O standard 3.0-V PCI-X at AB9" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.0-V PCI-X AC8 " "Info: Pin SW\[5\] uses I/O standard 3.0-V PCI-X at AC8" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.0-V PCI-X AH6 " "Info: Pin SW\[6\] uses I/O standard 3.0-V PCI-X at AH6" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.0-V PCI-X AG6 " "Info: Pin SW\[7\] uses I/O standard 3.0-V PCI-X at AG6" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 172 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLIDE_SW\[2\] 3.0-V PCI-X AK6 " "Info: Pin SLIDE_SW\[2\] uses I/O standard 3.0-V PCI-X at AK6" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SLIDE_SW[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[2\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 175 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLIDE_SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_IO 3.0-V PCI-X AC11 " "Info: Pin EXT_IO uses I/O standard 3.0-V PCI-X at AC11" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { EXT_IO } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 169 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.0-V PCI-X AH5 " "Info: Pin BUTTON\[0\] uses I/O standard 3.0-V PCI-X at AH5" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 167 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.0-V PCI-X AG5 " "Info: Pin BUTTON\[1\] uses I/O standard 3.0-V PCI-X at AG5" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 167 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "12 " "Warning: Following 12 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_IO a permanently disabled " "Info: Pin EXT_IO has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { EXT_IO } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 169 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_BCLK a permanently disabled " "Info: Pin AIC_BCLK has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { AIC_BCLK } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 199 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AIC_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCIN a permanently disabled " "Info: Pin AIC_LRCIN has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { AIC_LRCIN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 202 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AIC_LRCIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCOUT a permanently disabled " "Info: Pin AIC_LRCOUT has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { AIC_LRCOUT } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 203 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AIC_LRCOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J1_152 a permanently disabled " "Info: Pin J1_152 has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { J1_152 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 214 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { J1_152 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Info: Pin HSMC_SDA has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { HSMC_SDA } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 220 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Info: Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 187 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Info: Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 188 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_SDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Info: Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 210 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_CLK_A_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Info: Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 211 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_CLK_A_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Info: Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 212 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_CLK_B_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Info: Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "de4_dcc_hsmb.v" "" { Text "D:/Edgar/Documents/OCT/Code/ADC_Test01/de4_dcc_hsmb.v" 213 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_CLK_B_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Edgar/Documents/OCT/Code/ADC_Test01/" 0 { } { { 0 { 0 ""} 0 1879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Edgar/Documents/OCT/Code/ADC_Test01/DE4_DCC_HSMB.fit.smsg " "Info: Generated suppressed messages file D:/Edgar/Documents/OCT/Code/ADC_Test01/DE4_DCC_HSMB.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Info: Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 14:48:26 2011 " "Info: Processing ended: Tue Mar 15 14:48:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Info: Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Info: Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
