# DES-in-VHDL
Implementation of the DES cipher in a hardware description language (HDL)

<br />
Basic schematic of the algorithm:

<br />
<br />
<br />
<br />

![alt tag](https://github.com/AlexMitakos/DES-in-VHDL/blob/master/des.gif)

<br />
<br />
<br />
Currently the vhdl code can encrypt and decrypt binary data given in the testbench as std_logic_vector(0 to 63)

**To-Do's**

 ```
- fix code intents and looking
- check if it is possible to encrypt/decrypt real data -> take a param in vhdl
- add comments
 ```
