{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753383918220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753383918221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 14:05:18 2025 " "Processing started: Thu Jul 24 14:05:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753383918221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383918221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thermogrow_top -c thermogrow_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off thermogrow_top -c thermogrow_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383918221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753383918430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753383918430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_fan_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_fan_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_fan_control " "Found entity 1: fsm_fan_control" {  } { { "fsm_fan_control.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/fsm_fan_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383929440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383929440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_sensor " "Found entity 1: dht11_sensor" {  } { { "dht11_sensor.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/dht11_sensor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383929441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383929441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_controller " "Found entity 1: LCD1602_controller" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383929443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383929443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thermogrow_top.v 1 1 " "Found 1 design units, including 1 entities, in source file thermogrow_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 thermogrow_top " "Found entity 1: thermogrow_top" {  } { { "thermogrow_top.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/thermogrow_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383929445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383929445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "thermogrow_top " "Elaborating entity \"thermogrow_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753383929502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_sensor dht11_sensor:dht11_inst " "Elaborating entity \"dht11_sensor\" for hierarchy \"dht11_sensor:dht11_inst\"" {  } { { "thermogrow_top.v" "dht11_inst" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/thermogrow_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383929504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht11_sensor.v(106) " "Verilog HDL assignment warning at dht11_sensor.v(106): truncated value with size 32 to match size of target (6)" {  } { { "dht11_sensor.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/dht11_sensor.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929506 "|thermogrow_top|dht11_sensor:dht11_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602_controller LCD1602_controller:lcd_ctrl " "Elaborating entity \"LCD1602_controller\" for hierarchy \"LCD1602_controller:lcd_ctrl\"" {  } { { "thermogrow_top.v" "lcd_ctrl" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/thermogrow_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383929507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd1602_controller.v(102) " "Verilog HDL assignment warning at lcd1602_controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929509 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(119) " "Verilog HDL assignment warning at lcd1602_controller.v(119): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929509 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(120) " "Verilog HDL assignment warning at lcd1602_controller.v(120): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(121) " "Verilog HDL assignment warning at lcd1602_controller.v(121): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(123) " "Verilog HDL assignment warning at lcd1602_controller.v(123): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(124) " "Verilog HDL assignment warning at lcd1602_controller.v(124): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(127) " "Verilog HDL assignment warning at lcd1602_controller.v(127): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(128) " "Verilog HDL assignment warning at lcd1602_controller.v(128): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(129) " "Verilog HDL assignment warning at lcd1602_controller.v(129): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(131) " "Verilog HDL assignment warning at lcd1602_controller.v(131): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd1602_controller.v(217) " "Verilog HDL assignment warning at lcd1602_controller.v(217): truncated value with size 32 to match size of target (3)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd1602_controller.v(221) " "Verilog HDL assignment warning at lcd1602_controller.v(221): truncated value with size 32 to match size of target (5)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd1602_controller.v(231) " "Verilog HDL assignment warning at lcd1602_controller.v(231): truncated value with size 32 to match size of target (5)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(238) " "Verilog HDL assignment warning at lcd1602_controller.v(238): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_controller.v(268) " "Verilog HDL assignment warning at lcd1602_controller.v(268): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd1602_controller.v(208) " "Verilog HDL Case Statement information at lcd1602_controller.v(208): all case item expressions in this case statement are onehot" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "static_data_mem.data_a 0 lcd1602_controller.v(62) " "Net \"static_data_mem.data_a\" at lcd1602_controller.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "static_data_mem.waddr_a 0 lcd1602_controller.v(62) " "Net \"static_data_mem.waddr_a\" at lcd1602_controller.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.data_a 0 lcd1602_controller.v(63) " "Net \"config_mem.data_a\" at lcd1602_controller.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.waddr_a 0 lcd1602_controller.v(63) " "Net \"config_mem.waddr_a\" at lcd1602_controller.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "static_data_mem.we_a 0 lcd1602_controller.v(62) " "Net \"static_data_mem.we_a\" at lcd1602_controller.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.we_a 0 lcd1602_controller.v(63) " "Net \"config_mem.we_a\" at lcd1602_controller.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753383929510 "|thermogrow_top|LCD1602_controller:lcd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_fan_control fsm_fan_control:fan_ctrl " "Elaborating entity \"fsm_fan_control\" for hierarchy \"fsm_fan_control:fan_ctrl\"" {  } { { "thermogrow_top.v" "fan_ctrl" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/thermogrow_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383929511 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD1602_controller:lcd_ctrl\|static_data_mem " "RAM logic \"LCD1602_controller:lcd_ctrl\|static_data_mem\" is uninferred due to inappropriate RAM size" {  } { { "lcd1602_controller.v" "static_data_mem" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 62 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753383930271 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD1602_controller:lcd_ctrl\|config_mem " "RAM logic \"LCD1602_controller:lcd_ctrl\|config_mem\" is uninferred due to inappropriate RAM size" {  } { { "lcd1602_controller.v" "config_mem" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753383930271 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753383930271 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div6\"" {  } { { "lcd1602_controller.v" "Div6" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod5\"" {  } { { "lcd1602_controller.v" "Mod5" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div5\"" {  } { { "lcd1602_controller.v" "Div5" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div4\"" {  } { { "lcd1602_controller.v" "Div4" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div3\"" {  } { { "lcd1602_controller.v" "Div3" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div2\"" {  } { { "lcd1602_controller.v" "Div2" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod1\"" {  } { { "lcd1602_controller.v" "Mod1" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div1\"" {  } { { "lcd1602_controller.v" "Div1" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Div0\"" {  } { { "lcd1602_controller.v" "Div0" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod6\"" {  } { { "lcd1602_controller.v" "Mod6" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod7\"" {  } { { "lcd1602_controller.v" "Mod7" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod4\"" {  } { { "lcd1602_controller.v" "Mod4" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod2\"" {  } { { "lcd1602_controller.v" "Mod2" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod3\"" {  } { { "lcd1602_controller.v" "Mod3" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_controller:lcd_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_controller:lcd_ctrl\|Mod0\"" {  } { { "lcd1602_controller.v" "Mod0" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383930465 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753383930465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div6\"" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383930514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div6 " "Instantiated megafunction \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930514 ""}  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753383930514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD1602_controller:lcd_ctrl\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"LCD1602_controller:lcd_ctrl\|lpm_divide:Mod5\"" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383930698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD1602_controller:lcd_ctrl\|lpm_divide:Mod5 " "Instantiated megafunction \"LCD1602_controller:lcd_ctrl\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930698 ""}  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753383930698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div4\"" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383930765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div4 " "Instantiated megafunction \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930765 ""}  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753383930765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD1602_controller:lcd_ctrl\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"LCD1602_controller:lcd_ctrl\|lpm_divide:Mod6\"" {  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383930904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD1602_controller:lcd_ctrl\|lpm_divide:Mod6 " "Instantiated megafunction \"LCD1602_controller:lcd_ctrl\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753383930904 ""}  } { { "lcd1602_controller.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/lcd1602_controller.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753383930904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/lpm_divide_p9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753383930961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383930961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753383931787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "thermogrow_top.v" "" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/thermogrow_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753383932149 "|thermogrow_top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753383932149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753383932289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753383933164 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_26_result_int\[1\]~14 " "Logic cell \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_26_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_26_result_int\[1\]~14" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_a7f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383933176 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div0\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_26_result_int\[1\]~14 " "Logic cell \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div0\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_26_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_26_result_int\[1\]~14" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_a7f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383933176 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD1602_controller:lcd_ctrl\|lpm_divide:Div4\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_26_result_int\[1\]~14 " "Logic cell \"LCD1602_controller:lcd_ctrl\|lpm_divide:Div4\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_26_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_26_result_int\[1\]~14" { Text "/home/rustam/github-classroom/digital-electronics-UNAL/proyecto-entrega-final-2025-i-g6-e1/db/alt_u_div_a7f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1753383933176 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1753383933176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753383933376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753383933376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1378 " "Implemented 1378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753383933510 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753383933510 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1753383933510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1359 " "Implemented 1359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753383933510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753383933510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753383933524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 14:05:33 2025 " "Processing ended: Thu Jul 24 14:05:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753383933524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753383933524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753383933524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753383933524 ""}
