
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1770M, PVMEM - 2633M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1770M, PVMEM - 2633M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1217 movable and 369 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 4     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 356   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 102   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1770M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1739M, PVMEM - 2633M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1739M, PVMEM - 2633M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 351M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition Radix4 (started at Wed Jan 4 06:09:33 2023)

Congestion ratio stats: min = 0.02, max = 1.26, mean = 0.31 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1641' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 06:09:34 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
info Found 1217 movable and 369 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
RRT info: Set routing priority of '14' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 06:09:34 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 14         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 14
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (14) clock nets ...

info UI30: performing final routing on partition Radix4 (started at Wed Jan 4 06:09:34 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 14   | 383  | 
|-------------------+------+------|
| To be routed :    | 14   | 383  | 
|-------------------+------+------|
|   - signal        | 14   | 383  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 14   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 8    | 
|-----------------------+------|
|   - clock + NDR       | 6    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 333M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
RRT info: Set routing priority of '14' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Wed Jan 4 06:09:34 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | Radix4                     | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '370' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition Radix4 (started at Wed Jan 4 06:09:34 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1872 of 1872 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 739104 xStep 57000 colHi 13
 yOrig 0 yHi 742004 yStep 42000 rowHi 18

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'CLOCK_slh_n351' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n286' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n281' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n271' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n331' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n321' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n311' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n266' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n156' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n96' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n231' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n151' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n226' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n141' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n216' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n71' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n161' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n106' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n121' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n101' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n136' status: 'gr_small'
info GR11: Skipping net 'mult/result[59]' status: 'gr_small'
info GR11: Skipping net 'mult/result[51]' status: 'gr_small'
info GR11: Skipping net 'mult/result[49]' status: 'gr_small'
info GR11: Skipping net 'mult/result[47]' status: 'gr_small'
info GR11: Skipping net 'mult/result[58]' status: 'gr_small'
info GR11: Skipping net 'mult/result[45]' status: 'gr_small'
info GR11: Skipping net 'mult/result[43]' status: 'gr_small'
info GR11: Skipping net 'mult/result[52]' status: 'gr_small'
info GR11: Skipping net 'mult/result[39]' status: 'gr_small'
info GR11: Skipping net 'mult/result[48]' status: 'gr_small'
info GR11: Skipping net 'mult/result[46]' status: 'gr_small'
info GR11: Skipping net 'mult/result[33]' status: 'gr_small'
info GR11: Skipping net 'mult/result[44]' status: 'gr_small'
info GR11: Skipping net 'mult/result[31]' status: 'gr_small'
info GR11: Skipping net 'mult/result[29]' status: 'gr_small'
info GR11: Skipping net 'mult/result[40]' status: 'gr_small'
info GR11: Skipping net 'mult/result[38]' status: 'gr_small'
info GR11: Skipping net 'mult/result[36]' status: 'gr_small'
info GR11: Skipping net 'mult/result[21]' status: 'gr_small'
info GR11: Skipping net 'mult/result[34]' status: 'gr_small'
info GR11: Skipping net 'mult/result[32]' status: 'gr_small'
info GR11: Skipping net 'mult/result[30]' status: 'gr_small'
info GR11: Skipping net 'mult/result[28]' status: 'gr_small'
info GR11: Skipping net 'mult/result[9]' status: 'gr_small'
info GR11: Skipping net 'mult/result[24]' status: 'gr_small'
info GR11: Skipping net 'mult/result[7]' status: 'gr_small'
info GR11: Skipping net 'mult/result[20]' status: 'gr_small'
info GR11: Skipping net 'mult/result[5]' status: 'gr_small'
info GR11: Skipping net 'mult/result[3]' status: 'gr_small'
info GR11: Skipping net 'mult/result[14]' status: 'gr_small'
info GR11: Skipping net 'mult/result[2]' status: 'gr_small'
info GR11: Skipping net 'B[15]' status: 'gr_small'
info GR11: Skipping net 'B[1]' status: 'gr_small'
info GR11: Skipping net 'B[2]' status: 'gr_small'
info GR11: Skipping net 'A[5]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n367' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n371' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n375' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n379' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n383' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n387' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n391' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n368' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n395' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n399' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n380' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n407' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n384' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n411' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n388' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n415' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n392' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n423' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n427' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n431' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n435' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n404' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n443' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n408' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n447' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n451' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n412' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n416' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n420' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n471' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n475' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n424' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n479' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n483' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n428' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n487' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n491' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n432' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n436' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n440' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n515' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n444' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n523' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n527' status: 'gr_small'
Built 1063 nets   (1 seconds elapsed)

Will perform 'repair' routing on 15 nets: 
         15 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 15 nets       (0 seconds elapsed)
    Edge Overflows = 12 (0.3544 %),  Macro Overflows = 0,  Node Overflows = 4 (0.2137 %) 

Heap: 1G 724M 128k Elapsed Time: 464668:9:35 CPU Time: 0:1:35
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 06:09:35 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 864         | 884        | 1638      | 3386        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 9          | 3         | 12          | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0.2658     | 0.0886001 | 0.3544      | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 1           | 2          | 1.5       | 2           | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.193536    | 0.184165   | 0.0607343 | 0.0901622   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 4          | -1        | 4           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 8.56389e+07 | 6.0144e+07 | 4467      | 1.45783e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed Jan 4 06:09:35 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 14.58  | 0.43   | 5.15   | 7.00   | 0.32   | 0.96   | 0.14   | 0.17   | 0.40   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 2.97   | 35.32  | 48.01  | 2.22   | 6.59   | 0.98   | 1.17   | 2.74   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 2.05   | 0.06   | 1.08   | 0.76   | 0.06   | 0.03   | 0.02   | 0.02   | 0.03   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 4.47   | 2.50   | 1.57   | 0.14   | 0.09   | 0.08   | 0.04   | 0.05   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 56.06  | 35.06  | 3.11   | 1.97   | 1.70   | 1.01   | 1.10   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Radix4 (started at Wed Jan 4 06:09:35 2023)

Congestion ratio stats: min = 0.02, max = 1.26, mean = 0.31 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 578) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 333M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 422 pins
info TDRO: wns = -74 tns = -128
info TDRO: Set tdro_pin_criticality attribute on 6140 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.324073 min: 0.000000 avg: 0.148274
info metal2 layer density max: 0.044401 min: 0.000000 avg: 0.016091
info metal3 layer density max: 0.066833 min: 0.000000 avg: 0.017824
info metal4 layer density max: 0.041071 min: 0.000400 avg: 0.020349
info metal5 layer density max: 0.085200 min: 0.000400 avg: 0.029040
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.357319
info metal7 layer density max: 0.052435 min: 0.000000 avg: 0.017220
info metal8 layer density max: 0.070470 min: 0.000000 avg: 0.014204
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 332M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 351M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '6' clock network cells from IPO sizing
RRT info: Passing 32 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0340 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Wed Jan 4 06:09:37 2023)
Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.324073 min: 0.000000 avg: 0.148274
info metal2 layer density max: 0.044401 min: 0.000000 avg: 0.016091
info metal3 layer density max: 0.066833 min: 0.000000 avg: 0.017824
info metal4 layer density max: 0.041071 min: 0.000400 avg: 0.020349
info metal5 layer density max: 0.085200 min: 0.000400 avg: 0.029040
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.357319
info metal7 layer density max: 0.052435 min: 0.000000 avg: 0.017220
info metal8 layer density max: 0.070470 min: 0.000000 avg: 0.014204
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 1
info UI33: performed grsi sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
RRT info: IPO changed 1 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0340 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Wed Jan 4 06:09:37 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1217 movable and 369 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 211 cut rows, with average utilization 37.3835%, utilization with cell bloats 37.3835%.
info DP116: Legalizer has initial 2 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 2 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1586, cells moved: 1, total movement: 0.271429, max movement: 0.271429, average movement: 0.271429.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 1 (0.1%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1. First few cells with largest displacements:
info DP110: 0.27 rows, from {266500 584000, FS} to {262700 584000, S}, cell mult/i_0_327.
info DP111: Legalization summary: total movable cells: 1217, cells moved: 1, total movement: 0.271429, max movement: 0.271429, average movement: 0.271429.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1217                | 1           | 0.271429               | 0.271429     | 0.271429         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
info UI30: performing global routing on partition Radix4 (started at Wed Jan 4 06:09:37 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1872 of 1872 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 739104 xStep 57000 colHi 13
 yOrig 0 yHi 742004 yStep 42000 rowHi 18

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'CLOCK_slh_n286' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n351' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n331' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n321' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n311' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n281' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n271' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n266' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n96' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n156' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n231' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n226' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n141' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n151' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n216' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n71' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n161' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n106' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n101' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n121' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n136' status: 'gr_small'
info GR11: Skipping net 'mult/result[59]' status: 'gr_small'
info GR11: Skipping net 'mult/result[58]' status: 'gr_small'
info GR11: Skipping net 'mult/result[51]' status: 'gr_small'
info GR11: Skipping net 'mult/result[49]' status: 'gr_small'
info GR11: Skipping net 'mult/result[52]' status: 'gr_small'
info GR11: Skipping net 'mult/result[47]' status: 'gr_small'
info GR11: Skipping net 'mult/result[45]' status: 'gr_small'
info GR11: Skipping net 'mult/result[43]' status: 'gr_small'
info GR11: Skipping net 'mult/result[48]' status: 'gr_small'
info GR11: Skipping net 'mult/result[39]' status: 'gr_small'
info GR11: Skipping net 'mult/result[46]' status: 'gr_small'
info GR11: Skipping net 'mult/result[33]' status: 'gr_small'
info GR11: Skipping net 'mult/result[31]' status: 'gr_small'
info GR11: Skipping net 'mult/result[29]' status: 'gr_small'
info GR11: Skipping net 'mult/result[44]' status: 'gr_small'
info GR11: Skipping net 'mult/result[21]' status: 'gr_small'
info GR11: Skipping net 'mult/result[40]' status: 'gr_small'
info GR11: Skipping net 'mult/result[38]' status: 'gr_small'
info GR11: Skipping net 'mult/result[36]' status: 'gr_small'
info GR11: Skipping net 'mult/result[34]' status: 'gr_small'
info GR11: Skipping net 'mult/result[9]' status: 'gr_small'
info GR11: Skipping net 'mult/result[32]' status: 'gr_small'
info GR11: Skipping net 'mult/result[7]' status: 'gr_small'
info GR11: Skipping net 'mult/result[30]' status: 'gr_small'
info GR11: Skipping net 'mult/result[5]' status: 'gr_small'
info GR11: Skipping net 'mult/result[28]' status: 'gr_small'
info GR11: Skipping net 'mult/result[3]' status: 'gr_small'
info GR11: Skipping net 'mult/result[24]' status: 'gr_small'
info GR11: Skipping net 'mult/result[20]' status: 'gr_small'
info GR11: Skipping net 'mult/result[14]' status: 'gr_small'
info GR11: Skipping net 'B[15]' status: 'gr_small'
info GR11: Skipping net 'mult/result[2]' status: 'gr_small'
info GR11: Skipping net 'B[1]' status: 'gr_small'
info GR11: Skipping net 'B[2]' status: 'gr_small'
info GR11: Skipping net 'A[5]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n367' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n371' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n375' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n379' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n383' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n387' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n391' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n395' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n399' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n407' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n411' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n415' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n423' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n427' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n431' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n435' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n443' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n368' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n447' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n451' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n380' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n384' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n471' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n475' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n479' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n483' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n487' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n491' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n388' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n392' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n515' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n523' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n404' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n527' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n408' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n531' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n412' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n416' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n420' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n535' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n424' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n539' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n428' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n543' status: 'gr_small'
Built 1063 nets   (0 seconds elapsed)

Will perform 'repair' routing on 15 nets: 
         15 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 15 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 12 (0.3544 %),  Macro Overflows = 0,  Node Overflows = 4 (0.2137 %) 

Congestion pass 1: may reroute upto 49 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 10 (0.2953 %),  Macro Overflows = 0,  Node Overflows = 2 (0.1068 %) 
    Routing net stats:     3 skipped,     39 unimproved,      7 routed   (0 seconds elapsed)

Congestion pass 2: may reroute upto 46 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 11 (0.3249 %),  Macro Overflows = 0,  Node Overflows = 2 (0.1068 %) 
    Routing net stats:     1 skipped,     37 unimproved,      8 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 45 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 14 (0.4135 %),  Macro Overflows = 0,  Node Overflows = 2 (0.1068 %) 
    Routing net stats:     0 skipped,     40 unimproved,      5 routed   (0 seconds elapsed)

Heap: 1G 724M 144k Elapsed Time: 464668:9:37 CPU Time: 0:1:38
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 06:09:37 2023
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+------------+------------+-----------+-------------|
|                | X          | Y          | Via       | Total       | 
|----------------+------------+------------+-----------+-------------|
| Edge Count     | 864        | 884        | 1638      | 3386        | 
|----------------+------------+------------+-----------+-------------|
| Overflow Edges | 0          | 10         | 4         | 14          | 
|----------------+------------+------------+-----------+-------------|
| Overflow as %  | 0          | 0.295334   | 0.118133  | 0.413467    | 
|----------------+------------+------------+-----------+-------------|
| Worst          | 1          | 1.8        | 1.5       | 1.8         | 
|----------------+------------+------------+-----------+-------------|
| Average        | 0.194566   | 0.184165   | 0.0610996 | 0.0906344   | 
|----------------+------------+------------+-----------+-------------|
| Overflow Nodes | 0          | 2          | -1        | 2           | 
|----------------+------------+------------+-----------+-------------|
| Wire Length    | 8.6207e+07 | 6.0144e+07 | 4477      | 1.46351e+08 | 
----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed Jan 4 06:09:37 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 14.64  | 0.43   | 5.17   | 7.04   | 0.33   | 0.97   | 0.12   | 0.18   | 0.40   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 2.95   | 35.30  | 48.10  | 2.27   | 6.60   | 0.80   | 1.25   | 2.73   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 2.06   | 0.06   | 1.08   | 0.76   | 0.06   | 0.03   | 0.02   | 0.02   | 0.03   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 4.48   | 2.50   | 1.58   | 0.14   | 0.09   | 0.07   | 0.05   | 0.05   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 55.93  | 35.20  | 3.15   | 1.92   | 1.65   | 1.05   | 1.09   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Radix4 (started at Wed Jan 4 06:09:38 2023)

Congestion ratio stats: min = 0.02, max = 1.20, mean = 0.31 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 578) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0340 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:09:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0340 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | Radix4         | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
RRT info: Retrieving global routing info...
---------------------------------------------------------------
|                        | tr_opt_init                        | 
|------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 
|------------------------+------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d 00.0h 00.0m  | 
|------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 
|------------------------+------------------------------------|
| logic_utilization  (%) | 57.46                              | 
|------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| setup_viols            | 0                                  | 
|------------------------+------------------------------------|
| hold_viols             | 0                                  | 
|------------------------+------------------------------------|
| slew_viols             | 0                                  | 
|------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| overflow_edges         | 14                                 | 
|------------------------+------------------------------------|
| overflow_nodes         | 2                                  | 
|------------------------+------------------------------------|
| wire_len_total  (mm)   | 14.6                               | 
|------------------------+------------------------------------|
| via_count_total        | 4477                               | 
---------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 14 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.324073 min: 0.000000 avg: 0.148296
info metal2 layer density max: 0.044401 min: 0.000000 avg: 0.016091
info metal3 layer density max: 0.066833 min: 0.000000 avg: 0.017824
info metal4 layer density max: 0.041071 min: 0.000400 avg: 0.020349
info metal5 layer density max: 0.085200 min: 0.000400 avg: 0.029040
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.357319
info metal7 layer density max: 0.052435 min: 0.000000 avg: 0.017220
info metal8 layer density max: 0.070470 min: 0.000000 avg: 0.014204
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 350M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 353M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 38       | 
|------------+----------|
| Count, %   | 2.31     | 
|------------+----------|
| Length, um | 1576     | 
|------------+----------|
| Length, %  | 10.76    | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'true'

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 13    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 13    | 
-----------------------------------------


Found 13 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 13 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 356 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Radix4.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Radix4 (started at Wed Jan 4 06:09:38 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1659 | 5385 | 
|-----------------------+------+------|
| To be routed :        | 1641 | 4999 | 
|-----------------------+------+------|
|   - signal            | 1641 | 4999 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 386  | 
|-----------------------+------+------|
|   - marked dont_route | 14   | 383  | 
|-----------------------+------+------|
|   - less 2 pins       | 3    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1048 | 
|-----------------------+------|
|   - no any wires      | 593  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 179 core library pins:
 Ideal   :   179 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 18 rows x 13 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1641 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 389X x 530Y
M2:   vertical grid 389X x 530Y
M3: horizontal grid 639X x 530Y
M4:   vertical grid 264X x 530Y
M5: horizontal grid 264X x 265Y
M6:   vertical grid 264X x 344Y
M7: horizontal grid 343X x 93Y
M8:   vertical grid 93X x 93Y
M9: horizontal grid 93X x 46Y
M10:   vertical grid 46X x 46Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1998
Fixed net vias 35156
Core cells 1586
Core cells with unique orientation 112: pin objects 1514, obstructions 542
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1048 nets with global routing
Detected 593 nets without any routing
Detected 2056 wires, 4477 vias
Detected 4999 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 2 critical nets
Calculating slew/delay values: 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) ...
1.000 Changed     2994 of     8063 tested segments in   106 channels. Unresolved     4174 violations and       82 notes
1.001 Changed     2435 of     7314 tested segments in   132 channels. Unresolved     3404 violations and      161 notes
1.002 Changed     2234 of     6827 tested segments in   136 channels. Unresolved     2914 violations and      137 notes
1.003 Changed     1943 of     6218 tested segments in   140 channels. Unresolved     2609 violations and      119 notes
1.004 Changed     1683 of     5653 tested segments in   145 channels. Unresolved     2376 violations and      112 notes
1.005 Changed     1498 of     5124 tested segments in   140 channels. Unresolved     2226 violations and      119 notes
1.006 Changed     1428 of     4712 tested segments in   138 channels. Unresolved     2085 violations and      126 notes
1.007 Changed     1385 of     4615 tested segments in   137 channels. Unresolved     1986 violations and      119 notes
1.008 Changed     1433 of     4421 tested segments in   146 channels. Unresolved     1938 violations and      127 notes
1.009 Changed     1312 of     4314 tested segments in   142 channels. Unresolved     1842 violations and      125 notes
1.010 Changed     1240 of     4183 tested segments in   147 channels. Unresolved     1790 violations and      115 notes
1.011 Changed     1110 of     3956 tested segments in   142 channels. Unresolved     1645 violations and      136 notes
1.012 Changed     1033 of     3690 tested segments in   141 channels. Unresolved     1565 violations and      150 notes
1.013 Changed      974 of     3523 tested segments in   142 channels. Unresolved     1480 violations and      157 notes
1.014 Changed      973 of     3465 tested segments in   143 channels. Unresolved     1455 violations and      184 notes
1.015 Changed      859 of     3335 tested segments in   138 channels. Unresolved     1343 violations and      242 notes
1.016 Changed      776 of     3111 tested segments in   133 channels. Unresolved     1232 violations and      274 notes
1.017 Changed      794 of     3011 tested segments in   136 channels. Unresolved     1213 violations and      303 notes
1.018 Changed      750 of     2997 tested segments in   135 channels. Unresolved     1189 violations and      325 notes
1.019 Changed      711 of     2884 tested segments in   135 channels. Unresolved     1129 violations and      359 notes
1.020 Changed      685 of     2792 tested segments in   135 channels. Unresolved     1095 violations and      379 notes
1.021 Changed      596 of     2637 tested segments in   127 channels. Unresolved     1037 violations and      397 notes
1.022 Changed      574 of     2465 tested segments in   132 channels. Unresolved      987 violations and      414 notes
1.023 Changed      546 of     2369 tested segments in   127 channels. Unresolved      946 violations and      426 notes
1.024 Changed      515 of     2276 tested segments in   128 channels. Unresolved      894 violations and      452 notes
1.025 Changed      456 of     2144 tested segments in   126 channels. Unresolved      819 violations and      466 notes
1.026 Changed      431 of     2001 tested segments in   124 channels. Unresolved      798 violations and      476 notes
1.027 Changed      421 of     1964 tested segments in   125 channels. Unresolved      814 violations and      479 notes
1.028 Changed      544 of     1939 tested segments in   121 channels. Unresolved      794 violations and      504 notes
1.029 Changed      478 of     2094 tested segments in   121 channels. Unresolved      780 violations and      529 notes
1.030 Changed      369 of     1816 tested segments in   113 channels. Unresolved      753 violations and      543 notes
1.031 Changed      257 of     1407 tested segments in   108 channels. Unresolved      713 violations and      555 notes
1.032 Changed      192 of     1122 tested segments in   104 channels. Unresolved      682 violations and      554 notes
1.033 Changed      143 of      834 tested segments in    90 channels. Unresolved      659 violations and      561 notes
1.034 Changed      110 of      586 tested segments in    80 channels. Unresolved      663 violations and      560 notes
1.035 Changed      142 of      496 tested segments in    71 channels. Unresolved      667 violations and      568 notes
1.036 Changed      120 of      516 tested segments in    75 channels. Unresolved      665 violations and      563 notes
1.037 Changed      124 of      477 tested segments in    72 channels. Unresolved      641 violations and      571 notes
1.038 Changed       75 of      412 tested segments in    74 channels. Unresolved      621 violations and      574 notes
1.039 Changed       55 of      312 tested segments in    65 channels. Unresolved      600 violations and      573 notes
1.040 Changed       38 of      241 tested segments in    60 channels. Unresolved      602 violations and      570 notes
1.041 Changed       49 of      186 tested segments in    45 channels. Unresolved      594 violations and      577 notes
1.042 Changed       40 of      216 tested segments in    52 channels. Unresolved      592 violations and      582 notes
1.043 Changed       32 of      162 tested segments in    44 channels. Unresolved      583 violations and      584 notes
1.044 Changed       28 of      129 tested segments in    45 channels. Unresolved      581 violations and      585 notes
1.045 Changed       26 of      105 tested segments in    38 channels. Unresolved      575 violations and      585 notes
1.046 Changed       23 of       92 tested segments in    36 channels. Unresolved      579 violations and      586 notes
1.047 Changed       22 of       95 tested segments in    36 channels. Unresolved      578 violations and      586 notes
1.048 Changed       20 of       87 tested segments in    31 channels. Unresolved      582 violations and      587 notes
1.049 Changed       15 of       75 tested segments in    31 channels. Unresolved      582 violations and      587 notes
1.050 Changed       13 of       61 tested segments in    24 channels. Unresolved      580 violations and      588 notes
1.051 Changed       13 of       64 tested segments in    28 channels. Unresolved      582 violations and      588 notes
1.052 Changed       13 of       63 tested segments in    24 channels. Unresolved      584 violations and      587 notes
1.053 Changed       10 of       68 tested segments in    27 channels. Unresolved      583 violations and      588 notes
1.054 Changed       12 of       64 tested segments in    25 channels. Unresolved      583 violations and      589 notes
1.055 Changed       13 of       59 tested segments in    21 channels. Unresolved      581 violations and      587 notes
1.056 Changed        9 of       57 tested segments in    18 channels. Unresolved      576 violations and      588 notes
1.057 Changed       10 of       42 tested segments in    18 channels. Unresolved      573 violations and      588 notes
1.058 Changed        5 of       34 tested segments in    17 channels. Unresolved      572 violations and      588 notes
1.059 Changed        3 of       22 tested segments in    10 channels. Unresolved      572 violations and      588 notes
1.060 Changed        4 of       18 tested segments in    11 channels. Unresolved      572 violations and      588 notes
1.061 Changed        4 of       17 tested segments in    10 channels. Unresolved      575 violations and      588 notes
1.062 Changed        2 of       17 tested segments in    11 channels. Unresolved      575 violations and      588 notes
1.063 Changed        1 of       14 tested segments in    10 channels. Unresolved      575 violations and      588 notes
1.064 Changed        1 of        7 tested segments in     5 channels. Unresolved      574 violations and      588 notes
1.065 Changed        1 of        9 tested segments in     7 channels. Unresolved      574 violations and      588 notes
1.066 Changed        0 of        7 tested segments in     6 channels. Unresolved      574 violations and      588 notes
1.067 Changed        0 of        7 tested segments in     6 channels. Unresolved      574 violations and      588 notes
1.068 Changed        0 of        7 tested segments in     6 channels. Unresolved      574 violations and      588 notes
1.069 Changed        0 of        6 tested segments in     5 channels. Unresolved      574 violations and      588 notes
1.070 Changed        0 of        6 tested segments in     5 channels. Unresolved      574 violations and      588 notes
1.071 Changed        0 of        6 tested segments in     5 channels. Unresolved      574 violations and      588 notes
1.072 Changed        0 of        6 tested segments in     5 channels. Unresolved      574 violations and      588 notes
1.073 Changed        0 of        3 tested segments in     3 channels. Unresolved      574 violations and      588 notes
1.074 Changed        0 of        0 tested segments in     0 channels. Unresolved      574 violations and      588 notes
Result=end(begin): viols=574(4174), notes=588(82)
Cpu time: 00:02:51, Elapsed time: 00:01:48, Memory: 1.8G

Run(2) ...
2.000 Changed      485 of    10252 tested segments in   153 channels. Unresolved      621 violations and      562 notes
2.001 Changed      451 of     2322 tested segments in   140 channels. Unresolved      602 violations and      566 notes
2.002 Changed      412 of     2087 tested segments in   134 channels. Unresolved      574 violations and      609 notes
2.003 Changed      358 of     1568 tested segments in   121 channels. Unresolved      564 violations and      634 notes
2.004 Changed      325 of     1446 tested segments in   118 channels. Unresolved      575 violations and      648 notes
2.005 Changed      465 of     1504 tested segments in   120 channels. Unresolved      575 violations and      653 notes
2.006 Changed      568 of     1760 tested segments in   120 channels. Unresolved      665 violations and      660 notes
2.007 Changed      622 of     1973 tested segments in   122 channels. Unresolved      726 violations and      689 notes
2.008 Changed      536 of     1989 tested segments in   116 channels. Unresolved      674 violations and      736 notes
2.009 Changed      522 of     1794 tested segments in   113 channels. Unresolved      684 violations and      758 notes
2.010 Changed      498 of     1811 tested segments in   111 channels. Unresolved      662 violations and      782 notes
2.011 Changed      438 of     1664 tested segments in   113 channels. Unresolved      598 violations and      792 notes
2.012 Changed      376 of     1612 tested segments in   116 channels. Unresolved      576 violations and      825 notes
2.013 Changed      287 of     1480 tested segments in   117 channels. Unresolved      500 violations and      859 notes
2.014 Changed      209 of     1216 tested segments in   108 channels. Unresolved      427 violations and      877 notes
2.015 Changed      189 of     1030 tested segments in   104 channels. Unresolved      428 violations and      873 notes
2.016 Changed      258 of     1031 tested segments in   104 channels. Unresolved      410 violations and      877 notes
2.017 Changed      252 of     1086 tested segments in   102 channels. Unresolved      399 violations and      887 notes
2.018 Changed      214 of     1095 tested segments in   105 channels. Unresolved      398 violations and      892 notes
2.019 Changed      215 of     1077 tested segments in   107 channels. Unresolved      407 violations and      896 notes
2.020 Changed      254 of     1056 tested segments in   102 channels. Unresolved      390 violations and      914 notes
2.021 Changed      254 of     1060 tested segments in   108 channels. Unresolved      403 violations and      922 notes
2.022 Changed      264 of     1106 tested segments in   106 channels. Unresolved      385 violations and      929 notes
2.023 Changed      234 of     1095 tested segments in   104 channels. Unresolved      352 violations and      956 notes
2.024 Changed      178 of      973 tested segments in    99 channels. Unresolved      333 violations and      967 notes
2.025 Changed      150 of      880 tested segments in   101 channels. Unresolved      324 violations and      978 notes
2.026 Changed      139 of      825 tested segments in   100 channels. Unresolved      322 violations and      973 notes
2.027 Changed      137 of      803 tested segments in    98 channels. Unresolved      327 violations and      990 notes
2.028 Changed      183 of      809 tested segments in    94 channels. Unresolved      360 violations and      994 notes
2.029 Changed      211 of      917 tested segments in    97 channels. Unresolved      360 violations and      997 notes
2.030 Changed      191 of      925 tested segments in    97 channels. Unresolved      345 violations and     1003 notes
2.031 Changed      156 of      869 tested segments in    94 channels. Unresolved      330 violations and     1021 notes
2.032 Changed      121 of      774 tested segments in    88 channels. Unresolved      314 violations and     1033 notes
2.033 Changed      118 of      680 tested segments in    79 channels. Unresolved      346 violations and     1038 notes
2.034 Changed      148 of      673 tested segments in    78 channels. Unresolved      369 violations and     1031 notes
2.035 Changed      144 of      552 tested segments in    66 channels. Unresolved      327 violations and     1053 notes
2.036 Changed      146 of      554 tested segments in    65 channels. Unresolved      345 violations and     1055 notes
2.037 Changed      119 of      528 tested segments in    67 channels. Unresolved      334 violations and     1057 notes
2.038 Changed      110 of      489 tested segments in    69 channels. Unresolved      337 violations and     1060 notes
2.039 Changed       82 of      406 tested segments in    66 channels. Unresolved      314 violations and     1056 notes
2.040 Changed       66 of      368 tested segments in    65 channels. Unresolved      312 violations and     1064 notes
2.041 Changed       58 of      339 tested segments in    64 channels. Unresolved      286 violations and     1074 notes
2.042 Changed       45 of      309 tested segments in    63 channels. Unresolved      289 violations and     1076 notes
2.043 Changed       66 of      294 tested segments in    60 channels. Unresolved      282 violations and     1078 notes
2.044 Changed       71 of      300 tested segments in    57 channels. Unresolved      282 violations and     1088 notes
2.045 Changed       56 of      318 tested segments in    54 channels. Unresolved      275 violations and     1094 notes
2.046 Changed       41 of      269 tested segments in    51 channels. Unresolved      266 violations and     1104 notes
2.047 Changed       28 of      213 tested segments in    50 channels. Unresolved      260 violations and     1101 notes
2.048 Changed       26 of      186 tested segments in    49 channels. Unresolved      259 violations and     1098 notes
2.049 Changed       33 of      197 tested segments in    48 channels. Unresolved      258 violations and     1102 notes
2.050 Changed       32 of      190 tested segments in    46 channels. Unresolved      249 violations and     1113 notes
2.051 Changed       20 of      159 tested segments in    46 channels. Unresolved      245 violations and     1110 notes
2.052 Changed       17 of      146 tested segments in    44 channels. Unresolved      243 violations and     1114 notes
2.053 Changed       23 of      138 tested segments in    42 channels. Unresolved      244 violations and     1118 notes
2.054 Changed       40 of      153 tested segments in    40 channels. Unresolved      236 violations and     1119 notes
2.055 Changed       21 of      144 tested segments in    40 channels. Unresolved      234 violations and     1120 notes
2.056 Changed       22 of      127 tested segments in    31 channels. Unresolved      235 violations and     1119 notes
2.057 Changed       19 of      101 tested segments in    24 channels. Unresolved      224 violations and     1120 notes
2.058 Changed       18 of      111 tested segments in    27 channels. Unresolved      232 violations and     1118 notes
2.059 Changed        9 of       94 tested segments in    26 channels. Unresolved      224 violations and     1121 notes
2.060 Changed       25 of       80 tested segments in    27 channels. Unresolved      233 violations and     1120 notes
2.061 Changed       12 of       85 tested segments in    27 channels. Unresolved      232 violations and     1120 notes
2.062 Changed       15 of       82 tested segments in    31 channels. Unresolved      225 violations and     1124 notes
2.063 Changed       13 of       66 tested segments in    23 channels. Unresolved      223 violations and     1123 notes
2.064 Changed        9 of       62 tested segments in    15 channels. Unresolved      218 violations and     1125 notes
2.065 Changed        5 of       37 tested segments in    16 channels. Unresolved      213 violations and     1126 notes
2.066 Changed        7 of       29 tested segments in    13 channels. Unresolved      210 violations and     1126 notes
2.067 Changed        2 of       27 tested segments in    12 channels. Unresolved      216 violations and     1125 notes
2.068 Changed        8 of       22 tested segments in    12 channels. Unresolved      214 violations and     1125 notes
2.069 Changed       10 of       31 tested segments in    14 channels. Unresolved      216 violations and     1123 notes
2.070 Changed        5 of       33 tested segments in    15 channels. Unresolved      210 violations and     1126 notes
2.071 Changed        8 of       21 tested segments in    10 channels. Unresolved      209 violations and     1128 notes
2.072 Changed        6 of       18 tested segments in    12 channels. Unresolved      208 violations and     1127 notes
2.073 Changed        5 of       16 tested segments in     9 channels. Unresolved      205 violations and     1127 notes
2.074 Changed        5 of       14 tested segments in    10 channels. Unresolved      208 violations and     1127 notes
2.075 Changed        6 of       25 tested segments in    13 channels. Unresolved      213 violations and     1127 notes
2.076 Changed        6 of       22 tested segments in    12 channels. Unresolved      211 violations and     1127 notes
2.077 Changed        4 of       20 tested segments in     9 channels. Unresolved      212 violations and     1126 notes
2.078 Changed        6 of       22 tested segments in     8 channels. Unresolved      213 violations and     1126 notes
2.079 Changed        3 of       22 tested segments in     7 channels. Unresolved      210 violations and     1126 notes
2.080 Changed        4 of       20 tested segments in     6 channels. Unresolved      214 violations and     1127 notes
2.081 Changed        4 of       24 tested segments in     9 channels. Unresolved      212 violations and     1126 notes
2.082 Changed        5 of       20 tested segments in     7 channels. Unresolved      211 violations and     1125 notes
2.083 Changed        0 of       13 tested segments in     5 channels. Unresolved      206 violations and     1128 notes
2.084 Changed        0 of        0 tested segments in     0 channels. Unresolved      206 violations and     1128 notes
Result=end(begin): viols=206(621), notes=1128(562)
Cpu time: 00:02:21, Elapsed time: 00:01:48, Memory: 1.8G

Write routing ...
M1: 5263 vias and 850 wires with length 0.480 (0.042 in non-prefer direction)
M2: 8212 vias and 7175 wires with length 6.225 (0.199 in non-prefer direction)
M3: 1236 vias and 5361 wires with length 8.018 (0.119 in non-prefer direction)
M4: 723 vias and 819 wires with length 0.780 (0.073 in non-prefer direction)
M5: 68 vias and 479 wires with length 3.117 (0.053 in non-prefer direction)
M6: 38 vias and 50 wires with length 0.157 (0.001 in non-prefer direction)
M7: 40 vias and 48 wires with length 0.261 (0.006 in non-prefer direction)
M8: 0 vias and 24 wires with length 0.368 (0.001 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 15580 vias and 14806 wires with length 19.405 (0.494 in non-prefer direction)

Total 206 violated segments:
Viol: Stat short - 61
Viol: Stat spacing - 71
Viol: Port short - 4
Viol: Twist short - 2
Viol: Diffnet short - 59
Viol: Diffnet spacing - 2
Viol: Samenet spacing - 4
Viol: Loop - 3

Total 1128 notes:
Note: Offgrid - 693
Note: Fork - 8
Note: Split - 124
Note: Fat merge - 3
Note: Parallel length - 5
Note: Segment orientation - 295

Info: Via overhang - 41
Info: Detour - 7
info UI33: performed track routing for 3 min 37 sec (CPU time: 5 min 13 sec; MEM: RSS - 360M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 362M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 5 sec; MEM: RSS - 379M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0640 | 0.0000 | 0       | 0.0410 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1659 | 5385 | 
|-----------------------+------+------|
| To be routed :        | 1641 | 4999 | 
|-----------------------+------+------|
|   - signal            | 1641 | 4999 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 386  | 
|-----------------------+------+------|
|   - marked dont_route | 14   | 383  | 
|-----------------------+------+------|
|   - less 2 pins       | 3    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1641 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330859 min: 0.000000 avg: 0.153154
info metal2 layer density max: 0.237739 min: 0.000000 avg: 0.081818
info metal3 layer density max: 0.305571 min: 0.000000 avg: 0.099872
info metal4 layer density max: 0.162414 min: 0.000400 avg: 0.036214
info metal5 layer density max: 0.283271 min: 0.000400 avg: 0.090510
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.360444
info metal7 layer density max: 0.121600 min: 0.000000 avg: 0.026379
info metal8 layer density max: 0.147994 min: 0.000000 avg: 0.028641
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 14 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0640 | 0.0000 | 0       | 0.0410 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 381M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | 
|------------------------+------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 04m                             | 
|------------------------+------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d 00.0h 00.0m  | 0.0038541666666666668d 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 
|------------------------+------------------------------------+-------------------------------------|
| logic_utilization  (%) | 57.46                              | 57.46                               | 
|------------------------+------------------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| setup_viols            | 0                                  | 0                                   | 
|------------------------+------------------------------------+-------------------------------------|
| hold_viols             | 0                                  | 0                                   | 
|------------------------+------------------------------------+-------------------------------------|
| slew_viols             | 0                                  | 0                                   | 
|------------------------+------------------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| overflow_edges         | 14                                 |                                     | 
|------------------------+------------------------------------+-------------------------------------|
| overflow_nodes         | 2                                  |                                     | 
|------------------------+------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 14.6                               | 22.4                                | 
|------------------------+------------------------------------+-------------------------------------|
| via_count_total        | 4477                               | 17456                               | 
-----------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 15
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 64 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 15
4.12054 | 0
8.24107 | 0
12.3616 | 0
16.4821 | 0
20.6027 | 0
24.7232 | 0
28.8438 | 0
32.9643 | 0
37.0848 |==== 1
41.2054 |==== 1
45.3259 |====================== 5
49.4464 |============================================= 10
53.567  |================================================= 11
57.6875 |=========================== 6
61.808  |============= 3
65.9286 |============= 3
70.0491 |================== 4
74.1696 |============= 3
78.2902 |========= 2
82.4107 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:13:20 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:13:20 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:0 TNS:0 TNDD:-2459.0 WHS:0 THS:0 THDD:-1368.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2459.0 WHS:0 THS:0 THDD:-1368.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                      | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 04m                            | 00h 00m                           | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.001173611111111111d 00.0h00.0m  | 0.0038541666666666668d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 57.46                             | 57.46                              | 57.46                             | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 0                                  | 0                                 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 0                                 | 0                                  | 0                                 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 14                                |                                    |                                   | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 2                                 |                                    |                                   | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 14.6                              | 22.4                               | 22.4                              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 4477                              | 17456                              | 17456                             | 
---------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:13:20 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:13:21 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:0 TNS:0 TNDD:-2459.0 WHS:0 THS:0 THDD:-1368.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2459.0 WHS:0 THS:0 THDD:-1368.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:21 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 04m                            | 00h 00m                           | 00h 00m      | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0038541666666666668d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                              | 1245         | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 57.46                             | 57.46                              | 57.46                             | 57.46        | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                 | 0                                  | 0                                 | 0            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                 | 0                                  | 0                                 | 0            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| slew_viols             | 0                                 | 0                                  | 0                                 | 0            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| overflow_edges         | 14                                |                                    |                                   |              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 2                                 |                                    |                                   |              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 14.6                              | 22.4                               | 22.4                              | 22.4         | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------|
| via_count_total        | 4477                              | 17456                              | 17456                             | 17456        | 
------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 2913917
info LP: The total power for corner_0_0 corner: 2913917
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 06:13:21 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1991892 |    861590 |  | 2853481 |   60436 |  | 2913917 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1991892 |    566081 |  | 2557973 |   60436 |  | 2618409 |   89.86 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    86641 |     20992 |  |  107633 |     911 |  |  108544 |    3.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1905220 |    545089 |  | 2450309 |   59525 |  | 2509835 |   86.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   342643 |    368003 |  |  710646 |   31401 |  |  742047 |   25.47 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |  1562513 |    177086 |  | 1739600 |   28124 |  | 1767724 |   60.66 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    295509 |  |  295509 |         |  |  295509 |   10.14 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    125573 |  |  125573 |         |  |  125573 |    4.31 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     97864 |  |   97864 |         |  |   97864 |    3.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    169936 |  |  169936 |         |  |  169936 |    5.83 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:13:21 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:21 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:13:21 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:21 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 423       | 8                   | 1.9                   | -0.1350 | -0.5190 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 423       | 8                   | 1.9                   | -0.1350 | -0.5190 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 292       | 8                   | 2.7                   | -0.1350 | -0.5190 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:-135 TNS:-519 TNDD:-2459.0 WHS:0 THS:0 THDD:-1368.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT10: optimized 10 targets
SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT9: total 10 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:616k]
SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT10: optimized 28 targets
SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT9: total 28 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

info OPT6: cpu [0h:0m:0s] memory [1g:693m:624k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1739M, PVMEM - 2633M)
WNS:-135 TNS:-519 TNDD:-2487.0 WHS:0 THS:0 THDD:-1384.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:22 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:22 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 423       | 8                   | 1.9                   | -0.1350 | -0.5190 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 423       | 8                   | 1.9                   | -0.1350 | -0.5190 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 292       | 8                   | 2.7                   | -0.1350 | -0.5190 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 06:13:22 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1991892 |    861590 |  | 2853481 |   60436 |  | 2913917 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1991892 |    566081 |  | 2557973 |   60436 |  | 2618409 |   89.86 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    86641 |     20992 |  |  107633 |     911 |  |  108544 |    3.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1905220 |    545089 |  | 2450309 |   59525 |  | 2509835 |   86.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   342643 |    368003 |  |  710646 |   31401 |  |  742047 |   25.47 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |  1562513 |    177086 |  | 1739600 |   28124 |  | 1767724 |   60.66 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    295509 |  |  295509 |         |  |  295509 |   10.14 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    125573 |  |  125573 |         |  |  125573 |    4.31 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     97864 |  |   97864 |         |  |   97864 |    3.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    169936 |  |  169936 |         |  |  169936 |    5.83 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                     | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 04m                            | 00h 00m                           | 00h 00m      | 00h 00m                            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0038541666666666668d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                              | 1245         | 1245                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 57.46                             | 57.46                              | 57.46                             | 57.46        | 57.46                              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| slew_viols             | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_edges         | 14                                |                                    |                                   |              |                                    | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_nodes         | 2                                 |                                    |                                   |              |                                    | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 14.6                              | 22.4                               | 22.4                              | 22.4         | 22.4                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------|
| via_count_total        | 4477                              | 17456                              | 17456                             | 17456        | 17456                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:13:22 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:22 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:13:22 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:0 TNS:0 TNDD:-2487.0 WHS:0 THS:0 THDD:-1384.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2487.0 WHS:0 THS:0 THDD:-1384.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 04m                            | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m      | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0038541666666666668d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                              | 1245         | 1245                               | 1245         | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| logic_utilization  (%) | 57.46                             | 57.46                              | 57.46                             | 57.46        | 57.46                              | 57.46        | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| setup_viols            | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| hold_viols             | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| slew_viols             | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| overflow_edges         | 14                                |                                    |                                   |              |                                    |              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| overflow_nodes         | 2                                 |                                    |                                   |              |                                    |              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 14.6                              | 22.4                               | 22.4                              | 22.4         | 22.4                               | 22.4         | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------|
| via_count_total        | 4477                              | 17456                              | 17456                             | 17456        | 17456                              | 17456        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:13:23 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:13:23 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:0 TNS:0 TNDD:-2487.0 WHS:0 THS:0 THDD:-1384.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2487.0 WHS:0 THS:0 THDD:-1384.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.853481 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:13:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0 | tr_opt_hold_0                     | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 04m                            | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m      | 00h 00m                           | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0038541666666666668d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                              | 1245         | 1245                               | 1245         | 1245                              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| logic_utilization  (%) | 57.46                             | 57.46                              | 57.46                             | 57.46        | 57.46                              | 57.46        | 57.46                             | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| hold_viols             | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| slew_viols             | 0                                 | 0                                  | 0                                 | 0            | 0                                  | 0            | 0                                 | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0                               | 0.0          | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| overflow_edges         | 14                                |                                    |                                   |              |                                    |              |                                   | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| overflow_nodes         | 2                                 |                                    |                                   |              |                                    |              |                                   | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 14.6                              | 22.4                               | 22.4                              | 22.4         | 22.4                               | 22.4         | 22.4                              | 
|------------------------+-----------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------+--------------+-----------------------------------|
| via_count_total        | 4477                              | 17456                              | 17456                             | 17456        | 17456                              | 17456        | 17456                             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:24 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:24 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0640 | 0.0000 | 0       | 0.0410 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Wed Jan 4 06:13:24 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1217 movable and 369 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 211 cut rows, with average utilization 37.3835%, utilization with cell bloats 37.3835%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1217, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1217                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 06:13:24 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1643       | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 14         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330859 min: 0.000000 avg: 0.153154
info metal2 layer density max: 0.237739 min: 0.000000 avg: 0.081818
info metal3 layer density max: 0.305571 min: 0.000000 avg: 0.099872
info metal4 layer density max: 0.162414 min: 0.000400 avg: 0.036214
info metal5 layer density max: 0.283271 min: 0.000400 avg: 0.090510
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.360444
info metal7 layer density max: 0.121600 min: 0.000000 avg: 0.026379
info metal8 layer density max: 0.147994 min: 0.000000 avg: 0.028641
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 14 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:25 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:13:25 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0640 | 0.0000 | 0       | 0.0410 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 329 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 6140 pins
Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330859 min: 0.000000 avg: 0.153154
info metal2 layer density max: 0.237739 min: 0.000000 avg: 0.081818
info metal3 layer density max: 0.305571 min: 0.000000 avg: 0.099872
info metal4 layer density max: 0.162414 min: 0.000400 avg: 0.036214
info metal5 layer density max: 0.283271 min: 0.000400 avg: 0.090510
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.360444
info metal7 layer density max: 0.121600 min: 0.000000 avg: 0.026379
info metal8 layer density max: 0.147994 min: 0.000000 avg: 0.028641
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 384M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 47       | 
|------------+----------|
| Count, %   | 2.86     | 
|------------+----------|
| Length, um | 3710     | 
|------------+----------|
| Length, %  | 19.11    | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 14        | 
|------------+-----------|
| Count, %   | 0.85      | 
|------------+-----------|
| Length, um | 458       | 
|------------+-----------|
| Length, %  | 2.36      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 61    | 
|------------+-------|
| Count, %   | 3.71  | 
|------------+-------|
| Length, um | 4169  | 
|------------+-------|
| Length, %  | 21.48 | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 13    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 13    | 
-----------------------------------------


Found 13 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 13 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 356 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Radix4.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Radix4 (started at Wed Jan 4 06:13:25 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1659 | 5385 | 
|-----------------------+------+------|
| To be routed :        | 1641 | 4999 | 
|-----------------------+------+------|
|   - signal            | 1641 | 4999 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 386  | 
|-----------------------+------+------|
|   - marked dont_route | 14   | 383  | 
|-----------------------+------+------|
|   - less 2 pins       | 3    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1641 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1641 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 179 core library pins:
 Ideal   :   179 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 18 rows x 13 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1641 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 389X x 530Y
M2:   vertical grid 389X x 530Y
M3: horizontal grid 639X x 530Y
M4:   vertical grid 264X x 530Y
M5: horizontal grid 264X x 265Y
M6:   vertical grid 264X x 344Y
M7: horizontal grid 343X x 93Y
M8:   vertical grid 93X x 93Y
M9: horizontal grid 93X x 46Y
M10:   vertical grid 46X x 46Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1998
Fixed net vias 35156
Core cells 1586
Core cells with unique orientation 112: pin objects 1514, obstructions 542
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 593 nets with detail routing
Detected 1048 nets with mixed global and detail routing
Detected 16862 wires, 20057 vias
Detected 4999 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 5 critical nets
Calculating slew/delay values: 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of    15427 tested segments in   175 channels. Unresolved      208 violations and     1165 notes
1.001 Changed        2 of     1528 tested segments in   124 channels. Unresolved      206 violations and     1166 notes
1.002 Changed        1 of      403 tested segments in    72 channels. Unresolved      205 violations and     1158 notes
1.003 Changed       82 of      391 tested segments in    70 channels. Unresolved      212 violations and     1150 notes
1.004 Changed       61 of      385 tested segments in    68 channels. Unresolved      205 violations and     1146 notes
1.005 Changed       85 of      392 tested segments in    67 channels. Unresolved      217 violations and     1139 notes
1.006 Changed      104 of      460 tested segments in    69 channels. Unresolved      251 violations and     1124 notes
1.007 Changed       81 of      469 tested segments in    67 channels. Unresolved      233 violations and     1125 notes
1.008 Changed      140 of      490 tested segments in    68 channels. Unresolved      276 violations and     1118 notes
1.009 Changed      138 of      655 tested segments in    71 channels. Unresolved      323 violations and     1103 notes
1.010 Changed      139 of      671 tested segments in    70 channels. Unresolved      356 violations and     1089 notes
1.011 Changed      145 of      738 tested segments in    72 channels. Unresolved      376 violations and     1077 notes
1.012 Changed      129 of      731 tested segments in    70 channels. Unresolved      344 violations and     1079 notes
1.013 Changed      133 of      712 tested segments in    74 channels. Unresolved      330 violations and     1083 notes
1.014 Changed      156 of      677 tested segments in    71 channels. Unresolved      324 violations and     1093 notes
1.015 Changed      145 of      664 tested segments in    71 channels. Unresolved      306 violations and     1090 notes
1.016 Changed      136 of      656 tested segments in    68 channels. Unresolved      313 violations and     1098 notes
1.017 Changed      172 of      696 tested segments in    71 channels. Unresolved      348 violations and     1090 notes
1.018 Changed      170 of      793 tested segments in    77 channels. Unresolved      348 violations and     1094 notes
1.019 Changed      152 of      786 tested segments in    72 channels. Unresolved      336 violations and     1091 notes
1.020 Changed      141 of      702 tested segments in    74 channels. Unresolved      316 violations and     1104 notes
1.021 Changed      138 of      681 tested segments in    71 channels. Unresolved      310 violations and     1113 notes
1.022 Changed      148 of      670 tested segments in    74 channels. Unresolved      314 violations and     1117 notes
1.023 Changed      172 of      662 tested segments in    73 channels. Unresolved      294 violations and     1117 notes
1.024 Changed      160 of      699 tested segments in    71 channels. Unresolved      297 violations and     1125 notes
1.025 Changed      180 of      664 tested segments in    71 channels. Unresolved      307 violations and     1114 notes
1.026 Changed      180 of      721 tested segments in    71 channels. Unresolved      301 violations and     1120 notes
1.027 Changed      132 of      688 tested segments in    70 channels. Unresolved      289 violations and     1120 notes
1.028 Changed      118 of      619 tested segments in    71 channels. Unresolved      281 violations and     1120 notes
1.029 Changed      104 of      620 tested segments in    68 channels. Unresolved      282 violations and     1124 notes
1.030 Changed      117 of      597 tested segments in    65 channels. Unresolved      266 violations and     1132 notes
1.031 Changed       96 of      569 tested segments in    67 channels. Unresolved      265 violations and     1141 notes
1.032 Changed       75 of      544 tested segments in    66 channels. Unresolved      272 violations and     1138 notes
1.033 Changed       72 of      508 tested segments in    64 channels. Unresolved      266 violations and     1141 notes
1.034 Changed       46 of      443 tested segments in    59 channels. Unresolved      262 violations and     1140 notes
1.035 Changed       45 of      322 tested segments in    37 channels. Unresolved      264 violations and     1142 notes
1.036 Changed       42 of      304 tested segments in    36 channels. Unresolved      260 violations and     1145 notes
1.037 Changed       40 of      300 tested segments in    36 channels. Unresolved      257 violations and     1147 notes
1.038 Changed       39 of      278 tested segments in    32 channels. Unresolved      252 violations and     1155 notes
1.039 Changed       42 of      244 tested segments in    34 channels. Unresolved      246 violations and     1159 notes
1.040 Changed       32 of      217 tested segments in    34 channels. Unresolved      218 violations and     1160 notes
1.041 Changed       28 of      184 tested segments in    35 channels. Unresolved      225 violations and     1159 notes
1.042 Changed       47 of      203 tested segments in    33 channels. Unresolved      232 violations and     1161 notes
1.043 Changed       40 of      209 tested segments in    33 channels. Unresolved      233 violations and     1163 notes
1.044 Changed       43 of      218 tested segments in    30 channels. Unresolved      239 violations and     1168 notes
1.045 Changed       43 of      218 tested segments in    31 channels. Unresolved      233 violations and     1175 notes
1.046 Changed       24 of      198 tested segments in    31 channels. Unresolved      221 violations and     1182 notes
1.047 Changed       24 of      171 tested segments in    27 channels. Unresolved      221 violations and     1183 notes
1.048 Changed       20 of      165 tested segments in    27 channels. Unresolved      218 violations and     1185 notes
1.049 Changed       24 of      150 tested segments in    25 channels. Unresolved      221 violations and     1183 notes
1.050 Changed       20 of      162 tested segments in    26 channels. Unresolved      219 violations and     1182 notes
1.051 Changed       27 of      151 tested segments in    24 channels. Unresolved      211 violations and     1180 notes
1.052 Changed       21 of      155 tested segments in    29 channels. Unresolved      204 violations and     1188 notes
1.053 Changed       20 of      132 tested segments in    22 channels. Unresolved      199 violations and     1190 notes
1.054 Changed       10 of      130 tested segments in    26 channels. Unresolved      207 violations and     1188 notes
1.055 Changed       13 of      113 tested segments in    26 channels. Unresolved      207 violations and     1189 notes
1.056 Changed       18 of      122 tested segments in    24 channels. Unresolved      207 violations and     1190 notes
1.057 Changed       12 of      129 tested segments in    23 channels. Unresolved      193 violations and     1192 notes
1.058 Changed       15 of      114 tested segments in    23 channels. Unresolved      197 violations and     1187 notes
1.059 Changed       12 of       96 tested segments in    21 channels. Unresolved      194 violations and     1189 notes
1.060 Changed       10 of       85 tested segments in    19 channels. Unresolved      192 violations and     1191 notes
1.061 Changed        4 of       66 tested segments in    16 channels. Unresolved      188 violations and     1192 notes
1.062 Changed        5 of       52 tested segments in    14 channels. Unresolved      187 violations and     1193 notes
1.063 Changed        3 of       49 tested segments in    13 channels. Unresolved      187 violations and     1193 notes
1.064 Changed        4 of       44 tested segments in    12 channels. Unresolved      187 violations and     1193 notes
1.065 Changed        5 of       46 tested segments in    13 channels. Unresolved      187 violations and     1193 notes
1.066 Changed        1 of       47 tested segments in    13 channels. Unresolved      187 violations and     1193 notes
1.067 Changed        5 of       43 tested segments in    12 channels. Unresolved      184 violations and     1194 notes
1.068 Changed        4 of       49 tested segments in    12 channels. Unresolved      194 violations and     1190 notes
1.069 Changed        5 of       53 tested segments in    14 channels. Unresolved      191 violations and     1191 notes
1.070 Changed       11 of       50 tested segments in    14 channels. Unresolved      188 violations and     1193 notes
1.071 Changed        4 of       44 tested segments in    15 channels. Unresolved      189 violations and     1192 notes
1.072 Changed        7 of       41 tested segments in    13 channels. Unresolved      188 violations and     1192 notes
1.073 Changed       14 of       46 tested segments in    13 channels. Unresolved      190 violations and     1192 notes
1.074 Changed        5 of       52 tested segments in    14 channels. Unresolved      187 violations and     1191 notes
1.075 Changed        6 of       37 tested segments in    14 channels. Unresolved      183 violations and     1194 notes
1.076 Changed        3 of       32 tested segments in    12 channels. Unresolved      180 violations and     1194 notes
1.077 Changed        4 of       27 tested segments in    12 channels. Unresolved      180 violations and     1194 notes
1.078 Changed        2 of       25 tested segments in    10 channels. Unresolved      180 violations and     1194 notes
1.079 Changed        3 of       22 tested segments in    10 channels. Unresolved      180 violations and     1194 notes
1.080 Changed        2 of       18 tested segments in    10 channels. Unresolved      180 violations and     1194 notes
1.081 Changed        3 of       13 tested segments in    10 channels. Unresolved      180 violations and     1194 notes
1.082 Changed        1 of       13 tested segments in     8 channels. Unresolved      180 violations and     1194 notes
1.083 Changed        3 of       12 tested segments in     8 channels. Unresolved      180 violations and     1194 notes
1.084 Changed        3 of       15 tested segments in    10 channels. Unresolved      178 violations and     1195 notes
1.085 Changed        0 of       10 tested segments in     7 channels. Unresolved      175 violations and     1198 notes
1.086 Changed        1 of        3 tested segments in     2 channels. Unresolved      175 violations and     1198 notes
1.087 Changed        0 of        5 tested segments in     4 channels. Unresolved      175 violations and     1198 notes
1.088 Changed        0 of        1 tested segments in     1 channels. Unresolved      175 violations and     1198 notes
1.089 Changed        0 of        0 tested segments in     0 channels. Unresolved      175 violations and     1198 notes
Result=end(begin): viols=175(208), notes=1198(1165)
Cpu time: 00:00:44, Elapsed time: 00:00:38, Memory: 1.8G

Run(2) ...
2.000 Changed      100 of     3906 tested segments in   123 channels. Unresolved      178 violations and     1192 notes
2.001 Changed       85 of     1547 tested segments in   124 channels. Unresolved      181 violations and     1192 notes
2.002 Changed      124 of     1525 tested segments in   124 channels. Unresolved      200 violations and     1183 notes
2.003 Changed      123 of      447 tested segments in    65 channels. Unresolved      195 violations and     1177 notes
2.004 Changed      111 of      466 tested segments in    68 channels. Unresolved      228 violations and     1174 notes
2.005 Changed      126 of      505 tested segments in    72 channels. Unresolved      223 violations and     1174 notes
2.006 Changed      115 of      490 tested segments in    69 channels. Unresolved      219 violations and     1161 notes
2.007 Changed      108 of      484 tested segments in    68 channels. Unresolved      238 violations and     1163 notes
2.008 Changed      112 of      468 tested segments in    70 channels. Unresolved      235 violations and     1160 notes
2.009 Changed      118 of      482 tested segments in    64 channels. Unresolved      245 violations and     1156 notes
2.010 Changed      108 of      466 tested segments in    68 channels. Unresolved      235 violations and     1160 notes
2.011 Changed       98 of      473 tested segments in    70 channels. Unresolved      219 violations and     1165 notes
2.012 Changed       80 of      455 tested segments in    68 channels. Unresolved      208 violations and     1173 notes
2.013 Changed       90 of      456 tested segments in    72 channels. Unresolved      202 violations and     1177 notes
2.014 Changed       73 of      446 tested segments in    71 channels. Unresolved      196 violations and     1178 notes
2.015 Changed       67 of      426 tested segments in    71 channels. Unresolved      174 violations and     1194 notes
2.016 Changed       73 of      394 tested segments in    69 channels. Unresolved      173 violations and     1200 notes
2.017 Changed       70 of      402 tested segments in    69 channels. Unresolved      184 violations and     1205 notes
2.018 Changed       72 of      396 tested segments in    70 channels. Unresolved      180 violations and     1205 notes
2.019 Changed       78 of      437 tested segments in    67 channels. Unresolved      192 violations and     1201 notes
2.020 Changed       96 of      464 tested segments in    71 channels. Unresolved      201 violations and     1199 notes
2.021 Changed       93 of      502 tested segments in    71 channels. Unresolved      212 violations and     1200 notes
2.022 Changed       89 of      505 tested segments in    69 channels. Unresolved      200 violations and     1208 notes
2.023 Changed      100 of      494 tested segments in    68 channels. Unresolved      202 violations and     1210 notes
2.024 Changed       75 of      468 tested segments in    68 channels. Unresolved      188 violations and     1210 notes
2.025 Changed       66 of      420 tested segments in    68 channels. Unresolved      183 violations and     1217 notes
2.026 Changed       68 of      405 tested segments in    67 channels. Unresolved      193 violations and     1218 notes
2.027 Changed       76 of      453 tested segments in    66 channels. Unresolved      205 violations and     1212 notes
2.028 Changed       71 of      469 tested segments in    67 channels. Unresolved      201 violations and     1208 notes
2.029 Changed       64 of      461 tested segments in    67 channels. Unresolved      199 violations and     1216 notes
2.030 Changed       62 of      431 tested segments in    64 channels. Unresolved      196 violations and     1224 notes
2.031 Changed       57 of      380 tested segments in    63 channels. Unresolved      195 violations and     1229 notes
2.032 Changed       32 of      354 tested segments in    60 channels. Unresolved      188 violations and     1228 notes
2.033 Changed       34 of      312 tested segments in    59 channels. Unresolved      188 violations and     1229 notes
2.034 Changed       11 of      259 tested segments in    47 channels. Unresolved      185 violations and     1229 notes
2.035 Changed       14 of      163 tested segments in    31 channels. Unresolved      185 violations and     1230 notes
2.036 Changed       10 of      159 tested segments in    32 channels. Unresolved      186 violations and     1229 notes
2.037 Changed       17 of      162 tested segments in    31 channels. Unresolved      181 violations and     1230 notes
2.038 Changed       24 of      181 tested segments in    32 channels. Unresolved      190 violations and     1230 notes
2.039 Changed       13 of      188 tested segments in    31 channels. Unresolved      187 violations and     1231 notes
2.040 Changed       16 of      166 tested segments in    30 channels. Unresolved      192 violations and     1231 notes
2.041 Changed       14 of      168 tested segments in    31 channels. Unresolved      186 violations and     1230 notes
2.042 Changed       12 of      157 tested segments in    29 channels. Unresolved      185 violations and     1233 notes
2.043 Changed       16 of      168 tested segments in    32 channels. Unresolved      186 violations and     1232 notes
2.044 Changed       13 of      140 tested segments in    32 channels. Unresolved      175 violations and     1236 notes
2.045 Changed        9 of      130 tested segments in    28 channels. Unresolved      176 violations and     1235 notes
2.046 Changed        7 of      121 tested segments in    26 channels. Unresolved      178 violations and     1234 notes
2.047 Changed       11 of      129 tested segments in    26 channels. Unresolved      178 violations and     1232 notes
2.048 Changed        9 of      116 tested segments in    26 channels. Unresolved      174 violations and     1234 notes
2.049 Changed       11 of      115 tested segments in    26 channels. Unresolved      175 violations and     1231 notes
2.050 Changed       19 of      130 tested segments in    26 channels. Unresolved      182 violations and     1233 notes
2.051 Changed       13 of      132 tested segments in    25 channels. Unresolved      170 violations and     1237 notes
2.052 Changed       12 of      114 tested segments in    25 channels. Unresolved      175 violations and     1237 notes
2.053 Changed       11 of      116 tested segments in    24 channels. Unresolved      173 violations and     1240 notes
2.054 Changed       12 of      105 tested segments in    26 channels. Unresolved      174 violations and     1238 notes
2.055 Changed        8 of      113 tested segments in    26 channels. Unresolved      172 violations and     1238 notes
2.056 Changed        6 of       80 tested segments in    23 channels. Unresolved      170 violations and     1239 notes
2.057 Changed        6 of       73 tested segments in    22 channels. Unresolved      166 violations and     1240 notes
2.058 Changed        3 of       56 tested segments in    20 channels. Unresolved      160 violations and     1243 notes
2.059 Changed        1 of       40 tested segments in    16 channels. Unresolved      158 violations and     1244 notes
2.060 Changed        2 of       30 tested segments in    11 channels. Unresolved      158 violations and     1244 notes
2.061 Changed        1 of       27 tested segments in     9 channels. Unresolved      158 violations and     1244 notes
2.062 Changed        2 of       22 tested segments in     8 channels. Unresolved      158 violations and     1244 notes
2.063 Changed        1 of       23 tested segments in     8 channels. Unresolved      158 violations and     1244 notes
2.064 Changed        1 of       22 tested segments in     8 channels. Unresolved      158 violations and     1244 notes
2.065 Changed        0 of       19 tested segments in     6 channels. Unresolved      158 violations and     1244 notes
2.066 Changed        0 of       13 tested segments in     6 channels. Unresolved      158 violations and     1244 notes
2.067 Changed        0 of        8 tested segments in     4 channels. Unresolved      158 violations and     1244 notes
2.068 Changed        0 of        8 tested segments in     4 channels. Unresolved      158 violations and     1244 notes
2.069 Changed        0 of        8 tested segments in     4 channels. Unresolved      158 violations and     1244 notes
2.070 Changed        0 of        8 tested segments in     4 channels. Unresolved      158 violations and     1244 notes
2.071 Changed        0 of        5 tested segments in     3 channels. Unresolved      158 violations and     1244 notes
2.072 Changed        0 of        5 tested segments in     3 channels. Unresolved      158 violations and     1244 notes
2.073 Changed        0 of        5 tested segments in     3 channels. Unresolved      158 violations and     1244 notes
2.074 Changed        0 of        4 tested segments in     3 channels. Unresolved      158 violations and     1244 notes
2.075 Changed        0 of        3 tested segments in     2 channels. Unresolved      158 violations and     1244 notes
2.076 Changed        0 of        2 tested segments in     2 channels. Unresolved      158 violations and     1244 notes
2.077 Changed        0 of        0 tested segments in     0 channels. Unresolved      158 violations and     1244 notes
Result=end(begin): viols=158(178), notes=1244(1192)
Cpu time: 00:00:59, Elapsed time: 00:00:50, Memory: 1.8G

Run(3) ...
3.000 Changed      115 of     3798 tested segments in   125 channels. Unresolved      172 violations and     1249 notes
3.001 Changed       99 of     1609 tested segments in   125 channels. Unresolved      175 violations and     1235 notes
3.002 Changed      155 of     1586 tested segments in   125 channels. Unresolved      178 violations and     1217 notes
3.003 Changed      169 of     1618 tested segments in   124 channels. Unresolved      223 violations and     1190 notes
3.004 Changed      158 of      542 tested segments in    72 channels. Unresolved      222 violations and     1192 notes
3.005 Changed      140 of      510 tested segments in    72 channels. Unresolved      212 violations and     1189 notes
3.006 Changed      119 of      490 tested segments in    65 channels. Unresolved      212 violations and     1199 notes
3.007 Changed      117 of      478 tested segments in    67 channels. Unresolved      226 violations and     1207 notes
3.008 Changed      132 of      522 tested segments in    67 channels. Unresolved      235 violations and     1210 notes
3.009 Changed      132 of      490 tested segments in    70 channels. Unresolved      224 violations and     1212 notes
3.010 Changed      126 of      485 tested segments in    70 channels. Unresolved      223 violations and     1215 notes
3.011 Changed      120 of      498 tested segments in    73 channels. Unresolved      229 violations and     1221 notes
3.012 Changed       99 of      467 tested segments in    70 channels. Unresolved      206 violations and     1233 notes
3.013 Changed       83 of      439 tested segments in    68 channels. Unresolved      199 violations and     1235 notes
3.014 Changed       74 of      408 tested segments in    70 channels. Unresolved      195 violations and     1231 notes
3.015 Changed       80 of      419 tested segments in    71 channels. Unresolved      201 violations and     1228 notes
3.016 Changed       89 of      432 tested segments in    67 channels. Unresolved      207 violations and     1232 notes
3.017 Changed       78 of      434 tested segments in    68 channels. Unresolved      200 violations and     1232 notes
3.018 Changed       77 of      420 tested segments in    66 channels. Unresolved      186 violations and     1242 notes
3.019 Changed       63 of      400 tested segments in    67 channels. Unresolved      188 violations and     1238 notes
3.020 Changed       60 of      383 tested segments in    65 channels. Unresolved      185 violations and     1237 notes
3.021 Changed       67 of      398 tested segments in    67 channels. Unresolved      188 violations and     1238 notes
3.022 Changed       47 of      384 tested segments in    62 channels. Unresolved      185 violations and     1243 notes
3.023 Changed       54 of      354 tested segments in    61 channels. Unresolved      185 violations and     1246 notes
3.024 Changed       56 of      376 tested segments in    60 channels. Unresolved      177 violations and     1241 notes
3.025 Changed       47 of      354 tested segments in    59 channels. Unresolved      165 violations and     1243 notes
3.026 Changed       45 of      346 tested segments in    59 channels. Unresolved      169 violations and     1245 notes
3.027 Changed       59 of      325 tested segments in    57 channels. Unresolved      158 violations and     1256 notes
3.028 Changed       50 of      334 tested segments in    60 channels. Unresolved      168 violations and     1260 notes
3.029 Changed       41 of      320 tested segments in    60 channels. Unresolved      166 violations and     1264 notes
3.030 Changed       43 of      298 tested segments in    57 channels. Unresolved      162 violations and     1264 notes
3.031 Changed       30 of      306 tested segments in    60 channels. Unresolved      163 violations and     1263 notes
3.032 Changed       38 of      286 tested segments in    59 channels. Unresolved      170 violations and     1262 notes
3.033 Changed       21 of      286 tested segments in    57 channels. Unresolved      165 violations and     1268 notes
3.034 Changed       10 of      208 tested segments in    51 channels. Unresolved      167 violations and     1271 notes
3.035 Changed       13 of      111 tested segments in    25 channels. Unresolved      167 violations and     1269 notes
3.036 Changed       12 of      109 tested segments in    26 channels. Unresolved      160 violations and     1269 notes
3.037 Changed       18 of      109 tested segments in    26 channels. Unresolved      165 violations and     1270 notes
3.038 Changed       14 of      107 tested segments in    24 channels. Unresolved      146 violations and     1269 notes
3.039 Changed        3 of       82 tested segments in    23 channels. Unresolved      145 violations and     1265 notes
3.040 Changed        8 of       70 tested segments in    21 channels. Unresolved      142 violations and     1268 notes
3.041 Changed        6 of       56 tested segments in    21 channels. Unresolved      141 violations and     1269 notes
3.042 Changed        0 of       50 tested segments in    17 channels. Unresolved      142 violations and     1269 notes
3.043 Changed        2 of       29 tested segments in    10 channels. Unresolved      140 violations and     1269 notes
3.044 Changed        3 of       28 tested segments in    10 channels. Unresolved      142 violations and     1269 notes
3.045 Changed        1 of       19 tested segments in     8 channels. Unresolved      142 violations and     1269 notes
3.046 Changed        1 of       21 tested segments in     7 channels. Unresolved      144 violations and     1269 notes
3.047 Changed        2 of       18 tested segments in     7 channels. Unresolved      140 violations and     1270 notes
3.048 Changed        1 of       17 tested segments in     7 channels. Unresolved      142 violations and     1271 notes
3.049 Changed        1 of       16 tested segments in     7 channels. Unresolved      141 violations and     1269 notes
3.050 Changed        0 of       15 tested segments in     7 channels. Unresolved      136 violations and     1271 notes
3.051 Changed        0 of        6 tested segments in     3 channels. Unresolved      136 violations and     1271 notes
3.052 Changed        0 of        6 tested segments in     3 channels. Unresolved      136 violations and     1271 notes
3.053 Changed        0 of        6 tested segments in     3 channels. Unresolved      136 violations and     1271 notes
3.054 Changed        0 of        6 tested segments in     3 channels. Unresolved      136 violations and     1271 notes
3.055 Changed        0 of        5 tested segments in     3 channels. Unresolved      136 violations and     1271 notes
3.056 Changed        0 of        1 tested segments in     1 channels. Unresolved      136 violations and     1271 notes
3.057 Changed        0 of        0 tested segments in     0 channels. Unresolved      136 violations and     1271 notes
Result=end(begin): viols=136(172), notes=1271(1249)
Drc convergence rate is 14%
Not enough improvement on this run. Stop.
Cpu time: 00:01:00, Elapsed time: 00:00:50, Memory: 1.8G

Write routing ...
M1: 5261 vias and 839 wires with length 0.482 (0.043 in non-prefer direction)
M2: 8224 vias and 7225 wires with length 6.186 (0.205 in non-prefer direction)
M3: 1263 vias and 5363 wires with length 8.032 (0.117 in non-prefer direction)
M4: 720 vias and 834 wires with length 0.806 (0.073 in non-prefer direction)
M5: 68 vias and 477 wires with length 3.125 (0.052 in non-prefer direction)
M6: 38 vias and 50 wires with length 0.157 (0.001 in non-prefer direction)
M7: 40 vias and 48 wires with length 0.261 (0.006 in non-prefer direction)
M8: 0 vias and 24 wires with length 0.368 (0.001 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 15614 vias and 14860 wires with length 19.417 (0.498 in non-prefer direction)

Total 136 violated segments:
Viol: Stat short - 50
Viol: Stat spacing - 35
Viol: Port short - 5
Viol: Twist short - 7
Viol: Diffnet short - 34
Viol: Samenet spacing - 5

Total 1271 notes:
Note: Offgrid - 806
Note: Fork - 8
Note: Split - 128
Note: Fat merge - 2
Note: Parallel length - 20
Note: Segment orientation - 307

Info: Via overhang - 39
Info: Detour - 7
info UI33: performed track routing for 2 min 18 sec (CPU time: 2 min 42 sec; MEM: RSS - 385M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 387M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 384M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:47 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:47 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 387M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 387M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1659 | 5385 | 
|-----------------------+------+------|
| To be routed :        | 1641 | 4999 | 
|-----------------------+------+------|
|   - signal            | 1641 | 4999 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 386  | 
|-----------------------+------+------|
|   - marked dont_route | 14   | 383  | 
|-----------------------+------+------|
|   - less 2 pins       | 3    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1641 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.331059 min: 0.000000 avg: 0.153197
info metal2 layer density max: 0.231408 min: 0.000000 avg: 0.081512
info metal3 layer density max: 0.310996 min: 0.000000 avg: 0.100028
info metal4 layer density max: 0.158357 min: 0.000400 avg: 0.036729
info metal5 layer density max: 0.285114 min: 0.000400 avg: 0.090745
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.360444
info metal7 layer density max: 0.121600 min: 0.000000 avg: 0.026379
info metal8 layer density max: 0.147994 min: 0.000000 avg: 0.028641
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 14 clock nets
Updating timing...

'clock_si' has 1 victims

'clock_si' score is 1

Si Assist: total victims: 1
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 1
Si Assist: total victims: 1 aggressors: 5
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=4
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: repair SI violations' OS_I_1(2,4)_M8_SO_C11 (pass 1) ...
complete (4/4): viols (4->0)
Result=end(begin): opens=0(0), viols=0(4)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Si Assist: updating victims...
Saving routing in 'eco' mode ...

Number of touched nets: 5
Number of changed nets: 5

6 nets (2 clocks) have got their timing invalidated
5 changed nets have not been invalidated because of the slack threshold
Collecting clock nets...
Collected 14 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: pass 1 score improved by 100%: 1 -> 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Result=end(begin): opens=0(0), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 5

info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:48 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:48 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 395M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                      | tr_opt_tr_0                       | tr_opt_drc_0                     | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0                    | tr_opt_tr_1                                          | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 03m                          | 00h 04m                           | 00h 00m                          | 00h 00m      | 00h 00m                           | 00h 00m      | 00h 00m                          | 00h 02m                                              | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m | 0.0038541666666666668d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 6.944444444444444e-6d00.0h 00.0m | 0.0020555555555555557d0-7.894919286223335e-18h00.0m  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1245                             | 1245                              | 1245                             | 1245         | 1245                              | 1245         | 1245                             | 1245                                                 | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 57.46                            | 57.46                             | 57.46                            | 57.46        | 57.46                             | 57.46        | 57.46                            | 57.46                                                | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                              | 0.0                               | 0.0                              | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                                                  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                              | 0.0                               | 0.0                              | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                                                  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                              | 0.0                               | 0.0                              | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                                                  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                              | 0.0                               | 0.0                              | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                                                  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| setup_viols            | 0                                | 0                                 | 0                                | 0            | 0                                 | 0            | 0                                | 0                                                    | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| hold_viols             | 0                                | 0                                 | 0                                | 0            | 0                                 | 0            | 0                                | 0                                                    | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| slew_viols             | 0                                | 0                                 | 0                                | 0            | 0                                 | 0            | 0                                | 0                                                    | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | 0.0                              | 0.0                               | 0.0                              | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                                                  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| total_slew  (ps)       | 0.0                              | 0.0                               | 0.0                              | 0.0          | 0.0                               | 0.0          | 0.0                              | 0.0                                                  | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| overflow_edges         | 14                               |                                   |                                  |              |                                   |              |                                  |                                                      | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| overflow_nodes         | 2                                |                                   |                                  |              |                                   |              |                                  |                                                      | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 14.6                             | 22.4                              | 22.4                             | 22.4         | 22.4                              | 22.4         | 22.4                             | 22.4                                                 | 
|------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------+-----------------------------------+--------------+----------------------------------+------------------------------------------------------|
| via_count_total        | 4477                             | 17456                             | 17456                            | 17456        | 17456                             | 17456        | 17456                            | 17497                                                | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition Radix4 (started at Wed Jan 4 06:15:49 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1659 | 5385 | 
|-------------------+------+------|
| To be routed :    | 1656 | 5385 | 
|-------------------+------+------|
|   - signal        | 1655 | 5382 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 3    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 3    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1655 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2000
Total opens=3 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 2     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2000
Total opens=3 (nets=1)

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=135
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (2/2): opens (3->0), viols (135->133)
Result=end(begin): opens=0(3), viols=133(135)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (27/27): viols (133->18)
Result=end(begin): opens=0(0), viols=18(133)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (6/6): viols (18->0)
Result=end(begin): opens=0(0), viols=0(18)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Routing windows accepted: 32 rejected: 3
Finish Final Routing ...

Changed nets: 86 (5%)
Saving routing in 'eco' mode ...

Number of touched nets: 86
Number of changed nets: 84

38 nets (2 clocks) have got their timing invalidated
24 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 2 sec (CPU time: 3 sec; MEM: RSS - 397M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 399M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:52 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1659 | 5385 | 
|-----------------------+------+------|
| To be routed :        | 1641 | 4999 | 
|-----------------------+------+------|
|   - signal            | 1641 | 4999 | 
|-----------------------+------+------|
| To be skipped :       | 18   | 386  | 
|-----------------------+------+------|
|   - marked dont_route | 14   | 383  | 
|-----------------------+------+------|
|   - less 2 pins       | 3    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1641 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329402 min: 0.000000 avg: 0.152977
info metal2 layer density max: 0.231414 min: 0.000000 avg: 0.081977
info metal3 layer density max: 0.315645 min: 0.000000 avg: 0.100449
info metal4 layer density max: 0.165786 min: 0.000400 avg: 0.036787
info metal5 layer density max: 0.284557 min: 0.000400 avg: 0.089962
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.360438
info metal7 layer density max: 0.121600 min: 0.000000 avg: 0.026198
info metal8 layer density max: 0.147994 min: 0.000000 avg: 0.027745
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 14 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:53 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:15:53 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Radix4 (started at Wed Jan 4 06:15:53 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1659 | 5385 | 
|-------------------+------+------|
| To be routed :    | 1656 | 5385 | 
|-------------------+------+------|
|   - signal        | 1655 | 5382 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 3    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 3    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1655 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=2
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (1/1): viols (2->0)
Result=end(begin): opens=0(0), viols=0(2)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 2 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 2
Number of changed nets: 2

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 400M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 06:15:54 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 403M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 06:16:00 2023
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 17485 | 5671  | 9115  | 1487  | 877   | 131   | 102   | 102   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 14672 | 4658  | 7546  | 1399  | 787   | 118   | 78    | 86    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 83.91 | 82.14 | 82.79 | 94.08 | 89.74 | 90.08 | 76.47 | 84.31 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 17.56  | 5.67  | 9.14  | 1.49  | 0.89  | 0.14  | 0.10  | 0.13  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 32.30 | 52.05 | 8.47  | 5.06  | 0.80  | 0.58  | 0.73  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.44  | 17.86 | 17.44 | 5.92  | 11.47 | 16.31 | 23.53 | 33.33 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.56  | 82.14 | 82.56 | 94.08 | 88.53 | 83.69 | 76.47 | 66.67 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 5 sec (CPU time: 6 sec; MEM: RSS - 406M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 408M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 06:16:00 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 408M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 5 sec; MEM: RSS - 391M, CVMEM - 1739M, PVMEM - 2633M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:16:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:16:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
-----------------------------------------------------------------------
|         MCMM variability report for design 'Radix4' (pico)          |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 34.0 | 0.0 | 0       | 42.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 13    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 13    | 
-----------------------------------------


Found 13 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 13 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 356 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 16 clock nets
Clearing dont_route property from 16 clock nets

All Clock networks set for partition Radix4.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:16:03 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:16:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:16:04 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:0 TNS:0 TNDD:-1806.0 WHS:0 THS:0 THDD:-894.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.891230 AREA:2947.01

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1806.0 WHS:0 THS:0 THDD:-894.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.891230 AREA:2947.01
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-1806.0 WHS:0 THS:0 THDD:-894.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.891230 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:16:04 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 06:16:04 2023)
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:16:04 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 06:16:04 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).

WNS:0 TNS:0 TNDD:-1806.0 WHS:0 THS:0 THDD:-894.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.891230 AREA:2947.01

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1806.0 WHS:0 THS:0 THDD:-894.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.891230 AREA:2947.01
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-1806.0 WHS:0 THS:0 THDD:-894.0 SLEW:0 CAP:0.0 LEAKAGE:0.060436 DYNAMIC:2.891230 AREA:2947.01

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=82.4107%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Wed Jan 4 06:16:04 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 10    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1586  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 214   | 13.49      | 
| Inverters      | 129   | 8.13       | 
| Registers      | 359   | 22.63      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 488   | 30.76      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1586  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2947.01                | 57.46           | 
| Buffers, Inverters | 254.562                | 4.96            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 5127.95                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1645  | 100        | 
| Orphaned        | 4     | 0.24       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 896   | 54.46      | 
| 2 Fanouts       | 463   | 28.14      | 
| 3-30 Fanouts    | 272   | 16.53      | 
| 30-127 Fanouts  | 10    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |===== 1
40  |===== 1
45  |============================================ 8
50  |======================================================================== 13
55  |================================================= 9
60  |=========================== 5
65  |================ 3
70  |=========================== 5
75  |=========== 2
80  |=========== 2
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Wed Jan 4 06:16:04 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1573 movable and 13 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 61 cut rows, with average utilization 57.1764%, utilization with cell bloats 57.1764%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 356 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1573, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1573                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 13    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 13    | 
-----------------------------------------


Found 13 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 13 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Radix4.

info CHK10: Checking placement...
info Found 1217 movable and 369 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: Radix4; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition Radix4:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 06:16:05 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1657       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 06:16:05 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1657       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 06:16:05 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1657       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:16:05 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:16:05 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
-----------------------------------------------------------------------
|         MCMM variability report for design 'Radix4' (pico)          |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 34.0 | 0.0 | 0       | 42.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1659 | 5385 | 
|-------------------+------+------|
| To be routed :    | 1655 | 5382 | 
|-------------------+------+------|
|   - signal        | 1655 | 5382 | 
|-------------------+------+------|
| To be skipped :   | 4    | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 3    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1655 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 739100 742000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.348255 min: 0.000000 avg: 0.158597
info metal2 layer density max: 0.258591 min: 0.000000 avg: 0.098031
info metal3 layer density max: 0.329147 min: 0.000000 avg: 0.108589
info metal4 layer density max: 0.194100 min: 0.000400 avg: 0.043981
info metal5 layer density max: 0.285414 min: 0.000400 avg: 0.091646
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.360979
info metal7 layer density max: 0.130900 min: 0.000000 avg: 0.029088
info metal8 layer density max: 0.152751 min: 0.000000 avg: 0.028728
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 14 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Radix4 (started at Wed Jan 4 06:16:05 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1659 | 5385 | 
|-------------------+------+------|
| To be routed :    | 1656 | 5385 | 
|-------------------+------+------|
|   - signal        | 1655 | 5382 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 3    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 3    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1655 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 06:16:07 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:16:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 06:16:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
-----------------------------------------------------------------------
|         MCMM variability report for design 'Radix4' (pico)          |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 34.0 | 0.0 | 0       | 42.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 31 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 06:16:09 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 17485 | 5671 | 9115 | 1487 | 877  | 131  | 102  | 102  | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 31    | 8    | 23   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.18  | 0.14 | 0.25 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 17.56  | 5.67  | 9.14  | 1.49  | 0.89  | 0.14  | 0.10  | 0.13  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 32.30 | 52.05 | 8.47  | 5.06  | 0.80  | 0.58  | 0.73  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.27  | 17.72 | 17.19 | 5.92  | 11.47 | 16.31 | 23.53 | 33.33 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.73  | 82.28 | 82.81 | 94.08 | 88.53 | 83.69 | 76.47 | 66.67 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 2 sec (CPU time: 2 sec; MEM: RSS - 397M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition Radix4 (started at Wed Jan 4 06:16:09 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   45 with    118 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1659 | 5385 | 
|-------------------+------+------|
| To be routed :    | 1656 | 5385 | 
|-------------------+------+------|
|   - signal        | 1655 | 5382 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 3    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 3    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1655 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 06:16:11 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1770M, PVMEM - 2633M, PRSS - 408M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '14' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1770M, PVMEM - 2633M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 06:16:11 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 06:16:11 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1770                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 399                                                          | 
| CPU time (minutes)       | 10.32                                                        | 
| Elapsed time (minutes)   | 9.03                                                         | 
| Load Averages            | 0.92 1.13 0.70                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 30416                                                        | 
| Interaction mode         | terminal                                                     | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_30416                                                     | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Wed Jan 04 06:16:11 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 06:16:11 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 06:16:11 EET 2023
NRF info: Writing Timing Drc Reports Wed Jan 04 06:16:11 EET 2023
NRF info: Writing Physical Reports Wed Jan 04 06:16:11 EET 2023
NRF info: Writing Power Reports Wed Jan 04 06:16:12 EET 2023
NRF info: Reports completed Wed Jan 04 06:16:12 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 6 min 39 sec (CPU time: 8 min 47 sec; MEM: RSS - 399M, CVMEM - 1770M, PVMEM - 2633M)
