<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_631" tag="SCHEDULE" content="Option &apos;relax_ii_for_timing&apos; is enabled, will increase II to preserve clock frequency constraints."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;extr_.linuxdriversgpudrmmediatekmtk_drm_ddp.c_mtk_ddp_mout_en_with_main.c&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:07:15 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14170 ; free virtual = 43650"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:07:15 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14170 ; free virtual = 43650"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="ERROR" prefix="[SYNCHK 200-79]" key="SYNCHK_DESIGN_EMPTY_215" tag="" content="Static function &apos;mtk_ddp_mout_en&apos; cannot be set as the top model."/>
	<Message severity="ERROR" prefix="[HLS 200-70]" key="HLS_70_1855" tag="" content="Synthesizability check failed."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1303" tag="" content="Opening project &apos;/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversgpudrmradeonr100.c_r100_cs_track_clear_with_main.c&apos;."/>
</Messages>
