;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-223
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 100
	SUB #-1, <-200
	SUB #10, 60
	SUB #-1, <-200
	SUB 12, @11
	SUB 12, @11
	MOV -7, <-20
	SPL 0, <-202
	ADD 320, -60
	SUB 121, 113
	DAT #70, <10
	SUB @700, <-2
	SUB #72, @200
	SPL @10, <67
	SUB #0, 0
	SPL @72, #200
	JMP 0, <2
	SUB #74, @-100
	SPL 0, -202
	CMP #0, -0
	JMZ -7, @-20
	SUB @127, 100
	ADD 100, 9
	SUB 121, 113
	MOV 0, <-20
	SUB @127, 100
	CMP @127, 100
	CMP #0, -0
	JMN -0, 600
	SUB @127, 106
	ADD 100, 809
	SUB @700, <-6
	SPL 0, -202
	SUB -114, @10
	CMP -7, <-420
	SUB -1, 14
	SUB @127, 106
	ADD 270, 1
	CMP -7, <-420
	MOV 0, -202
	SPL 0, <-202
	SPL 0, -202
	SPL 0, <-2
	SPL 0, -202
	CMP -7, <-420
	CMP -7, <-420
	MOV 0, <-223
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB #-1, <-200
	SUB #10, 60
	JMZ -7, @-20
	SUB 12, @11
	SUB 12, @11
	MOV -7, <-20
	SPL 0, <-202
	JMN 121, 113
