// Seed: 2423240574
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    input wor id_13,
    input supply1 id_14,
    output tri0 id_15,
    input uwire id_16,
    input wire id_17,
    input supply1 id_18
);
  assign id_2 = id_16;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input uwire id_2,
    output wire id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    output tri id_7
    , id_13,
    input wor id_8,
    output uwire id_9,
    output wire id_10,
    input tri1 id_11
);
  assign id_0 = id_4 == 1;
  tri1 id_14 = 1;
  module_0(
      id_8,
      id_4,
      id_6,
      id_11,
      id_5,
      id_9,
      id_6,
      id_8,
      id_4,
      id_2,
      id_8,
      id_3,
      id_4,
      id_11,
      id_11,
      id_3,
      id_11,
      id_11,
      id_4
  );
endmodule
