{
  "name": "core_arch::x86_64::rdrand::_rdseed64_step",
  "safe": false,
  "callees": {
    "core_arch::x86_64::rdrand::x86_rdseed64_step": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": 12337,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/rdrand.rs:40:1: 44:2",
  "src": "pub fn _rdseed64_step(val: &mut u64) -> i32 {\n    let (v, flag) = unsafe { x86_rdseed64_step() };\n    *val = v;\n    flag\n}",
  "mir": "fn core_arch::x86_64::rdrand::_rdseed64_step(_1: &mut u64) -> i32 {\n    let mut _0: i32;\n    let  _2: u64;\n    let mut _3: (u64, i32);\n    debug val => _1;\n    debug v => _2;\n    debug flag => _0;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86_64::rdrand::x86_rdseed64_step() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = (_3.0: u64);\n        _0 = (_3.1: i32);\n        StorageDead(_3);\n        (*_1) = _2;\n        return;\n    }\n}\n",
  "doc": " Read a 64-bit NIST SP800-90B and SP800-90C compliant random value and store\n in val. Return 1 if a random value was generated, and 0 otherwise.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_rdseed64_step)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}