
AVRASM ver. 2.2.7  C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm Fri Jul 31 16:23:05 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(15): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(16): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\def_equ.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(65): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\interrupts_vector.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(66): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\interrupts.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(67): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\initialization.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(97): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\ds1302.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(98): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\tm1637.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(99): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\data_convertor.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(15): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(16): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\def_equ.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(65): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\interrupts_vector.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(66): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\interrupts.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(67): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\initialization.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(97): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\ds1302.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(98): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\tm1637.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\main.asm(99): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\Atmel studio\asm\attiny2313\attiny2313_tm1637_ds1302\data_convertor.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; attiny2313_tm1637.asm
                                 ;
                                 ; Created: 30.06.2020 14:09:01
                                 ; Author : verbkinm
                                 ;
                                 
                                 ;##############################################
                                 ;##		    4-		 ##
                                 ;##		    TM1637,	 ##
                                 ;##		  ds1302. 				 ##
                                 ;##		  .			 ##
                                 ;##############################################
                                 
                                 .include "tn2313adef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "def_equ.inc"
                                 
                                 
                                 ;.equ	kdel1		= 7813		 ; (1 .  16-   8)
                                 /*.equ	kdel2		= 7499		 ; (60 .  16-   128)
                                 .equ	kdel3		= 124		 ; (0,5   8-   128)*/
                                 
                                 .equ	kdel1			= 487
                                 .equ	kdel2			= 58593		 ; (60 .  16-   1)
                                 .equ	kdel3			= 233		 ; (240   8-   1)
                                 
                                 ;------------------------- /    tm1637
                                 
                                 .def	TM1637_char1	= r20
                                 .def	TM1637_char2	= r21
                                 .def	TM1637_char3	= r22
                                 .def	TM1637_char4	= r23
                                 
                                 .equ	PORT_TM1367		= PORTB
                                 .equ	DDR_TM1367		= DDRB
                                 .equ	PIN_TM1367		= PINB
                                 .equ	TM1637_CLK		= PB0
                                 .equ	TM1637_DATA		= PB3
                                 .def	timer0_counter	= r25		;   TIM0       
                                 
                                 ;------------------------- /    ds1302
                                 
                                 .equ	PORT_DS1302		= PORTB
                                 .equ	DDR_DS1302		= DDRB
                                 .equ	PIN_DS1302		= PINB
                                 .equ	DS1302_CE		= PB4
                                 .equ	DS1302_SCLK		= PB1
                                 .equ	DS1302_IO		= PB2
                                 .def	BYTE			= r24		;       ds1302
                                 
                                 ;------------------------- /    
                                 
                                 .equ	PORT_BUTTON_MODE= PORTD
                                 .equ	DDR_BUTTON_MODE	= DDRD
                                 .equ	PIN_BUTTON_MODE	= PIND
                                 .equ	BUTTON_MODE		= PD2
                                 
                                 .equ	PORT_BUTTON_SET	= PORTD
                                 .equ	DDR_BUTTON_SET	= DDRD
                                 .equ	PIN_BUTTON_SET	= PIND
                                 .equ	BUTTON_SET		= PD3
                                 
                                 ;-------------------------   
                                 
                                 .dseg							;   
                                 	.org	0x60				;    
                                 
                                 ;-------------------------  
                                 
000060                           double_point:	.byte	1		;     
000061                           clock_mode:		.byte	1		;    ( == 0,  == 1,  == 2)
000062                           mode:			.byte	1		;   ,   
                                 								; (   == 0,  == 1,  == 2,  == 3,  == 4,  == 5)
                                 
                                 ;-------------------------       DS1302
                                 
000063                           bcd_minutes:	.byte	1		;
000064                           bcd_hours:		.byte	1		;
000065                           bcd_day:		.byte	1		;
000066                           bcd_month:		.byte	1		;
000067                           bcd_year:		.byte	1		;
                                 
                                 ;-------------------------       TM1637  
                                 
000068                           tm_h1:			.byte	1		;
000069                           tm_h2:			.byte	1		;
                                 
00006a                           tm_m1:			.byte	1		;
00006b                           tm_m2:			.byte	1		;
                                 
00006c                           tm_d1:			.byte	1		;
00006d                           tm_d2:			.byte	1		;
                                 
00006e                           tm_mt1:			.byte	1
00006f                           tm_mt2:			.byte	1
                                 
000070                           tm_y1:			.byte	1		;
000071                           tm_y2:			.byte	1		;
000072                           tm_y3:			.byte	1		;
000073                           tm_y4:			.byte	1		;
                                 
                                 
                                 ;-------------------------   
                                 
                                 .cseg		 					;    
                                 	.org	0					;     
                                 
                                 start:	
                                 
                                 .include "interrupts_vector.asm"
                                 
                                 ;				  
                                 ;========================================================		
                                 
000000 c0e1                      	rjmp	init	;    
000001 c011                      	rjmp	_INT0	;   0
000002 c05a                      	rjmp	_INT1	;   1
000003 9518                      	reti			;     T1
000004 c073                      	rjmp 	_TIM1	;    T1
000005 9518                      	reti			;    T1
000006 9518                      	reti			;    T0
000007 9518                      	reti			;  UART  
000008 9518                      	reti			;  UART   
000009 9518                      	reti			;  UART  
00000a 9518                      	reti			;   
00000b 9518                      	reti			;      
00000c 9518                      	reti			; / 1.  B 
00000d c0b0                      	rjmp 	_TIM0	; / 0.  A
00000e 9518                      	reti			; / 0.  B 
00000f 9518                      	reti			; USI  
000010 9518                      	reti			; USI 
000011 9518                      	reti			; EEPROM 
                                 .include "interrupts.asm"
000012 9518                      
                                 ;         
                                 ;========================================================
                                 
                                 ;--------------------------     Mode
                                 
                                 _INT0:
000013 931f                      	push	r17
000014 930f                      	push	r16
                                 
                                 	_INT0_wait_release:
000015 d2e8                      		rcall	MCU_wait_50ms
000016 9b82                      		sbis	PIND, PD2
000017 cffd                      		rjmp	_INT0_wait_release
                                 
000018 d139                      	rcall	DS1302_read_package_data
                                 
                                 
000019 e010                      	ldi		r17, 0x00
00001a 9310 0061                 	sts		clock_mode, r17
                                 
                                 	;--------------------------   mode
                                 
00001c 9110 0062                 	lds		r17, mode
00001e 9513                      	inc		r17
                                 
                                 	;--------------------------   mode
                                 
00001f 3011                      	cpi		r17, 0x01
000020 f111                      	breq	_INT0_mode_1
                                 
000021 3012                      	cpi		r17, 0x02
000022 f169                      	breq	_INT0_mode_2
                                 
000023 3013                      	cpi		r17, 0x03
000024 f171                      	breq	_INT0_mode_3
                                 
000025 3014                      	cpi		r17, 0x04
000026 f171                      	breq	_INT0_mode_4
                                 
000027 3015                      	cpi		r17, 0x05
000028 f171                      	breq	_INT0_mode_5
                                 
000029 3016                      	cpi		r17, 0x06
00002a f408                      	brsh	_INT0_mode_0
                                 
00002b c02c                      	rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 0
                                 
                                 	_INT0_mode_0:
00002c d167                      		rcall	DS1302_clock_on
00002d d0a8                      		rcall	tim0_on
00002e d1c7                      		rcall	TM1637_display_time
                                 
                                 		;-------------------------     ,     ,     .
                                 		;------------------------- :  31 ,  9  (   30 ).    
                                 		;------------------------- mode == 0  30 !
                                 
00002f 9110 0065                 		lds		r17, bcd_day
000031 d289                      		rcall	bcd8bin
000032 2f01                      		mov		r16, r17
000033 d2a4                      		rcall	get_max_day
000034 1701                      		cp		r16, r17
000035 f038                      		brlo	_INT0_mode_0_end
000036 e886                      		ldi		BYTE, 0x86
000037 d0e6                      		rcall	DS1302_send_start
000038 d0ed                      		rcall	DS1302_send_byte
000039 2f81                      		mov		BYTE, r17
00003a d270                      		rcall	bin8bcd
00003b d0ea                      		rcall	DS1302_send_byte
00003c d0e4                      		rcall	DS1302_send_stop
                                 
                                 		_INT0_mode_0_end:
00003d ee14                      			ldi		r17, high(kdel2)	;    60 .
00003e bd1b                      			out		OCR1AH, r17			 
00003f ee11                      			ldi		r17, low(kdel2)		 
000040 bd1a                      			out		OCR1AL, r17	
                                 
000041 e010                      			ldi		r17, 0x00
                                 
000042 c015                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 1
                                 
                                 	_INT0_mode_1:
000043 d099                      		rcall	tim0_off
000044 d156                      		rcall	DS1302_clock_off
000045 d1b0                      		rcall	TM1637_display_time
000046 d199                      		rcall	TM1637_set_double_point
                                 
000047 e001                      		ldi		r16, high(kdel1)	;    0,5 .,   ,      mode 1 - mode 5
000048 bd0b                      		out		OCR1AH, r16 
000049 ee07                      		ldi		r16, low(kdel1)		 
00004a bd0a                      		out		OCR1AL, r16
00004b e001                      		ldi		r16, high(kdel1)	;   
00004c bd0d                      		out		TCNT1H, r16
00004d ed0d                      		ldi		r16, low(kdel1-10)
00004e bd0c                      		out		TCNT1L, r16
                                 
00004f c008                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 2
                                 
                                 	_INT0_mode_2:
000050 d1a5                      		rcall	TM1637_display_time
000051 d18e                      		rcall	TM1637_set_double_point
                                 
000052 c005                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 3
                                 
                                 	_INT0_mode_3:
000053 d1ac                      		rcall	TM1637_display_date
                                 
000054 c003                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 4
                                 
                                 	_INT0_mode_4:
000055 d1aa                      		rcall	TM1637_display_date
                                 
000056 c001                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 5
                                 
                                 	_INT0_mode_5:
000057 d1b2                      		rcall	TM1637_display_year
                                 
                                 	_INT0_end:
000058 9310 0062                 		sts		mode, r17
00005a 910f                      		pop		r16
00005b 911f                      		pop		r17
                                 
00005c 9518                      	reti
                                 
                                 ;--------------------------     Clock mode \ Set
                                 
                                 _INT1:
00005d 931f                      	push	r17
                                 
                                 	_INT1_wait_release:
00005e d29f                      		rcall	MCU_wait_50ms
00005f 9b83                      		sbis	PIND, PD3
000060 cffd                      		rjmp	_INT1_wait_release
                                 
                                 
000061 d07b                      	rcall	tim0_off
                                 
000062 9110 0062                 	lds		r17, mode
000064 3010                      	cpi		r17, 0x00
000065 f011                      	breq	_INT1_clock_mode_pressed
                                 
                                 	;--------------------------  Set
                                 
                                 	_INT1_set_pressed:
000066 d201                      		rcall	inc_circle
                                 
000067 c00e                      		rjmp	_INT1_end
                                 
                                 	;--------------------------  Clock mode
                                 
                                 	_INT1_clock_mode_pressed:
000068 9110 0061                 		lds		r17, clock_mode
00006a 9513                      		inc		r17
                                 
00006b 3013                      		cpi		r17, 0x03
00006c f408                      		brsh	_INT1_reset_clock_mode
00006d c002                      		rjmp	_INT1_1
                                 
                                 		_INT1_reset_clock_mode:
00006e d067                      			rcall	tim0_on
00006f e010                      			ldi		r17, 0x00
                                 
                                 		_INT1_1:
000070 9310 0061                 			sts		clock_mode, r17
                                 
                                 			;--------------------------    
                                 			
000072 ee14                      			ldi		r17, high(kdel2)
000073 bd1d                      			out		TCNT1H, r17
000074 ed17                      			ldi		r17, low(kdel2-10)
000075 bd1c                      			out		TCNT1L, r17
                                 
                                 
                                 	_INT1_end:
000076 911f                      		pop		r17
                                 
000077 9518                      	reti
                                 	
                                 ;--------------------------   T1	
                                 
                                 
                                 _TIM1:		
000078 931f                      	push	r17
000079 932f                      	push	r18
00007a 933f                      	push	r19
                                 	
00007b 9110 0062                 	lds		r17, mode
00007d 3010                      	cpi		r17, 0x00
00007e f051                      	breq	rcall_TIM1_mode_0
                                 
00007f 3011                      	cpi		r17, 0x01
000080 f0b9                      	breq	rcall_TIM1_mode_1
                                 
000081 3012                      	cpi		r17, 0x02
000082 f0e1                      	breq	rcall_TIM1_mode_2
                                 
000083 3013                      	cpi		r17, 0x03
000084 f109                      	breq	rcall_TIM1_mode_3
                                 
000085 3014                      	cpi		r17, 0x04
000086 f131                      	breq	rcall_TIM1_mode_4
                                 
000087 3015                      	cpi		r17, 0x05
000088 f159                      	breq	rcall_TIM1_mode_5
                                 
                                 	;-------------------------- MODE 0
                                 
                                 	rcall_TIM1_mode_0:
                                 
                                 		;--------------------------    ds1302 
                                 
000089 d0c8                      		rcall	DS1302_read_package_data
                                 
00008a 9110 0061                 		lds		r17, clock_mode
                                 
00008c 3011                      		cpi		r17, 0x01
00008d f021                      		breq	_TIM1_date_mode
                                 
00008e 3012                      		cpi		r17, 0x02
00008f f021                      		breq	_TIM1_year_mode
                                 
                                 		_TIM1_time_mode:
000090 d165                      			rcall	TM1637_display_time
000091 c003                      			rjmp	_TIM1_mode_0_reset_counter_end
                                 
                                 		_TIM1_date_mode:
000092 d16d                      			rcall	TM1637_display_date
000093 c001                      			rjmp	_TIM1_mode_0_reset_counter_end
                                 
                                 		_TIM1_year_mode:
000094 d175                      			rcall	TM1637_display_year
                                 
                                 		_TIM1_mode_0_reset_counter_end:
000095 e010                      			ldi		r17, 0x00
                                 
                                 		_TIM1_mode_0_end:
000096 d10b                      			rcall	TM1637_display
                                 
000097 c022                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 1
                                 
                                 	rcall_TIM1_mode_1:
000098 9120 0068                 		lds		r18, tm_h1
00009a 9130 0069                 		lds		r19, tm_h2
00009c e011                      		ldi		r17, 0x01
00009d d176                      		rcall	TM1637_blink_pair
                                 
00009e c01b                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 2
                                 
                                 	rcall_TIM1_mode_2:
00009f 9120 006a                 		lds		r18, tm_m1
0000a1 9130 006b                 		lds		r19, tm_m2
0000a3 e012                      		ldi		r17, 0x02
0000a4 d16f                      		rcall	TM1637_blink_pair
                                 
0000a5 c014                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 3
                                 
                                 	rcall_TIM1_mode_3:
0000a6 9120 006c                 		lds		r18, tm_d1
0000a8 9130 006d                 		lds		r19, tm_d2
0000aa e011                      		ldi		r17, 0x01
0000ab d168                      		rcall	TM1637_blink_pair
                                 
0000ac c00d                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 4
                                 
                                 	rcall_TIM1_mode_4:
0000ad 9120 006e                 		lds		r18, tm_mt1
0000af 9130 006f                 		lds		r19, tm_mt2
0000b1 e012                      		ldi		r17, 0x02
0000b2 d161                      		rcall	TM1637_blink_pair
                                 
0000b3 c006                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 5
                                 
                                 	rcall_TIM1_mode_5:
0000b4 9120 0072                 		lds		r18, tm_y3
0000b6 9130 0073                 		lds		r19, tm_y4
0000b8 e013                      		ldi		r17, 0x03
0000b9 d15a                      		rcall	TM1637_blink_pair
                                 
                                 
                                 	_TIM1_end:
0000ba 913f                      		pop		r19
0000bb 912f                      		pop		r18
0000bc 911f                      		pop		r17
                                 		
0000bd 9518                      	reti
                                 	
                                 ;--------------------------   T0
                                 
                                 _TIM0:
0000be 931f                      	push	r17
0000bf 938f                      	push	BYTE
                                 
0000c0 9593                      	inc		timer0_counter
0000c1 3093                      	cpi		timer0_counter, 0x03
0000c2 f481                      	brne	_TIM0_end
                                 
0000c3 2799                      	clr		timer0_counter
                                 
                                 	;--------------------------    .    2-   ,   !!!
                                 
0000c4 d110                      	rcall	TM1637_start
0000c5 e484                      	ldi		BYTE, 0x44
0000c6 d0f2                      	rcall	TM1637_send_byte
0000c7 d112                      	rcall	TM1637_stop
                                 
0000c8 d10c                      	rcall	TM1637_start
0000c9 ec81                      	ldi		BYTE, 0xC1
0000ca d0ee                      	rcall	TM1637_send_byte
0000cb 9180 0069                 	lds		BYTE, tm_h2
0000cd e810                      	ldi		r17, 0x80
0000ce 2781                      	eor		BYTE, r17
0000cf 9380 0069                 	sts		tm_h2, BYTE
0000d1 d0e7                      	rcall	TM1637_send_byte
0000d2 d107                      	rcall	TM1637_stop
                                 
                                 	_TIM0_end:
0000d3 918f                      		pop		BYTE
0000d4 911f                      		pop		r17
                                 
0000d5 9518                      	reti
                                 
                                 
                                 tim0_on:
0000d6 931f                      	push	r17
0000d7 e012                      	ldi		r17, (1 << WGM01)							 ;     
0000d8 bf10                      	out		TCCR0A, r17
0000d9 e015                      	ldi		r17, (1 << CS02) | (0 << CS01) | (1 << CS00) ;   = 1024 
0000da bf13                      	out		TCCR0B, r17
0000db 911f                      	pop		r17
                                 
0000dc 9508                      	ret
                                 
                                 tim0_off:
0000dd 931f                      	push	r17
0000de e010                      	ldi		r17, (0 << CS02) | (0 << CS01) | (0 << CS00) ;   = 1024 
0000df bf13                      	out		TCCR0B, r17
0000e0 911f                      	pop		r17
                                 
                                 .include "initialization.asm"
0000e1 9508                      
                                 ;				  
                                 ;========================================================
                                 
                                 init:
                                 
                                 	;--------------------------  
                                 	
0000e2 ed1f                      	ldi		r17, RAMEND			;     
0000e3 bf1d                      	out		SPL, r17			;     
                                 
                                 	;---------------------------  
                                 
0000e4 e810                      	ldi 	r17, 0x80			;  
0000e5 b918                      	out		ACSR, r17
                                 
                                 	;--------------------------   
                                 
0000e6 e810                      	ldi		r17, 0x80		    ;   $80   temp
0000e7 bd16                      	out		CLKPR, r17			;    CLKPR
0000e8 e013                      	ldi		r17, 0x03			;  0   temp
0000e9 bd16                      	out		CLKPR, r17			;     CLKPR
                                 
                                 	;--------------------------     
                                 
0000ea ef1f                      	ser		r17
0000eb bb1b                      	out		PORTA, r17
0000ec bb18                      	out		PORTB, r17
0000ed bb12                      	out		PORTD, r17
                                 
0000ee 2711                      	clr		r17
0000ef bb1a                      	out		DDRA, r17
0000f0 bb17                      	out		DDRB, r17
0000f1 bb11                      	out		DDRD, r17
                                 
                                 	;--------------------------      TM1367
                                 
0000f2 9ab8                      	sbi		DDRB, TM1637_CLK
0000f3 9abb                      	sbi		DDRB, TM1637_DATA
                                 
                                 	;--------------------------      DS1302
                                 
0000f4 9abc                      	sbi		DDR_DS1302, DS1302_CE
0000f5 9ab9                      	sbi		DDR_DS1302, DS1302_SCLK
                                 
                                 	;-------------------------  DS1302_DAT       ds1302
                                 
                                 	;--------------------------     
                                 
0000f6 988a                      	cbi		DDR_BUTTON_MODE, BUTTON_MODE
                                 	;sbi		PORT_BUTTON_MODE, BUTTON_MODE
                                 
0000f7 988b                      	cbi		DDR_BUTTON_SET, BUTTON_SET
0000f8 9a93                      	sbi		PORT_BUTTON_SET, BUTTON_SET
                                 
                                 	;--------------------------  
                                 
0000f9 e01d                      	ldi		r17, (1 << WGM12) | (1 << CS12) | (0 << CS11) | (1 << CS10) ;    (,  = 1024) 
0000fa bd1e                      	out		TCCR1B, r17
0000fb ee14                      	ldi		r17, high(kdel2)	;    
0000fc bd1b                      	out		OCR1AH, r17			;     .
0000fd ee11                      	ldi		r17, low(kdel2)		;    
0000fe bd1a                      	out		OCR1AL, r17			;     .
                                 
0000ff dfd6                      	rcall	tim0_on
000100 ee19                      	ldi		r17, kdel3
000101 bf16                      	out		OCR0A, r17
                                 
                                 	;---------------------------    
                                 		
000102 e411                      	ldi 	r17, (1 << OCIE1A) | (1 << OCIE0A)
000103 bf19                      	out		TIMSK, r17
                                 
                                 	;---------------------------   INT0  INT1   
                                 
000104 e010                      	ldi		r17, (0 << ISC00) | (0 << ISC01) | (0 << ISC10) | (0 << ISC11)
000105 bf15                      	out		MCUCR, r17
                                 
000106 ec10                      	ldi		r17, (1 << INT0) | (1 << INT1)
000107 bf1b                      	out		GIMSK, r17
                                 
                                 	;--------------------------   
                                 
000108 2711                      	clr		r17
000109 2f91                      	mov		timer0_counter, r17
00010a 9310 0062                 	sts		mode, r17
00010c 9310 0061                 	sts		clock_mode, r17
                                 
00010e 9478                      	sei							;  
                                 
                                 	;--------------------------      
                                 
00010f e51b                      	ldi		r17, 0b01011011	; 2
000110 9310 0070                 	sts		tm_y1, r17
000112 e31f                      	ldi		r17, 0b00111111	; 0
000113 9310 0071                 	sts		tm_y2, r17
                                 
                                 	;--------------------------    
                                 
000115 df62                      	rcall	_TIM1
000116 df61                      	rcall	_TIM1
                                 
                                 	main:		
000117 cfff                      		rjmp	main			;   
                                 
                                 ;--------------------------     
                                 
000118 1c1f
000119 1e1f
00011a 1e1f
00011b 1f1f
00011c 1f1e
00011d 1f1e                      max_day_in_month:	.db		31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31
                                 
                                 .include "ds1302.asm"
                                 
                                 ;            
                                 ;========================================================
                                 
                                 DS1302_send_start:
00011e 9ac4                      	sbi		PORT_DS1302, DS1302_CE
00011f d1d8                      	rcall	MCU_wait_10mks
                                 
000120 9508                      	ret
                                 
                                 DS1302_send_stop:
000121 98c1                      	cbi		PORT_DS1302, DS1302_SCLK
000122 98c2                      	cbi		PORT_DS1302, DS1302_IO
000123 98c4                      	cbi		PORT_DS1302, DS1302_CE
                                 
000124 d1d3                      	rcall	MCU_wait_10mks
                                 
000125 9508                      	ret
                                 
                                 ;========================================================
                                 ;           BYTE
                                 ;========================================================
                                 
                                 DS1302_send_byte:
000126 931f                      	push	r17
000127 938f                      	push	BYTE
                                 
                                 	;-------------------------  DAT  
                                 
000128 9aba                      	sbi		DDR_DS1302, DS1302_IO
000129 98c2                      	cbi		PORT_DS1302, DS1302_IO
                                 
                                 	;-------------------------  
                                 
00012a e010                      	ldi		r17, 0x00		
                                 
                                 	;-------------------------  
                                 
                                 	DS1302_while_send:
00012b 3018                      		cpi		r17, 0x08
00012c f458                      		brsh	DS1302_while_send_end
                                 
00012d 98c1                      		cbi		PORT_DS1302, DS1302_SCLK
00012e d1c9                      		rcall	MCU_wait_10mks
                                 
00012f 9586                      		lsr		BYTE			
000130 f410                      		brcc	DS1302_cbi_send_bit
                                 			
                                 		DS1302_sbi_send_bit:
000131 9ac2                      			sbi		PORT_DS1302, DS1302_IO
000132 c001                      			rjmp	DS1302_while_send_bit
                                 
                                 		DS1302_cbi_send_bit:
000133 98c2                      			cbi		PORT_DS1302, DS1302_IO
                                 
                                 		DS1302_while_send_bit:
                                 
                                 			;-------------------------  
                                 
000134 9ac1                      			sbi		PORT_DS1302, DS1302_SCLK
000135 d1c2                      			rcall	MCU_wait_10mks
                                 
000136 9513                      			inc		r17
                                 
000137 cff3                      		rjmp	DS1302_while_send
                                 
                                 	;-------------------------   
                                 
                                 	DS1302_while_send_end:
000138 918f                      		pop		BYTE
000139 911f                      		pop		r17
                                 
00013a 9508                      	ret
                                 
                                 ;========================================================
                                 ;        ,    BYTE
                                 ;========================================================
                                 
                                 DS1302_transmit_byte:
00013b 931f                      	push	r17
                                 
                                 	;-------------------------  DAT  
                                 
00013c 98c2                      	cbi		PORT_DS1302, DS1302_IO
00013d 98ba                      	cbi		DDR_DS1302, DS1302_IO
                                 
                                 	;-------------------------  
                                 
00013e e010                      	ldi		r17, 0x00
00013f e080                      	ldi		BYTE, 0x00
                                 
                                 	;-------------------------  
                                 
                                 	DS1302_while_transmit:
000140 3017                      		cpi		r17, 0x07
000141 f430                      		brsh	DS1302_while_transmit_end
                                 
000142 d008                      		rcall	DS1302_transmit_byte_write_bit
                                 
000143 9586                      		lsr		BYTE
000144 9ac1                      		sbi		PORT_DS1302, DS1302_SCLK
000145 d1b2                      		rcall	MCU_wait_10mks
                                 
000146 9513                      		inc		r17
000147 cff8                      		rjmp	DS1302_while_transmit
                                 
                                 	;-------------------------   
                                 
                                 	DS1302_while_transmit_end:
000148 d002                      		rcall	DS1302_transmit_byte_write_bit
000149 911f                      		pop		r17
                                 
00014a 9508                      	ret
                                 
                                 DS1302_transmit_byte_write_bit:
00014b 98c1                      	cbi		PORT_DS1302, DS1302_SCLK
00014c d1ab                      	rcall	MCU_wait_10mks
00014d 99b2                      	sbic	PIN_DS1302, DS1302_IO
00014e 6880                      	ori		BYTE, 0x80
00014f 9bb2                      	sbis	PIN_DS1302, DS1302_IO
000150 778f                      	andi	BYTE, 0x7f
                                 
000151 9508                      	ret
                                 ;========================================================
                                 ;			   ds1302 
                                 ;========================================================
                                 
                                 DS1302_read_package_data:
000152 931f                      	push	r17
000153 93ff                      	push	ZH
000154 93ef                      	push	ZL
000155 93df                      	push	YH
000156 93cf                      	push	YL
000157 93bf                      	push	XH
000158 93af                      	push	XL
                                 
                                 	;------------------------- 
                                 
000159 e883                      	ldi		BYTE, 0x83
00015a e0b0                      	ldi		XH, high(bcd_minutes)		
00015b e6a3                      	ldi		XL, low(bcd_minutes)
00015c e0d0                      	ldi		YH, high(tm_m1)		
00015d e6ca                      	ldi		YL, low(tm_m1)
00015e e0f0                      	ldi		ZH, high(tm_m2)		
00015f e6eb                      	ldi		ZL, low(tm_m2)
                                 
000160 d02d                      	rcall	DS1302_read_package_data_ext
                                 
                                 	;------------------------- 
                                 
000161 e885                      	ldi		BYTE, 0x85
000162 e0b0                      	ldi		XH, high(bcd_hours)		
000163 e6a4                      	ldi		XL, low(bcd_hours)
000164 e0d0                      	ldi		YH, high(tm_h1)		
000165 e6c8                      	ldi		YL, low(tm_h1)
000166 e0f0                      	ldi		ZH, high(tm_h2)		
000167 e6e9                      	ldi		ZL, low(tm_h2)
                                 
000168 d025                      	rcall	DS1302_read_package_data_ext
                                 
                                 	;------------------------- 
                                 
000169 e887                      	ldi		BYTE, 0x87
00016a e0b0                      	ldi		XH, high(bcd_day)		
00016b e6a5                      	ldi		XL, low(bcd_day)
00016c e0d0                      	ldi		YH, high(tm_d1)		
00016d e6cc                      	ldi		YL, low(tm_d1)
00016e e0f0                      	ldi		ZH, high(tm_d2)		
00016f e6ed                      	ldi		ZL, low(tm_d2)
                                 
000170 d01d                      	rcall	DS1302_read_package_data_ext
                                 
                                 	;------------------------- 
                                 
000171 e889                      	ldi		BYTE, 0x89
000172 e0b0                      	ldi		XH, high(bcd_month)		
000173 e6a6                      	ldi		XL, low(bcd_month)
000174 e0d0                      	ldi		YH, high(tm_mt1)		
000175 e6ce                      	ldi		YL, low(tm_mt1)
000176 e0f0                      	ldi		ZH, high(tm_mt2)		
000177 e6ef                      	ldi		ZL, low(tm_mt2)
                                 
000178 d015                      	rcall	DS1302_read_package_data_ext
                                 
                                 	;------------------------- 
                                 
000179 e88d                      	ldi		BYTE, 0x8D
00017a e0b0                      	ldi		XH, high(bcd_year)		
00017b e6a7                      	ldi		XL, low(bcd_year)
00017c e0d0                      	ldi		YH, high(tm_y3)		
00017d e7c2                      	ldi		YL, low(tm_y3)
00017e e0f0                      	ldi		ZH, high(tm_y4)		
00017f e7e3                      	ldi		ZL, low(tm_y4)
                                 
000180 d00d                      	rcall	DS1302_read_package_data_ext
                                 
000181 91af                      	pop		XL
000182 91bf                      	pop		XH
000183 91cf                      	pop		YL
000184 91df                      	pop		YH
000185 91ef                      	pop		ZL
000186 91ff                      	pop		ZH
000187 911f                      	pop		r17
                                 
000188 9508                      	ret
                                 
                                 DS1302_read_package_data_f1:
000189 df94                      	rcall	DS1302_send_start
00018a df9b                      	rcall	DS1302_send_byte
00018b dfaf                      	rcall	DS1302_transmit_byte
00018c df94                      	rcall	DS1302_send_stop
                                 
00018d 9508                      	ret
                                 
                                 ;========================================================
                                 ;			   ds1302.
                                 ;	   ds1302   BYTE.
                                 ;	   ds1302     X.
                                 ;	    TM1367  
                                 ;	   Y ( ) 
                                 ;	 Z ( ).
                                 ;========================================================
                                 
                                 DS1302_read_package_data_ext:
00018e dffa                      	rcall	DS1302_read_package_data_f1
00018f 938c                      	st		X, BYTE
                                 
000190 d0a0                      	rcall	conv_ds1302_to_tm1637
000191 8308                      	st		Y, r16
                                 
000192 82f0                      	st		Z, r15
                                 
000193 9508                      	ret
                                 
                                 ;========================================================
                                 ;        \ 
                                 ;========================================================
                                 
                                 DS1302_clock_on:
000194 df89                      	rcall	DS1302_send_start
000195 e880                      	ldi		BYTE, 0x80
000196 df8f                      	rcall	DS1302_send_byte
000197 e080                      	ldi		BYTE, 0x00
000198 df8d                      	rcall	DS1302_send_byte
000199 df87                      	rcall	DS1302_send_stop
                                 
00019a 9508                      	ret
                                 
                                 DS1302_clock_off:
00019b df82                      	rcall	DS1302_send_start
00019c e880                      	ldi		BYTE, 0x80
00019d df88                      	rcall	DS1302_send_byte
00019e e880                      	ldi		BYTE, 0x80
00019f df86                      	rcall	DS1302_send_byte
0001a0 df80                      	rcall	DS1302_send_stop
                                 
0001a1 9508                      	ret
                                 .include "tm1637.asm"
                                 
                                 ;				  
                                 ;========================================================	
                                 
                                 TM1637_display:
0001a2 938f                      	push	BYTE
                                 
                                 	;-------------------------     
                                 
0001a3 d031                      	rcall	TM1637_start
0001a4 e480                      	ldi		BYTE, 0x40					
0001a5 d013                      	rcall	TM1637_send_byte
0001a6 d033                      	rcall	TM1637_stop
                                 
                                 	;-------------------------   
                                 
0001a7 d02d                      	rcall	TM1637_start
0001a8 ec80                      	ldi		BYTE, 0xC0
0001a9 d00f                      	rcall	TM1637_send_byte
                                 
                                 	;-------------------------      
                                 
0001aa 2f84                      	mov		BYTE, TM1637_char1
0001ab d00d                      	rcall	TM1637_send_byte
                                 
0001ac 2f85                      	mov		BYTE, TM1637_char2
0001ad d00b                      	rcall	TM1637_send_byte
                                 
0001ae 2f86                      	mov		BYTE, TM1637_char3
0001af d009                      	rcall	TM1637_send_byte
                                 
0001b0 2f87                      	mov		BYTE, TM1637_char4
0001b1 d007                      	rcall	TM1637_send_byte
                                 
0001b2 d027                      	rcall	TM1637_stop
                                 
                                 	;-------------------------   
                                 
0001b3 d021                      	rcall	TM1637_start
0001b4 e88f                      	ldi		BYTE, 0x8f
0001b5 d003                      	rcall	TM1637_send_byte
0001b6 d023                      	rcall	TM1637_stop
                                 
0001b7 918f                      	pop		BYTE
                                 
0001b8 9508                      	ret
                                 
                                 ;========================================================
                                 ;			    BYTE
                                 ;========================================================
                                 
                                 TM1637_send_byte:
0001b9 931f                      	push	r17
0001ba 938f                      	push	BYTE
                                 
                                 	;-------------------------  
                                 
0001bb e010                      	ldi		r17, 0x00	
                                 
                                 	;-------------------------  
                                 
                                 	TM1637_while_send:
0001bc 3018                      		cpi		r17, 0x08
0001bd f470                      		brsh	TM1637_wait_ACK
                                 
0001be 98c0                      		cbi		PORT_TM1367, TM1637_CLK
                                 
0001bf 9586                      		lsr		BYTE
0001c0 f410                      		brcc	TM1637_cbi_send_bit
                                 
                                 		TM1637_sbi_send_bit:
0001c1 9ac3                      			sbi		PORT_TM1367, TM1637_DATA
0001c2 c001                      			rjmp	TM1637_while_send_bit
                                 
                                 		TM1637_cbi_send_bit:
0001c3 98c3                      			cbi		PORT_TM1367, TM1637_DATA 
                                 
                                 		TM1637_while_send_bit:
                                 
                                 			;-------------------------  
                                 
0001c4 0000                      			nop
0001c5 9ac0                      			sbi		PORT_TM1367, TM1637_CLK                    
0001c6 0000                      			nop
                                 
0001c7 9513                      			inc		r17
                                 
0001c8 98c0                      			cbi		PORT_TM1367, TM1637_CLK
0001c9 0000                      			nop
0001ca 98c3                      			cbi		PORT_TM1367, TM1637_DATA
0001cb cff0                      			rjmp	TM1637_while_send
                                 
                                 	;-------------------------   
                                 
                                 	TM1637_wait_ACK:
0001cc 99b3                      		sbic	PIN_TM1367, TM1637_DATA
0001cd cffe                      		rjmp	TM1637_wait_ACK          
                                     
0001ce 9abb                      		sbi		DDR_TM1367, TM1637_DATA
0001cf 9ac0                      		sbi		PORT_TM1367, TM1637_CLK
0001d0 0000                      		nop
0001d1 98c0                      		cbi		PORT_TM1367, TM1637_CLK
                                 
0001d2 918f                      		pop		BYTE
0001d3 911f                      		pop		r17
                                 
0001d4 9508                      	ret
                                 
                                 ;========================================================
                                 ;            
                                 ;========================================================
                                 
                                 TM1637_start:
0001d5 9ac0                      	sbi		PORT_TM1367, TM1637_CLK
0001d6 9ac3                      	sbi		PORT_TM1367, TM1637_DATA
0001d7 0000                      	nop
0001d8 98c3                      	cbi		PORT_TM1367, TM1637_DATA
                                 
0001d9 9508                      	ret
                                 
                                 TM1637_stop:
0001da 98c0                      	cbi		PORT_TM1367, TM1637_CLK
0001db 98c3                      	cbi		PORT_TM1367, TM1637_DATA
0001dc 0000                      	nop
0001dd 9ac0                      	sbi		PORT_TM1367, TM1637_CLK
0001de 9ac3                      	sbi		PORT_TM1367, TM1637_DATA
                                 
0001df 9508                      	ret
                                 
                                 ;========================================================
                                 ;          
                                 ;========================================================
                                 
                                 TM1637_set_double_point:
0001e0 931f                      	push	r17
0001e1 e011                      	ldi		r17, 0x01
0001e2 9310 0060                 	sts		double_point, r17
0001e4 6850                      	ori		TM1637_char2, 0x80
0001e5 dfbc                      	rcall	TM1637_display
0001e6 911f                      	pop		r17
                                 
0001e7 9508                      	ret
                                 
                                 TM1637_unset_double_point:
0001e8 931f                      	push	r17
0001e9 e010                      	ldi		r17, 0x00
0001ea 9310 0060                 	sts		double_point, r17
0001ec 775f                      	andi	TM1637_char2, 0x7f
0001ed dfb4                      	rcall	TM1637_display
0001ee 911f                      	pop		r17
                                 
0001ef 9508                      	ret
                                 
                                 ;========================================================
                                 ;           
                                 ;========================================================
                                 
                                 TM1637_display_dash:
0001f0 e440                      	ldi		TM1637_char1, 0b01000000
0001f1 e450                      	ldi		TM1637_char2, 0b01000000
0001f2 e460                      	ldi		TM1637_char3, 0b01000000
0001f3 e470                      	ldi		TM1637_char4, 0b01000000
0001f4 dfad                      	rcall	TM1637_display
                                 
0001f5 9508                      	ret
                                 
                                 ;========================================================
                                 ;				 
                                 ;========================================================
                                 
                                 TM1637_display_time:
0001f6 9140 0068                 	lds		TM1637_char1, tm_h1
0001f8 9150 0069                 	lds		TM1637_char2, tm_h2
0001fa 9160 006a                 	lds		TM1637_char3, tm_m1
0001fc 9170 006b                 	lds		TM1637_char4, tm_m2
                                 
0001fe dfa3                      	rcall	TM1637_display
                                 
0001ff 9508                      	ret
                                 
                                 ;========================================================
                                 ;				 
                                 ;========================================================
                                 
                                 TM1637_display_date:
000200 9140 006c                 	lds		TM1637_char1, tm_d1
000202 9150 006d                 	lds		TM1637_char2, tm_d2
                                 	;ori		TM1637_char2, 0x80
000204 9160 006e                 	lds		TM1637_char3, tm_mt1
000206 9170 006f                 	lds		TM1637_char4, tm_mt2
000208 df99                      	rcall	TM1637_display
                                 
000209 9508                      	ret
                                 
                                 ;========================================================
                                 ;				 
                                 ;========================================================
                                 
                                 TM1637_display_year:
00020a 9140 0070                 	lds		TM1637_char1, tm_y1
00020c 9150 0071                 	lds		TM1637_char2, tm_y2
00020e 9160 0072                 	lds		TM1637_char3, tm_y3
000210 9170 0073                 	lds		TM1637_char4, tm_y4
000212 df8f                      	rcall	TM1637_display
                                 
000213 9508                      	ret
                                 
                                 ;========================================================
                                 ;				
                                 ;	: 
                                 ;		1-  2-  r17==1
                                 ;		3-  4-  r17==2
                                 ;		  r17==3
                                 ;
                                 ;	 1-  == r18
                                 ;	 2-  == r19
                                 ;========================================================
                                 
                                 TM1637_blink_pair:
000214 931f                      	push	r17
000215 932f                      	push	r18
000216 933f                      	push	r19
                                 
000217 3011                      	cpi		r17, 0x01
000218 f029                      	breq	TM1637_blink_pair_first
                                 
000219 3012                      	cpi		r17, 0x02
00021a f031                      	breq	TM1637_blink_pair_second
                                 
00021b 3013                      	cpi		r17, 0x03
00021c f039                      	breq	TM1637_blink_pair_third
                                 
00021d c00e                      	rjmp	TM1637_blink_pair_end
                                 
                                 	TM1637_blink_pair_first:
00021e 2742                      		eor		TM1637_char1, r18
00021f 2753                      		eor		TM1637_char2, r19
                                 
000220 c00b                      		rjmp	TM1637_blink_pair_end
                                 
                                 	TM1637_blink_pair_second:
000221 2762                      		eor		TM1637_char3, r18
000222 2773                      		eor		TM1637_char4, r19
                                 
000223 c008                      		rjmp	TM1637_blink_pair_end
                                 
                                 	TM1637_blink_pair_third:
000224 9110 0070                 		lds		r17, tm_y1
000226 2741                      		eor		TM1637_char1, r17
                                 
000227 9110 0071                 		lds		r17, tm_y2
000229 2751                      		eor		TM1637_char2, r17
                                 
00022a 2762                      		eor		TM1637_char3, r18
00022b 2773                      		eor		TM1637_char4, r19
                                 
                                 
                                 	TM1637_blink_pair_end:
00022c df75                      		rcall	TM1637_display
                                 
00022d 913f                      		pop		r19
00022e 912f                      		pop		r18
00022f 911f                      		pop		r17
                                 
000230 9508                      	ret
                                 .include "data_convertor.asm"
                                 
                                 ;		   ds1302  
                                 ;		  4-   tm1637
                                 ;		    r16:r15 
                                 ;		 -  BYTE
                                 ;========================================================
                                 
                                 conv_ds1302_to_tm1637:
000231 931f                      	push	r17
                                 
                                 	;-------------------------      r15
                                 
000232 2f18                      	mov		r17, BYTE
000233 701f                      	andi	r17, 0x0f
000234 d008                      	rcall	bin_to_tm1637_digit
000235 2ef1                      	mov		r15, r17
                                 
                                 	;-------------------------      r16
                                 
000236 2f18                      	mov		r17, BYTE
000237 7f10                      	andi	r17, 0xf0
000238 9512                      	swap	r17
000239 d003                      	rcall	bin_to_tm1637_digit
00023a 2f01                      	mov		r16, r17
00023b 911f                      	pop		r17
                                 
00023c 9508                      	ret
                                 
                                 ;-------------------------  .
                                 ;-------------------------    r17    
                                 ;-------------------------   7- ,   
                                 ;-------------------------  r17
                                 
                                 bin_to_tm1637_digit:
00023d 3010                      	cpi		r17, 0x00
00023e f099                      	breq	_d0
00023f 3011                      	cpi		r17, 0x01
000240 f099                      	breq	_d1
000241 3012                      	cpi		r17, 0x02
000242 f099                      	breq	_d2
000243 3013                      	cpi		r17, 0x03
000244 f099                      	breq	_d3
000245 3014                      	cpi		r17, 0x04
000246 f099                      	breq	_d4
000247 3015                      	cpi		r17, 0x05
000248 f099                      	breq	_d5
000249 3016                      	cpi		r17, 0x06
00024a f099                      	breq	_d6
00024b 3017                      	cpi		r17, 0x07
00024c f099                      	breq	_d7
00024d 3018                      	cpi		r17, 0x08
00024e f099                      	breq	_d8
00024f 3019                      	cpi		r17, 0x09
000250 f099                      	breq	_d9
                                 
000251 c014                      	rjmp	_dx
                                 
                                 	;-------------------------    0..9
                                 
                                 	_d0:
000252 e31f                      		ldi		r17, 0b00111111
000253 c013                      		rjmp	bin_to_tm1637_digit_end
                                 	_d1:
000254 e016                      		ldi		r17, 0b00000110
000255 c011                      		rjmp	bin_to_tm1637_digit_end
                                 	_d2:
000256 e51b                      		ldi		r17, 0b01011011
000257 c00f                      		rjmp	bin_to_tm1637_digit_end
                                 	_d3:
000258 e41f                      		ldi		r17, 0b01001111
000259 c00d                      		rjmp	bin_to_tm1637_digit_end
                                 	_d4:
00025a e616                      		ldi		r17, 0b01100110
00025b c00b                      		rjmp	bin_to_tm1637_digit_end
                                 	_d5:
00025c e61d                      		ldi		r17, 0b01101101
00025d c009                      		rjmp	bin_to_tm1637_digit_end
                                 	_d6:
00025e e71d                      		ldi		r17, 0b01111101
00025f c007                      		rjmp	bin_to_tm1637_digit_end
                                 	_d7:
000260 e017                      		ldi		r17, 0b00000111
000261 c005                      		rjmp	bin_to_tm1637_digit_end
                                 	_d8:
000262 e71f                      		ldi		r17, 0b01111111
000263 c003                      		rjmp	bin_to_tm1637_digit_end
                                 	_d9:
000264 e61f                      		ldi		r17, 0b01101111
000265 c001                      		rjmp	bin_to_tm1637_digit_end
                                 	_dx:
000266 e419                      		ldi		r17, 0b01001001
                                 	
                                 	bin_to_tm1637_digit_end:
                                 
000267 9508                      	ret
                                 
                                 ;========================================================
                                 ;	    
                                 ;========================================================
                                 
                                 inc_circle:
000268 931f                      	push	r17
000269 932f                      	push	r18
00026a 933f                      	push	r19
                                 
00026b 9110 0062                 	lds		r17, mode
                                 
                                 	;--------------------------   mode
                                 
00026d 3011                      	cpi		r17, 0x01
00026e f049                      	breq	inc_circle_hour
                                 
00026f 3012                      	cpi		r17, 0x02
000270 f089                      	breq	inc_circle_minutes
                                 
000271 3013                      	cpi		r17, 0x03
000272 f0c9                      	breq	inc_circle_day
                                 
000273 3014                      	cpi		r17, 0x04
000274 f111                      	breq	inc_circle_month
                                 
000275 3015                      	cpi		r17, 0x05
000276 f149                      	breq	inc_circle_year
                                 
000277 c02f                      	rjmp	inc_circle_end
                                 
                                 	;-------------------------- 
                                 
                                 	inc_circle_hour:
000278 e0b0                      		ldi		XH, high(bcd_hours)		
000279 e6a4                      		ldi		XL, low(bcd_hours)
00027a e030                      		ldi		r19, 0
00027b e128                      		ldi		r18, 24
00027c e884                      		ldi		BYTE, 0x84
00027d e0f1                      		ldi		ZH, high(TM1637_display_time)
00027e efe6                      		ldi		ZL, low(TM1637_display_time)
                                 
00027f d046                      		rcall	inc_circle_ext
000280 df5f                      		rcall	TM1637_set_double_point
                                 
000281 c025                      		rjmp	inc_circle_end
                                 
                                 	;-------------------------- 
                                 
                                 	inc_circle_minutes:
000282 e0b0                      		ldi		XH, high(bcd_minutes)		
000283 e6a3                      		ldi		XL, low(bcd_minutes)
000284 e030                      		ldi		r19, 0
000285 e32c                      		ldi		r18, 60
000286 e882                      		ldi		BYTE, 0x82
000287 e0f1                      		ldi		ZH, high(TM1637_display_time)
000288 efe6                      		ldi		ZL, low(TM1637_display_time)
                                 
000289 d03c                      		rcall	inc_circle_ext
00028a df55                      		rcall	TM1637_set_double_point
                                 
00028b c01b                      		rjmp	inc_circle_end
                                 
                                 	;--------------------------  
                                 
                                 	inc_circle_day:
00028c e0b0                      		ldi		XH, high(bcd_day)		
00028d e6a5                      		ldi		XL, low(bcd_day)
00028e e031                      		ldi		r19, 1
00028f d048                      		rcall	get_max_day
000290 9513                      		inc		r17
000291 2f21                      		mov		r18, r17
000292 e886                      		ldi		BYTE, 0x86
000293 e0f2                      		ldi		ZH, high(TM1637_display_date)
000294 e0e0                      		ldi		ZL, low(TM1637_display_date)
                                 
000295 d030                      		rcall	inc_circle_ext
                                 
000296 c010                      		rjmp	inc_circle_end
                                 
                                 	;-------------------------- 
                                 
                                 	inc_circle_month:
000297 e0b0                      		ldi		XH, high(bcd_month)		
000298 e6a6                      		ldi		XL, low(bcd_month)
000299 e031                      		ldi		r19, 1
00029a e02d                      		ldi		r18, 13
00029b e888                      		ldi		BYTE, 0x88
00029c e0f2                      		ldi		ZH, high(TM1637_display_date)
00029d e0e0                      		ldi		ZL, low(TM1637_display_date)
                                 
00029e d027                      		rcall	inc_circle_ext
                                 
00029f c007                      		rjmp	inc_circle_end
                                 
                                 	;-------------------------- 
                                 
                                 	inc_circle_year:
0002a0 e0b0                      		ldi		XH, high(bcd_year)		
0002a1 e6a7                      		ldi		XL, low(bcd_year)
0002a2 e624                      		ldi		r18, 100
0002a3 e88c                      		ldi		BYTE, 0x8C
0002a4 e0f2                      		ldi		ZH, high(TM1637_display_year)
0002a5 e0ea                      		ldi		ZL, low(TM1637_display_year)
                                 
0002a6 d01f                      		rcall	inc_circle_ext
                                 
                                 	;--------------------------  
                                 			
                                 	inc_circle_end:
0002a7 913f                      		pop		r19
0002a8 912f                      		pop		r18
0002a9 911f                      		pop		r17
                                 
0002aa 9508                      	ret
                                 
                                 ;========================================================
                                 ;		 8- 
                                 ;		   BCD 
                                 ;		\  == BYTE
                                 ;========================================================
                                 
                                 bin8bcd:
0002ab 932f                      	push	r18
0002ac 933f                      	push	r19
                                 
                                 	.def	digitL	=	r18
                                 	.def	digitH	=	r19
                                 
0002ad 2f28                      	mov		digitL, BYTE
0002ae e030                      	ldi		digitH, 0x00
                                 
                                 	bin8bcd_loop:
0002af 502a                      		subi	digitL, 0x0a
0002b0 f012                      		brmi	bin8bcd_end
                                 
0002b1 9533                      		inc		digitH
0002b2 cffc                      		rjmp	bin8bcd_loop
                                 
                                 	bin8bcd_end:
0002b3 5f26                      		subi	digitL, -0x0a
                                 
0002b4 9532                      		swap	digitH
0002b5 2f83                      		mov		BYTE, digitH
                                 
0002b6 702f                      		andi	digitL, 0x0f
0002b7 2b82                      		or		BYTE, digitL
                                 
                                 		.undef	digitL
                                 		.undef	digitH
                                 
0002b8 913f                      		pop		r19
0002b9 912f                      		pop		r18
                                 
0002ba 9508                      	ret
                                 
                                 ;========================================================
                                 ;		 8- 
                                 ;		   
                                 ;		\  == r17
                                 ;========================================================
                                 
                                 bcd8bin:
0002bb 932f                      	push	r18
                                 
                                 	.def	result	=	r17
                                 	.def	tens	=	r18
                                 
0002bc 2f21                      	mov		tens, r17
0002bd 7f20                      	andi	tens, 0xf0
0002be 9522                      	swap	tens
                                 
0002bf 701f                      	andi	result, 0x0f
                                 	
                                 	bcd8bind_loop:
0002c0 952a                      		dec		tens
0002c1 f012                      		brmi	bcd8bin_end
                                 
0002c2 5f16                      		subi	result, -0x0a
0002c3 cffc                      		rjmp	bcd8bind_loop
                                 
                                 	bcd8bin_end:
                                 		.undef	result
                                 		.undef	tens
                                 
0002c4 912f                      		pop		r18
                                 
0002c5 9508                      	ret
                                 
                                 ;========================================================
                                 ;	    X.
                                 ;	  - max_digit (r18).
                                 ;	  - min_digit (r19).
                                 ;	   DS1302   BYTE.
                                 ;	     Z
                                 ;========================================================
                                 
                                 inc_circle_ext:
0002c6 931f                      	push	r17
                                 
                                 	.def	max_digit = r18
                                 	.def	min_digit = r19
                                 
0002c7 911c                      	ld		r17, X
0002c8 dff2                      	rcall	bcd8bin
0002c9 9513                      	inc		r17
                                 
0002ca 1712                      	cp		r17,  max_digit
0002cb f408                      	brsh	inc_circle_ext_reset
                                 
0002cc c001                      	rjmp	inc_circle_ext_end
                                 
                                 	inc_circle_ext_reset:
0002cd 2f13                      		mov		r17, min_digit
                                 
                                 	inc_circle_ext_end:
0002ce de4f                      		rcall	DS1302_send_start
0002cf de56                      		rcall	DS1302_send_byte
                                 
0002d0 2f81                      		mov		BYTE, r17
0002d1 dfd9                      		rcall	bin8bcd
                                 
0002d2 de53                      		rcall	DS1302_send_byte
0002d3 de4d                      		rcall	DS1302_send_stop	
                                 
0002d4 de7d                      		rcall	DS1302_read_package_data
0002d5 9509                      		icall
                                 
                                 		.undef	max_digit
                                 		.undef	min_digit
                                 
0002d6 911f                      		pop		r17
                                 
0002d7 9508                      	ret
                                 
                                 ;========================================================
                                 ;	    
                                 ;	   
                                 ;	  == r17
                                 ;========================================================
                                 
                                 get_max_day:
0002d8 e0f2                      	ldi		ZH, high(max_day_in_month*2)
0002d9 e3e0                      	ldi		ZL, low(max_day_in_month*2)
                                 
0002da 9110 0066                 	lds		r17, bcd_month
0002dc dfde                      	rcall	bcd8bin
0002dd 951a                      	dec		r17
                                 
0002de e0d0                      	ldi		YH, 0
0002df 2fc1                      	mov		YL, r17
                                 
0002e0 0fec                      	add		ZL, YL
0002e1 1ffd                      	adc		ZH, YH
0002e2 9114                      	lpm		r17, Z
                                 
0002e3 d001                      	rcall	leap_year
                                 
0002e4 9508                      	ret
                                 
                                 ;========================================================
                                 ;	     
                                 ;	     2- 
                                 ;	  r17 = 29
                                 ;========================================================
                                 
                                 leap_year:
0002e5 930f                      	push	r16
                                 
                                 	;-------------------------   r17  r16,      , 
                                 	;-------------------------      
                                 
0002e6 2f01                      	mov		r16, r17
                                 
                                 	;-------------------------    ,      
                                 
0002e7 9110 0066                 	lds		r17, bcd_month
0002e9 3012                      	cpi		r17, 0x02
0002ea f451                      	brne	leap_year_end
                                 
                                 	;-------------------------     
                                 
0002eb 9110 0067                 	lds		r17, bcd_year
0002ed 3010                      	cpi		r17, 0x00
0002ee f031                      	breq	leap_year_end
                                 
                                 	;-------------------------         
                                 	;-------------------------    4-.  
                                 
0002ef dfcb                      	rcall	bcd8bin
0002f0 fd11                      	sbrc	r17, 1
0002f1 c003                      	rjmp	leap_year_end
0002f2 fd10                      	sbrc	r17, 0
0002f3 c001                      	rjmp	leap_year_end
                                 
                                 	;-------------------------     = 29
                                 
0002f4 e10d                      	ldi		r16, 29
                                 		
                                 	leap_year_end:
0002f5 2f10                      		mov		r17, r16
0002f6 910f                      		pop		r16
                                 
0002f7 9508                      	ret
                                 
                                 ;========================================================
                                 ;			  
                                 ;========================================================
                                 
                                 MCU_wait_10mks:						; 10  +    
0002f8 931f                      	push	r17
                                 
0002f9 e01a                      	ldi		r17, 10
                                 
                                 	MCU_wait_loop:
0002fa 951a                      		dec		r17
0002fb f7f1                      		brne	MCU_wait_loop
                                 
0002fc 911f                      	pop		r17
                                 
0002fd 9508                      	ret
                                 
                                 MCU_wait_50ms:						;  10 
0002fe 931f                      	push	r17
0002ff 930f                      	push	r16
                                 
000300 ec18                      	ldi		r17, 200
000301 ef0f                      	ser		r16
                                 
                                 	MCU_wait_loop_L:
000302 950a                      		dec		r16
000303 f7f1                      		brne	MCU_wait_loop_L
                                 
                                 	MCU_wait_loop_H:
000304 ef0f                      		ser		r16
000305 951a                      		dec		r17
000306 f7d9                      		brne	MCU_wait_loop_L
                                 
000307 910f                      	pop		r16
000308 911f                      	pop		r17
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   2 y  :   1 z  :   2 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   2 r16:  24 r17: 209 r18:  33 r19:  25 r20:   7 
r21:   9 r22:   7 r23:   7 r24:  49 r25:   4 r26:  12 r27:  12 r28:   9 
r29:   9 r30:  14 r31:  14 
Registers used: 20 out of 35 (57.1%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   7 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   2 brcs  :   0 break :   0 breq  :  33 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   2 
brne  :   5 brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :  19 cbr   :   0 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :   3 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 cpi   :  40 
cpse  :   0 dec   :   5 eor   :   9 icall :   1 ijmp  :   0 in    :   0 
inc   :   9 ld    :   1 ldd   :   0 ldi   : 140 lds   :  35 lpm   :   2 
lsl   :   0 lsr   :   3 mov   :  20 movw  :   0 neg   :   0 nop   :   6 
or    :   1 ori   :   2 out   :  28 pop   :  40 push  :  40 rcall : 112 
ret   :  33 reti  :  18 rjmp  :  53 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :  18 sbic  :   2 sbis  :   3 sbiw  :   0 sbr   :   0 
sbrc  :   2 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   3 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   3 std   :   0 sts   :  10 sub   :   0 subi  :   3 
swap  :   3 tst   :   0 wdr   :   0 
Instructions used: 43 out of 105 (41.0%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000614   1544     12   1556    2048  76.0%
[.dseg] 0x000060 0x000074      0     20     20     128  15.6%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 0 warnings
