{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542500720774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542500720775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 21:25:20 2018 " "Processing started: Sat Nov 17 21:25:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542500720775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542500720775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Secador -c Secador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542500720776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542500721623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_SPI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_SPI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi-SYN " "Found design unit 1: lpm_shiftreg_spi-SYN" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722391 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI " "Found entity 1: lpm_shiftreg_SPI" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_counter_SPI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_counter_SPI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi-SYN " "Found design unit 1: lpm_counter_spi-SYN" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722392 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI " "Found entity 1: lpm_counter_SPI" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_SENSOR1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_SENSOR1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1-SYN " "Found design unit 1: lpm_shiftreg_sensor1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722393 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1 " "Found entity 1: lpm_shiftreg_SENSOR1" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1_sincronizador_1-SYN " "Found design unit 1: lpm_shiftreg_sensor1_sincronizador_1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722394 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1_SINCRONIZADOR_1 " "Found entity 1: lpm_shiftreg_SENSOR1_SINCRONIZADOR_1" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Secador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Secador " "Found entity 1: Secador" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_TIMER_GLOBAL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_TIMER_GLOBAL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_timer_global-SYN " "Found design unit 1: lpm_counter_timer_global-SYN" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722396 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_TIMER_GLOBAL " "Found entity 1: lpm_counter_TIMER_GLOBAL" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_CONTADOR_GLOBAL_MS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_CONTADOR_GLOBAL_MS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_contador_global_ms-SYN " "Found design unit 1: lpm_counter_contador_global_ms-SYN" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722397 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_CONTADOR_GLOBAL_MS " "Found entity 1: lpm_counter_CONTADOR_GLOBAL_MS" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_0_TO_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_0_TO_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_0_to_2-SYN " "Found design unit 1: lpm_counter_spi_0_to_2-SYN" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722398 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_0_TO_2 " "Found entity 1: lpm_counter_SPI_0_TO_2" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_transition_state-SYN " "Found design unit 1: lpm_shiftreg_spi_transition_state-SYN" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722399 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_TRANSITION_STATE " "Found entity 1: lpm_shiftreg_SPI_TRANSITION_STATE" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_receive-SYN " "Found design unit 1: lpm_counter_spi_state_receive-SYN" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722399 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_RECEIVE " "Found entity 1: lpm_counter_SPI_STATE_RECEIVE" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_INT_TO_FP.vhd 20 10 " "Found 20 design units, including 10 entities, in source file altfp_convert_INT_TO_FP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_upf-RTL " "Found design unit 1: altfp_convert_INT_TO_FP_altbarrel_shift_upf-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL " "Found design unit 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL " "Found design unit 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL " "Found design unit 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL " "Found design unit 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL " "Found design unit 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL " "Found design unit 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_bqm-RTL " "Found design unit 9: altfp_convert_INT_TO_FP_altfp_convert_bqm-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert_int_to_fp-RTL " "Found design unit 10: altfp_convert_int_to_fp-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_upf " "Found entity 1: altfp_convert_INT_TO_FP_altbarrel_shift_upf" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7 " "Found entity 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8 " "Found entity 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7 " "Found entity 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8 " "Found entity 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7 " "Found entity 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8 " "Found entity 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6 " "Found entity 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_bqm " "Found entity 9: altfp_convert_INT_TO_FP_altfp_convert_bqm" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert_INT_TO_FP " "Found entity 10: altfp_convert_INT_TO_FP" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mult_ADJUSTING_DATA.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mult_ADJUSTING_DATA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL " "Found design unit 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mult_adjusting_data-RTL " "Found design unit 2: altfp_mult_adjusting_data-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1920 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722472 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln " "Found entity 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722472 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mult_ADJUSTING_DATA " "Found entity 2: altfp_mult_ADJUSTING_DATA" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "altfp_compare_Z.vhd " "Can't analyze file -- file altfp_compare_Z.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542500722473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoderZ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoderZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderZ-behavior " "Found design unit 1: decoderZ-behavior" {  } { { "components/decoderZ.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722473 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderZ " "Found entity 1: decoderZ" {  } { { "components/decoderZ.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_mux_DECODER_Z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_mux_DECODER_Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_decoder_z-SYN " "Found design unit 1: lpm_mux_decoder_z-SYN" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722475 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_DECODER_Z " "Found entity 1: lpm_mux_DECODER_Z" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_add_sub_Z.vhd 44 22 " "Found 44 design units, including 22 entities, in source file components/altfp_add_sub_Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_add_sub_Z_altbarrel_shift_h0e-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_add_sub_Z_altbarrel_shift_6hb-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub_Z_altpriority_encoder_3e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub_Z_altpriority_encoder_6e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub_Z_altpriority_encoder_be8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub_Z_altpriority_encoder_3v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub_Z_altpriority_encoder_6v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub_Z_altpriority_encoder_bv7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_add_sub_Z_altpriority_encoder_r08-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_add_sub_Z_altpriority_encoder_rf8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_add_sub_Z_altpriority_encoder_qb6-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub_Z_altpriority_encoder_nh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub_Z_altpriority_encoder_qh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub_Z_altpriority_encoder_vh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_add_sub_Z_altpriority_encoder_fj8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub_Z_altpriority_encoder_n28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub_Z_altpriority_encoder_q28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub_Z_altpriority_encoder_v28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_add_sub_Z_altpriority_encoder_f48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_add_sub_Z_altpriority_encoder_e48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_add_sub_Z_altfp_add_sub_j0j-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub_z-RTL " "Found design unit 22: altfp_add_sub_z-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e " "Found entity 1: altfp_add_sub_Z_altbarrel_shift_h0e" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb " "Found entity 2: altfp_add_sub_Z_altbarrel_shift_6hb" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub_Z_altpriority_encoder_3e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub_Z_altpriority_encoder_6e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub_Z_altpriority_encoder_be8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub_Z_altpriority_encoder_3v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub_Z_altpriority_encoder_6v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub_Z_altpriority_encoder_bv7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08 " "Found entity 9: altfp_add_sub_Z_altpriority_encoder_r08" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8 " "Found entity 10: altfp_add_sub_Z_altpriority_encoder_rf8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6 " "Found entity 11: altfp_add_sub_Z_altpriority_encoder_qb6" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub_Z_altpriority_encoder_nh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub_Z_altpriority_encoder_qh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub_Z_altpriority_encoder_vh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8 " "Found entity 15: altfp_add_sub_Z_altpriority_encoder_fj8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub_Z_altpriority_encoder_n28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub_Z_altpriority_encoder_q28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub_Z_altpriority_encoder_v28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48 " "Found entity 19: altfp_add_sub_Z_altpriority_encoder_f48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48 " "Found entity 20: altfp_add_sub_Z_altpriority_encoder_e48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j " "Found entity 21: altfp_add_sub_Z_altfp_add_sub_j0j" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub_Z " "Found entity 22: altfp_add_sub_Z" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_compare_Z_T.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components/altfp_compare_Z_T.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_Z_T_altfp_compare_h3b-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_z_t-RTL " "Found design unit 2: altfp_compare_z_t-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722553 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b " "Found entity 1: altfp_compare_Z_T_altfp_compare_h3b" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722553 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_Z_T " "Found entity 2: altfp_compare_Z_T" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roma-SYN " "Found design unit 1: roma-SYN" {  } { { "components/romA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722554 ""} { "Info" "ISGN_ENTITY_NAME" "1 romA " "Found entity 1: romA" {  } { { "components/romA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romb-SYN " "Found design unit 1: romb-SYN" {  } { { "components/romB.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722554 ""} { "Info" "ISGN_ENTITY_NAME" "1 romB " "Found entity 1: romB" {  } { { "components/romB.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romAng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romAng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romang-SYN " "Found design unit 1: romang-SYN" {  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722555 ""} { "Info" "ISGN_ENTITY_NAME" "1 romAng " "Found entity 1: romAng" {  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romLin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romLin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romlin-SYN " "Found design unit 1: romlin-SYN" {  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722556 ""} { "Info" "ISGN_ENTITY_NAME" "1 romLin " "Found entity 1: romLin" {  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_DIVFREQ11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_DIVFREQ11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_divfreq11-SYN " "Found design unit 1: lpm_counter_divfreq11-SYN" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722557 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_DIVFREQ11 " "Found entity 1: lpm_counter_DIVFREQ11" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL0_lpm_constant_219-RTL " "Found design unit 1: INTERVAL0_lpm_constant_219-RTL" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722558 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval0-RTL " "Found design unit 2: interval0-RTL" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722558 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL0_lpm_constant_219 " "Found entity 1: INTERVAL0_lpm_constant_219" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722558 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL0 " "Found entity 2: INTERVAL0" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL1_lpm_constant_719-RTL " "Found design unit 1: INTERVAL1_lpm_constant_719-RTL" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval1-RTL " "Found design unit 2: interval1-RTL" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722559 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL1_lpm_constant_719 " "Found entity 1: INTERVAL1_lpm_constant_719" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722559 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL1 " "Found entity 2: INTERVAL1" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL2_lpm_constant_h29-RTL " "Found design unit 1: INTERVAL2_lpm_constant_h29-RTL" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval2-RTL " "Found design unit 2: interval2-RTL" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722560 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL2_lpm_constant_h29 " "Found entity 1: INTERVAL2_lpm_constant_h29" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722560 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL2 " "Found entity 2: INTERVAL2" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL3_lpm_constant_r29-RTL " "Found design unit 1: INTERVAL3_lpm_constant_r29-RTL" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval3-RTL " "Found design unit 2: interval3-RTL" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722561 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL3_lpm_constant_r29 " "Found entity 1: INTERVAL3_lpm_constant_r29" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722561 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL3 " "Found entity 2: INTERVAL3" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALPHA_TIMES_VREF_ADJUST.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ALPHA_TIMES_VREF_ADJUST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29-RTL " "Found design unit 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722562 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alpha_times_vref_adjust-RTL " "Found design unit 2: alpha_times_vref_adjust-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29 " "Found entity 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722562 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALPHA_TIMES_VREF_ADJUST " "Found entity 2: ALPHA_TIMES_VREF_ADJUST" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BETA_TIMES_VREF_ADJUST.vhd 4 2 " "Found 4 design units, including 2 entities, in source file BETA_TIMES_VREF_ADJUST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_b69-RTL " "Found design unit 1: BETA_TIMES_VREF_ADJUST_lpm_constant_b69-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 beta_times_vref_adjust-RTL " "Found design unit 2: beta_times_vref_adjust-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722563 ""} { "Info" "ISGN_ENTITY_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_b69 " "Found entity 1: BETA_TIMES_VREF_ADJUST_lpm_constant_b69" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722563 ""} { "Info" "ISGN_ENTITY_NAME" "2 BETA_TIMES_VREF_ADJUST " "Found entity 2: BETA_TIMES_VREF_ADJUST" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_adder_X.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_adder_X.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_adder_X_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_adder_X_altbarrel_shift_h0e-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_adder_X_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_adder_X_altbarrel_shift_6hb-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_adder_X_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_adder_X_altpriority_encoder_3e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_adder_X_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_adder_X_altpriority_encoder_6e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_adder_X_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_adder_X_altpriority_encoder_be8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_adder_X_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_adder_X_altpriority_encoder_3v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_adder_X_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_adder_X_altpriority_encoder_6v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_adder_X_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_adder_X_altpriority_encoder_bv7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_adder_X_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_adder_X_altpriority_encoder_r08-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_adder_X_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_adder_X_altpriority_encoder_rf8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_adder_X_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_adder_X_altpriority_encoder_qb6-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_adder_X_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_adder_X_altpriority_encoder_nh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_adder_X_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_adder_X_altpriority_encoder_qh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_adder_X_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_adder_X_altpriority_encoder_vh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_adder_X_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_adder_X_altpriority_encoder_fj8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_adder_X_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_adder_X_altpriority_encoder_n28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_adder_X_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_adder_X_altpriority_encoder_q28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_adder_X_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_adder_X_altpriority_encoder_v28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_adder_X_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_adder_X_altpriority_encoder_f48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_adder_X_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_adder_X_altpriority_encoder_e48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_adder_X_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_adder_X_altfp_add_sub_j0j-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_adder_x-RTL " "Found design unit 22: altfp_adder_x-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_adder_X_altbarrel_shift_h0e " "Found entity 1: altfp_adder_X_altbarrel_shift_h0e" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_adder_X_altbarrel_shift_6hb " "Found entity 2: altfp_adder_X_altbarrel_shift_6hb" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_adder_X_altpriority_encoder_3e8 " "Found entity 3: altfp_adder_X_altpriority_encoder_3e8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_adder_X_altpriority_encoder_6e8 " "Found entity 4: altfp_adder_X_altpriority_encoder_6e8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_adder_X_altpriority_encoder_be8 " "Found entity 5: altfp_adder_X_altpriority_encoder_be8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_adder_X_altpriority_encoder_3v7 " "Found entity 6: altfp_adder_X_altpriority_encoder_3v7" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_adder_X_altpriority_encoder_6v7 " "Found entity 7: altfp_adder_X_altpriority_encoder_6v7" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_adder_X_altpriority_encoder_bv7 " "Found entity 8: altfp_adder_X_altpriority_encoder_bv7" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_adder_X_altpriority_encoder_r08 " "Found entity 9: altfp_adder_X_altpriority_encoder_r08" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_adder_X_altpriority_encoder_rf8 " "Found entity 10: altfp_adder_X_altpriority_encoder_rf8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_adder_X_altpriority_encoder_qb6 " "Found entity 11: altfp_adder_X_altpriority_encoder_qb6" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_adder_X_altpriority_encoder_nh8 " "Found entity 12: altfp_adder_X_altpriority_encoder_nh8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_adder_X_altpriority_encoder_qh8 " "Found entity 13: altfp_adder_X_altpriority_encoder_qh8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_adder_X_altpriority_encoder_vh8 " "Found entity 14: altfp_adder_X_altpriority_encoder_vh8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_adder_X_altpriority_encoder_fj8 " "Found entity 15: altfp_adder_X_altpriority_encoder_fj8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_adder_X_altpriority_encoder_n28 " "Found entity 16: altfp_adder_X_altpriority_encoder_n28" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_adder_X_altpriority_encoder_q28 " "Found entity 17: altfp_adder_X_altpriority_encoder_q28" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_adder_X_altpriority_encoder_v28 " "Found entity 18: altfp_adder_X_altpriority_encoder_v28" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_adder_X_altpriority_encoder_f48 " "Found entity 19: altfp_adder_X_altpriority_encoder_f48" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_adder_X_altpriority_encoder_e48 " "Found entity 20: altfp_adder_X_altpriority_encoder_e48" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_adder_X_altfp_add_sub_j0j " "Found entity 21: altfp_adder_X_altfp_add_sub_j0j" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_adder_X " "Found entity 22: altfp_adder_X" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_FP_TO_INT.vhd 6 3 " "Found 6 design units, including 3 entities, in source file altfp_convert_FP_TO_INT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL " "Found design unit 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL " "Found design unit 2: altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_fp_to_int-RTL " "Found design unit 3: altfp_convert_fp_to_int-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1695 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf " "Found entity 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm " "Found entity 2: altfp_convert_FP_TO_INT_altfp_convert_bqm" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_FP_TO_INT " "Found entity 3: altfp_convert_FP_TO_INT" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_PWM.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm-RTL " "Found design unit 2: altfp_compare_pwm-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722765 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_altfp_compare_h3b" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722765 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM " "Found entity 2: altfp_compare_PWM" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_PWM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm-SYN " "Found design unit 1: lpm_counter_pwm-SYN" {  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722766 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM " "Found entity 1: lpm_counter_PWM" {  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_PWM_I.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare_PWM_I.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_pwm_i-SYN " "Found design unit 1: lpm_compare_pwm_i-SYN" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722767 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_PWM_I " "Found entity 1: lpm_compare_PWM_I" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_PWM_FREQ_DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_PWM_FREQ_DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm_freq_div-SYN " "Found design unit 1: lpm_counter_pwm_freq_div-SYN" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM_FREQ_DIV " "Found entity 1: lpm_counter_PWM_FREQ_DIV" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM_CONSTANT.vhd 4 2 " "Found 4 design units, including 2 entities, in source file PWM_CONSTANT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CONSTANT_lpm_constant_v29-RTL " "Found design unit 1: PWM_CONSTANT_lpm_constant_v29-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_constant-RTL " "Found design unit 2: pwm_constant-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CONSTANT_lpm_constant_v29 " "Found entity 1: PWM_CONSTANT_lpm_constant_v29" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_CONSTANT " "Found entity 2: PWM_CONSTANT" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-SYN " "Found design unit 1: zero-SYN" {  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722769 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TIME_ADJUSTER.vhd 4 2 " "Found 4 design units, including 2 entities, in source file TIME_ADJUSTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_ADJUSTER_lpm_constant_s29-RTL " "Found design unit 1: TIME_ADJUSTER_lpm_constant_s29-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722770 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_adjuster-RTL " "Found design unit 2: time_adjuster-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722770 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_ADJUSTER_lpm_constant_s29 " "Found entity 1: TIME_ADJUSTER_lpm_constant_s29" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722770 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_ADJUSTER " "Found entity 2: TIME_ADJUSTER" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_PWM_EN.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_PWM_EN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_EN_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm_en-RTL " "Found design unit 2: altfp_compare_pwm_en-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722804 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_EN_altfp_compare_h3b" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722804 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM_EN " "Found entity 2: altfp_compare_PWM_EN" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TIME_LIM.vhd 4 2 " "Found 4 design units, including 2 entities, in source file TIME_LIM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_LIM_lpm_constant_m29-RTL " "Found design unit 1: TIME_LIM_lpm_constant_m29-RTL" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722805 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_lim-RTL " "Found design unit 2: time_lim-RTL" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722805 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_LIM_lpm_constant_m29 " "Found entity 1: TIME_LIM_lpm_constant_m29" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722805 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_LIM " "Found entity 2: TIME_LIM" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_SPI_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_SPI_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_2-SYN " "Found design unit 1: lpm_shiftreg_spi_2-SYN" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722806 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_2 " "Found entity 1: lpm_shiftreg_SPI_2" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_SPI_STATE_SENDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_SPI_STATE_SENDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_sender-SYN " "Found design unit 1: lpm_counter_spi_state_sender-SYN" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722807 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_SENDER " "Found entity 1: lpm_counter_SPI_STATE_SENDER" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_SPI_RECEIVE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_SPI_RECEIVE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_receive-SYN " "Found design unit 1: lpm_shiftreg_spi_receive-SYN" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722808 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_RECEIVE " "Found entity 1: lpm_shiftreg_SPI_RECEIVE" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug1-SYN " "Found design unit 1: debug1-SYN" {  } { { "debug1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722809 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug1 " "Found entity 1: debug1" {  } { { "debug1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_BORAAA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_BORAAA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_boraaa-SYN " "Found design unit 1: lpm_counter_spi_boraaa-SYN" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722810 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_BORAAA " "Found entity 1: lpm_counter_SPI_BORAAA" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_hora_do_show-SYN " "Found design unit 1: lpm_counter_spi_hora_do_show-SYN" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722811 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_HORA_DO_SHOW " "Found entity 1: lpm_counter_SPI_HORA_DO_SHOW" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_nao_vai_dar_nao-SYN " "Found design unit 1: lpm_counter_spi_nao_vai_dar_nao-SYN" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722811 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_NAO_VAI_DAR_NAO " "Found entity 1: lpm_counter_SPI_NAO_VAI_DAR_NAO" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722825 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd 6 3 " "Found 6 design units, including 3 entities, in source file waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg-RTL " "Found design unit 1: altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg-RTL" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h-RTL " "Found design unit 2: altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h-RTL" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_div_normalizar_tempo-RTL " "Found design unit 3: altfp_div_normalizar_tempo-RTL" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1830 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg " "Found entity 1: altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h " "Found entity 2: altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_div_NORMALIZAR_TEMPO " "Found entity 3: altfp_div_NORMALIZAR_TEMPO" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd 28 14 " "Found 28 design units, including 14 entities, in source file waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf-RTL " "Found design unit 1: altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8-RTL " "Found design unit 2: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8-RTL " "Found design unit 3: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8-RTL " "Found design unit 4: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8-RTL " "Found design unit 5: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 562 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8-RTL " "Found design unit 6: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7-RTL " "Found design unit 7: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 701 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7-RTL " "Found design unit 8: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 721 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7-RTL " "Found design unit 9: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 778 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08-RTL " "Found design unit 10: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08-RTL " "Found design unit 11: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6-RTL " "Found design unit 12: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 967 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm-RTL " "Found design unit 13: altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1034 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_convert_int_to_fp_timer-RTL " "Found design unit 14: altfp_convert_int_to_fp_timer-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf " "Found entity 1: altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8 " "Found entity 2: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8 " "Found entity 3: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8 " "Found entity 4: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8 " "Found entity 5: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8 " "Found entity 6: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7 " "Found entity 7: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7 " "Found entity 8: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7 " "Found entity 9: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08 " "Found entity 10: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08 " "Found entity 11: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6 " "Found entity 12: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm " "Found entity 13: altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_convert_INT_TO_FP_TIMER " "Found entity 14: altfp_convert_INT_TO_FP_TIMER" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500722897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Secador " "Elaborating entity \"Secador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542500723377 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst29 " "Primitive \"AND2\" of instance \"inst29\" not used" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 104 5736 5800 152 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1542500723381 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst54 " "Primitive \"AND2\" of instance \"inst54\" not used" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 512 5736 5800 560 "inst54" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1542500723382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst47 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst47\"" {  } { { "Secador.bdf" "inst47" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 344 488 528 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723396 ""}  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT altfp_convert_FP_TO_INT:inst34 " "Elaborating entity \"altfp_convert_FP_TO_INT\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\"" {  } { { "Secador.bdf" "inst34" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 152 4720 4944 248 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altfp_convert_bqm altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component " "Elaborating entity \"altfp_convert_FP_TO_INT_altfp_convert_bqm\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altfp_convert_FP_TO_INT_altfp_convert_bqm_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altbarrel_shift_arf altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6 " "Elaborating entity \"altfp_convert_FP_TO_INT_altbarrel_shift_arf\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altbarrel_shift6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub4" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723585 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723695 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723748 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3cj " "Found entity 1: add_sub_3cj" {  } { { "db/add_sub_3cj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_3cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3cj altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated " "Elaborating entity \"add_sub_3cj\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub8" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723793 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbj " "Found entity 1: add_sub_vbj" {  } { { "db/add_sub_vbj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_vbj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbj altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated " "Elaborating entity \"add_sub_vbj\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723834 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723894 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723936 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500723975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500723975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1657 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500723981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500723981 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1657 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500723981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "max_shift_compare" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724030 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA altfp_mult_ADJUSTING_DATA:inst28 " "Elaborating entity \"altfp_mult_ADJUSTING_DATA\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\"" {  } { { "Secador.bdf" "inst28" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 152 4424 4648 312 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component " "Elaborating entity \"altfp_mult_ADJUSTING_DATA_altfp_mult_4ln\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_add_adder" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724107 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9j " "Found entity 1: add_sub_b9j" {  } { { "db/add_sub_b9j.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_b9j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b9j altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated " "Elaborating entity \"add_sub_b9j\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_adj_adder" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724150 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_bias_subtr" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724202 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_round_adder" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724248 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_product2_mult" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724338 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2cs " "Found entity 1: mult_2cs" {  } { { "db/mult_2cs.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2cs altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated " "Elaborating entity \"mult_2cs\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst999 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst999\"" {  } { { "Secador.bdf" "inst999" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 4016 4128 272 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst999 " "Elaborated megafunction instantiation \"LPM_LATCH:inst999\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 4016 4128 272 "inst999" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst999 " "Instantiated megafunction \"LPM_LATCH:inst999\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724451 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 4016 4128 272 "inst999" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_SPI_STATE_RECEIVE lpm_counter_SPI_STATE_RECEIVE:inst7 " "Elaborating entity \"lpm_counter_SPI_STATE_RECEIVE\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\"" {  } { { "Secador.bdf" "inst7" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 48 368 512 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724498 ""}  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2i " "Found entity 1: cntr_o2i" {  } { { "db/cntr_o2i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2i lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated " "Elaborating entity \"cntr_o2i\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X altfp_adder_X:inst26 " "Elaborating entity \"altfp_adder_X\" for hierarchy \"altfp_adder_X:inst26\"" {  } { { "Secador.bdf" "inst26" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 3760 3944 392 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altfp_add_sub_j0j altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component " "Elaborating entity \"altfp_adder_X_altfp_add_sub_j0j\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\"" {  } { { "altfp_adder_X.vhd" "altfp_adder_X_altfp_add_sub_j0j_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_h0e altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_h0e\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "lbarrel_shift" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_6hb altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_6hb\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "rbarrel_shift" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qb6 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qb6\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "altfp_adder_X.vhd" "leading_zeroes_cnt" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_r08 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_r08\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_be8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_be8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder10" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6e8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6e8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder11" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3e8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3e8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder13" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_bv7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_bv7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6v7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6v7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder15" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3v7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3v7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder17" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_rf8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_rf8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder8" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_e48 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_e48\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_cnt" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_fj8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_fj8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder21" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_vh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_vh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder23" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder25" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_nh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_nh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder27" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_f48 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_f48\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder22" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_v28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_v28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder30" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_q28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_q28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder32" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_n28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_n28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder34" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "add_sub1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724845 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "add_sub2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724895 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "add_sub3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724911 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "add_sub4" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724951 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500724986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500724986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "add_sub5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500724992 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500724992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "add_sub6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725035 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_lower" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725042 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hll " "Found entity 1: add_sub_hll" {  } { { "db/add_sub_hll.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hll altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated " "Elaborating entity \"add_sub_hll\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725085 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6l " "Found entity 1: add_sub_m6l" {  } { { "db/add_sub_m6l.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_m6l.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6l altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated " "Elaborating entity \"add_sub_m6l\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725126 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725138 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725145 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_lower" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725150 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725192 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_limit_comparator" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725235 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP altfp_convert_INT_TO_FP:inst2 " "Elaborating entity \"altfp_convert_INT_TO_FP\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\"" {  } { { "Secador.bdf" "inst2" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -56 1952 2160 40 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altfp_convert_bqm altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component " "Elaborating entity \"altfp_convert_INT_TO_FP_altfp_convert_bqm\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altfp_convert_INT_TO_FP_altfp_convert_bqm_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altbarrel_shift_upf altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5 " "Elaborating entity \"altfp_convert_INT_TO_FP_altbarrel_shift_upf\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altbarrel_shift5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_rb6 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_rb6\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_bv7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_bv7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6v7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder8" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3v7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder10" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3e8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder11" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6e8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_be8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_be8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725391 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725433 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Zero:inst " "Elaborating entity \"Zero\" for hierarchy \"Zero:inst\"" {  } { { "Secador.bdf" "inst" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 2352 1504 1616 2400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "LPM_CONSTANT_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725459 ""}  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST ALPHA_TIMES_VREF_ADJUST:inst21 " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\"" {  } { { "Secador.bdf" "inst21" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 2056 2168 104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29 ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29:ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29_component " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29:ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29_component\"" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romLin romLin:inst9 " "Elaborating entity \"romLin\" for hierarchy \"romLin:inst9\"" {  } { { "Secador.bdf" "inst9" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 3184 3400 1208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romLin:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "altsyncram_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romLin:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romLin:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"romLin:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coeflinear.mif " "Parameter \"init_file\" = \"../dataROM/coeflinear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725766 ""}  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb81 " "Found entity 1: altsyncram_gb81" {  } { { "db/altsyncram_gb81.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_gb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gb81 romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated " "Elaborating entity \"altsyncram_gb81\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderZ decoderZ:inst19 " "Elaborating entity \"decoderZ\" for hierarchy \"decoderZ:inst19\"" {  } { { "Secador.bdf" "inst19" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1224 2856 3040 1304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T altfp_compare_Z_T:inst30 " "Elaborating entity \"altfp_compare_Z_T\" for hierarchy \"altfp_compare_Z_T:inst30\"" {  } { { "Secador.bdf" "inst30" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 784 2480 2664 984 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T_altfp_compare_h3b altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_Z_T_altfp_compare_h3b\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\"" {  } { { "components/altfp_compare_Z_T.vhd" "altfp_compare_Z_T_altfp_compare_h3b_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "components/altfp_compare_Z_T.vhd" "cmpr1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 734 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725946 ""}  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 734 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "components/altfp_compare_Z_T.vhd" "cmpr4" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500725957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725957 ""}  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500725957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_18i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_18i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_18i " "Found entity 1: cmpr_18i" {  } { { "db/cmpr_18i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_18i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500725995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500725995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_18i altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated " "Elaborating entity \"cmpr_18i\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_NORMALIZAR_TEMPO altfp_div_NORMALIZAR_TEMPO:inst_divide " "Elaborating entity \"altfp_div_NORMALIZAR_TEMPO\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\"" {  } { { "Secador.bdf" "inst_divide" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 880 1160 1344 1080 "inst_divide" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500725999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component " "Elaborating entity \"altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1 " "Elaborating entity \"altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "altfp_div_pst1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w altfp_div_NORMALIZAR_TEMPO.vhd(329) " "Verilog HDL or VHDL warning at altfp_div_NORMALIZAR_TEMPO.vhd(329): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542500726009 "|Secador|altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "altsyncram3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE altfp_div_NORMALIZAR_TEMPO.hex " "Parameter \"INIT_FILE\" = \"altfp_div_NORMALIZAR_TEMPO.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726027 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glm3 " "Found entity 1: altsyncram_glm3" {  } { { "db/altsyncram_glm3.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_glm3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glm3 altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_glm3:auto_generated " "Elaborating entity \"altsyncram_glm3\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_glm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "bias_addition" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1591 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726077 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1591 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iki " "Found entity 1: add_sub_iki" {  } { { "db/add_sub_iki.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_iki.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iki altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated " "Elaborating entity \"add_sub_iki\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "exp_sub" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726124 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_voh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_voh " "Found entity 1: add_sub_voh" {  } { { "db/add_sub_voh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_voh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_voh altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated " "Elaborating entity \"add_sub_voh\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "quotient_process" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1625 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726169 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1625 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqg " "Found entity 1: add_sub_aqg" {  } { { "db/add_sub_aqg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_aqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aqg altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_aqg:auto_generated " "Elaborating entity \"add_sub_aqg\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_aqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "remainder_sub_0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1638 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726217 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1638 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_igg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_igg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_igg " "Found entity 1: add_sub_igg" {  } { { "db/add_sub_igg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_igg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_igg altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_igg:auto_generated " "Elaborating entity \"add_sub_igg\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_igg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "cmpr2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1649 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726264 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1649 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cvh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cvh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cvh " "Found entity 1: cmpr_cvh" {  } { { "db/cmpr_cvh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_cvh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cvh altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cvh:auto_generated " "Elaborating entity \"cmpr_cvh\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cvh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "a1_prod" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726311 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pet.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pet " "Found entity 1: mult_pet" {  } { { "db/mult_pet.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_pet.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pet altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\|mult_pet:auto_generated " "Elaborating entity \"mult_pet\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\|mult_pet:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "b1_prod" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726360 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_net.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_net.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_net " "Found entity 1: mult_net" {  } { { "db/mult_net.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_net.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_net altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\|mult_net:auto_generated " "Elaborating entity \"mult_net\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\|mult_net:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "q_partial_0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726409 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ft " "Found entity 1: mult_0ft" {  } { { "db/mult_0ft.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_0ft.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0ft altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_0ft:auto_generated " "Elaborating entity \"mult_0ft\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_0ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "remainder_mult_0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726465 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uet.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uet " "Found entity 1: mult_uet" {  } { { "db/mult_uet.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_uet.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_uet altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_uet:auto_generated " "Elaborating entity \"mult_uet\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_uet:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER altfp_convert_INT_TO_FP_TIMER:inst_bora " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\"" {  } { { "Secador.bdf" "inst_bora" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 872 880 1104 968 "inst_bora" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf:altbarrel_shift5 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf:altbarrel_shift5\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altbarrel_shift5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder10" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder11" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder13" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder15" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder17" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder19" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder21" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder23" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7:altpriority_encoder25 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7:altpriority_encoder25\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder25" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726741 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mui " "Found entity 1: add_sub_mui" {  } { { "db/add_sub_mui.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_mui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mui altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated " "Elaborating entity \"add_sub_mui\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726786 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1570 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726795 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1570 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1583 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726840 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1583 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_CONTADOR_GLOBAL_MS lpm_counter_CONTADOR_GLOBAL_MS:inst5 " "Elaborating entity \"lpm_counter_CONTADOR_GLOBAL_MS\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\"" {  } { { "Secador.bdf" "inst5" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 880 616 760 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500726856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726856 ""}  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500726856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b4i " "Found entity 1: cntr_b4i" {  } { { "db/cntr_b4i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_b4i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500726894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500726894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b4i lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated " "Elaborating entity \"cntr_b4i\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER TIME_ADJUSTER:inst24 " "Elaborating entity \"TIME_ADJUSTER\" for hierarchy \"TIME_ADJUSTER:inst24\"" {  } { { "Secador.bdf" "inst24" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 976 992 1104 1024 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER_lpm_constant_s29 TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_s29:TIME_ADJUSTER_lpm_constant_s29_component " "Elaborating entity \"TIME_ADJUSTER_lpm_constant_s29\" for hierarchy \"TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_s29:TIME_ADJUSTER_lpm_constant_s29_component\"" {  } { { "TIME_ADJUSTER.vhd" "TIME_ADJUSTER_lpm_constant_s29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0 INTERVAL0:inst14 " "Elaborating entity \"INTERVAL0\" for hierarchy \"INTERVAL0:inst14\"" {  } { { "Secador.bdf" "inst14" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 832 2320 2432 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500726950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0_lpm_constant_219 INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component " "Elaborating entity \"INTERVAL0_lpm_constant_219\" for hierarchy \"INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component\"" {  } { { "INTERVAL0.vhd" "INTERVAL0_lpm_constant_219_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1 INTERVAL1:inst15 " "Elaborating entity \"INTERVAL1\" for hierarchy \"INTERVAL1:inst15\"" {  } { { "Secador.bdf" "inst15" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 2320 2432 1128 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1_lpm_constant_719 INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component " "Elaborating entity \"INTERVAL1_lpm_constant_719\" for hierarchy \"INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component\"" {  } { { "INTERVAL1.vhd" "INTERVAL1_lpm_constant_719_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2 INTERVAL2:inst18 " "Elaborating entity \"INTERVAL2\" for hierarchy \"INTERVAL2:inst18\"" {  } { { "Secador.bdf" "inst18" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1328 2320 2432 1376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2_lpm_constant_h29 INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component " "Elaborating entity \"INTERVAL2_lpm_constant_h29\" for hierarchy \"INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component\"" {  } { { "INTERVAL2.vhd" "INTERVAL2_lpm_constant_h29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3 INTERVAL3:inst20 " "Elaborating entity \"INTERVAL3\" for hierarchy \"INTERVAL3:inst20\"" {  } { { "Secador.bdf" "inst20" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1584 2320 2432 1632 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3_lpm_constant_r29 INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component " "Elaborating entity \"INTERVAL3_lpm_constant_r29\" for hierarchy \"INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component\"" {  } { { "INTERVAL3.vhd" "INTERVAL3_lpm_constant_r29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romAng romAng:inst8 " "Elaborating entity \"romAng\" for hierarchy \"romAng:inst8\"" {  } { { "Secador.bdf" "inst8" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1352 3192 3408 1480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romAng:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romAng:inst8\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "altsyncram_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romAng:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romAng:inst8\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romAng:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"romAng:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coefangular.mif " "Parameter \"init_file\" = \"../dataROM/coefangular.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727200 ""}  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve81 " "Found entity 1: altsyncram_ve81" {  } { { "db/altsyncram_ve81.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_ve81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ve81 romAng:inst8\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated " "Elaborating entity \"altsyncram_ve81\" for hierarchy \"romAng:inst8\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST BETA_TIMES_VREF_ADJUST:inst22 " "Elaborating entity \"BETA_TIMES_VREF_ADJUST\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\"" {  } { { "Secador.bdf" "inst22" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 376 2056 2168 424 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST_lpm_constant_b69 BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_b69:BETA_TIMES_VREF_ADJUST_lpm_constant_b69_component " "Elaborating entity \"BETA_TIMES_VREF_ADJUST_lpm_constant_b69\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_b69:BETA_TIMES_VREF_ADJUST_lpm_constant_b69_component\"" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "BETA_TIMES_VREF_ADJUST_lpm_constant_b69_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT PWM_CONSTANT:inst39 " "Elaborating entity \"PWM_CONSTANT\" for hierarchy \"PWM_CONSTANT:inst39\"" {  } { { "Secador.bdf" "inst39" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 4224 4336 256 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT_lpm_constant_v29 PWM_CONSTANT:inst39\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component " "Elaborating entity \"PWM_CONSTANT_lpm_constant_v29\" for hierarchy \"PWM_CONSTANT:inst39\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component\"" {  } { { "PWM_CONSTANT.vhd" "PWM_CONSTANT_lpm_constant_v29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare_PWM_I lpm_compare_PWM_I:inst37 " "Elaborating entity \"lpm_compare_PWM_I\" for hierarchy \"lpm_compare_PWM_I:inst37\"" {  } { { "Secador.bdf" "inst37" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 64 5048 5176 160 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "LPM_COMPARE_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727374 ""}  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iag " "Found entity 1: cmpr_iag" {  } { { "db/cmpr_iag.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_iag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_iag lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated " "Elaborating entity \"cmpr_iag\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM lpm_counter_PWM:inst36 " "Elaborating entity \"lpm_counter_PWM\" for hierarchy \"lpm_counter_PWM:inst36\"" {  } { { "Secador.bdf" "inst36" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 4776 4920 120 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727434 ""}  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skh " "Found entity 1: cntr_skh" {  } { { "db/cntr_skh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_skh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skh lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated " "Elaborating entity \"cntr_skh\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_TIMER_GLOBAL lpm_counter_TIMER_GLOBAL:inst1 " "Elaborating entity \"lpm_counter_TIMER_GLOBAL\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\"" {  } { { "Secador.bdf" "inst1" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 304 448 992 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000 " "Parameter \"lpm_modulus\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727493 ""}  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8k " "Found entity 1: cntr_s8k" {  } { { "db/cntr_s8k.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s8k lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated " "Elaborating entity \"cntr_s8k\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rdc " "Found entity 1: cmpr_rdc" {  } { { "db/cmpr_rdc.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_rdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rdc lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2 " "Elaborating entity \"cmpr_rdc\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2\"" {  } { { "db/cntr_s8k.tdf" "cmpr2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst12 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst12\"" {  } { { "Secador.bdf" "inst12" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst12 " "Elaborated megafunction instantiation \"LPM_LATCH:inst12\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst12 " "Instantiated megafunction \"LPM_LATCH:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727598 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst16 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst16\"" {  } { { "Secador.bdf" "inst16" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 784 896 192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst16 " "Elaborated megafunction instantiation \"LPM_LATCH:inst16\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 784 896 192 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst16 " "Instantiated megafunction \"LPM_LATCH:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727600 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 784 896 192 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_SPI_RECEIVE lpm_shiftreg_SPI_RECEIVE:inst55 " "Elaborating entity \"lpm_shiftreg_SPI_RECEIVE\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\"" {  } { { "Secador.bdf" "inst55" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 216 360 504 296 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "LPM_SHIFTREG_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727616 ""}  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM_FREQ_DIV lpm_counter_PWM_FREQ_DIV:inst38 " "Elaborating entity \"lpm_counter_PWM_FREQ_DIV\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\"" {  } { { "Secador.bdf" "inst38" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 16 4456 4600 96 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500727666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 5 " "Parameter \"lpm_modulus\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727666 ""}  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500727666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qui " "Found entity 1: cntr_qui" {  } { { "db/cntr_qui.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qui lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated " "Elaborating entity \"cntr_qui\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500727749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500727749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3\"" {  } { { "db/cntr_qui.tdf" "cmpr3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN altfp_compare_PWM_EN:inst45 " "Elaborating entity \"altfp_compare_PWM_EN\" for hierarchy \"altfp_compare_PWM_EN:inst45\"" {  } { { "Secador.bdf" "inst45" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 5472 5656 408 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN_altfp_compare_h3b altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_PWM_EN_altfp_compare_h3b\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\"" {  } { { "altfp_compare_PWM_EN.vhd" "altfp_compare_PWM_EN_altfp_compare_h3b_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM TIME_LIM:inst46 " "Elaborating entity \"TIME_LIM\" for hierarchy \"TIME_LIM:inst46\"" {  } { { "Secador.bdf" "inst46" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 5280 5392 272 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM_lpm_constant_m29 TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component " "Elaborating entity \"TIME_LIM_lpm_constant_m29\" for hierarchy \"TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component\"" {  } { { "TIME_LIM.vhd" "TIME_LIM_lpm_constant_m29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500727801 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4651 " "Ignored 4651 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "48 " "Ignored 48 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1542500730392 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "4603 " "Ignored 4603 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1542500730392 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1542500730392 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst48~synth " "Found clock multiplexer inst48~synth" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1542500731550 "|Secador|inst48"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1542500731550 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|input_is_nan_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|input_is_nan_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|infinity_magnitude_sub_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|infinity_magnitude_sub_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 70 " "Parameter WIDTH set to 70" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\|sbit_piper2d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\|sbit_piper2d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|sign_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|sign_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 248 " "Parameter WIDTH set to 248" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734320 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542500734320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734453 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500734453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q2m " "Found entity 1: shift_taps_q2m" {  } { { "db/shift_taps_q2m.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_q2m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j981 " "Found entity 1: altsyncram_j981" {  } { { "db/altsyncram_j981.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_j981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkf " "Found entity 1: cntr_pkf" {  } { { "db/cntr_pkf.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_pkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_nan_dffe1_rtl_0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_nan_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_nan_dffe1_rtl_0 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_nan_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500734593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f0m " "Found entity 1: shift_taps_f0m" {  } { { "db/shift_taps_f0m.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_f0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g681 " "Found entity 1: altsyncram_g681" {  } { { "db/altsyncram_g681.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_g681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lkf " "Found entity 1: cntr_lkf" {  } { { "db/cntr_lkf.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_lkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734725 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500734725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r2m " "Found entity 1: shift_taps_r2m" {  } { { "db/shift_taps_r2m.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_r2m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r981 " "Found entity 1: altsyncram_r981" {  } { { "db/altsyncram_r981.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_r981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500734910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 70 " "Parameter \"WIDTH\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500734910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500734910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s2m " "Found entity 1: shift_taps_s2m" {  } { { "db/shift_taps_s2m.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_s2m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t981 " "Found entity 1: altsyncram_t981" {  } { { "db/altsyncram_t981.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_t981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500734998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500734998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500735037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500735037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500735051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500735051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500735051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500735051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500735051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h0m " "Found entity 1: shift_taps_h0m" {  } { { "db/shift_taps_h0m.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_h0m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500735086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500735086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dg31 " "Found entity 1: altsyncram_dg31" {  } { { "db/altsyncram_dg31.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_dg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500735125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500735125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500735161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500735161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:sign_dffe31_rtl_0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:sign_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500735180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:sign_dffe31_rtl_0 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:sign_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500735180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500735180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 248 " "Parameter \"WIDTH\" = \"248\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542500735180 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542500735180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h3m " "Found entity 1: shift_taps_h3m" {  } { { "db/shift_taps_h3m.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_h3m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500735215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500735215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vj31 " "Found entity 1: altsyncram_vj31" {  } { { "db/altsyncram_vj31.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_vj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542500735300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542500735300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "higor_temporal\[31\] GND " "Pin \"higor_temporal\[31\]\" is stuck at GND" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542500739760 "|Secador|higor_temporal[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Tempo\[31\] GND " "Pin \"Tempo\[31\]\" is stuck at GND" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542500739760 "|Secador|Tempo[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542500739760 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542500742050 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_glm3:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_glm3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_glm3.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_glm3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } } { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1802 0 0 } } { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1848 0 0 } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 880 1160 1344 1080 "inst_divide" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500742136 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe880~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe880~1\"" {  } { { "db/mult_2cs.tdf" "dffe880~1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3554 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500742151 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1\"" {  } { { "db/mult_2cs.tdf" "dffe853~1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3434 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500742151 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1\"" {  } { { "db/mult_2cs.tdf" "dffe710~1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2802 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500742151 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe754~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe754~1\"" {  } { { "db/mult_2cs.tdf" "dffe754~1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2994 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500742151 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe739~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst6\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe739~1\"" {  } { { "db/mult_2cs.tdf" "dffe739~1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2926 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500742151 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1542500742151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542500743891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500743891 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MOSI " "No output dependent on input pin \"DATA_MOSI\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 256 -72 96 272 "DATA_MOSI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542500744942 "|Secador|DATA_MOSI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542500744942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6727 " "Implemented 6727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542500744943 ""} { "Info" "ICUT_CUT_TM_OPINS" "180 " "Implemented 180 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542500744943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6069 " "Implemented 6069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542500744943 ""} { "Info" "ICUT_CUT_TM_RAMS" "441 " "Implemented 441 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542500744943 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1542500744943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542500744943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542500745049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:25:45 2018 " "Processing ended: Sat Nov 17 21:25:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542500745049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542500745049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542500745049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542500745049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542500747725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542500747726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 21:25:47 2018 " "Processing started: Sat Nov 17 21:25:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542500747726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542500747726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Secador -c Secador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542500747727 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1542500747763 ""}
{ "Info" "0" "" "Project  = Secador" {  } {  } 0 0 "Project  = Secador" 0 0 "Fitter" 0 0 1542500747764 ""}
{ "Info" "0" "" "Revision = Secador" {  } {  } 0 0 "Revision = Secador" 0 0 "Fitter" 0 0 1542500747764 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542500748284 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Secador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Secador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542500748326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542500748367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542500748367 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542500749437 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542500749502 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542500750545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542500750545 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542500750545 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 22421 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542500750590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 22422 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542500750590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 22423 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542500750590 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542500750590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542500750639 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "194 201 " "No exact pin location assignment(s) for 194 pins of 201 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[31\] " "Pin Z\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[30\] " "Pin Z\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[29\] " "Pin Z\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[28\] " "Pin Z\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[27\] " "Pin Z\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[26\] " "Pin Z\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[25\] " "Pin Z\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[24\] " "Pin Z\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[23\] " "Pin Z\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[22\] " "Pin Z\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 609 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[21\] " "Pin Z\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[20\] " "Pin Z\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[19\] " "Pin Z\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 612 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[18\] " "Pin Z\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[17\] " "Pin Z\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[16\] " "Pin Z\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[15\] " "Pin Z\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[14\] " "Pin Z\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[13\] " "Pin Z\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[12\] " "Pin Z\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[11\] " "Pin Z\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[10\] " "Pin Z\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[9\] " "Pin Z\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[8\] " "Pin Z\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[7\] " "Pin Z\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[6\] " "Pin Z\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[5\] " "Pin Z\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[4\] " "Pin Z\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[3\] " "Pin Z\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[2\] " "Pin Z\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[1\] " "Pin Z\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[0\] " "Pin Z\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Z[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1232 4320 4496 1248 "Z" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm " "Pin debug_pwm not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 5376 5552 72 "debug_pwm" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[7\] " "Pin debug_pwm_value\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[6\] " "Pin debug_pwm_value\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[5\] " "Pin debug_pwm_value\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[4\] " "Pin debug_pwm_value\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[3\] " "Pin debug_pwm_value\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[2\] " "Pin debug_pwm_value\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[1\] " "Pin debug_pwm_value\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_pwm_value\[0\] " "Pin debug_pwm_value\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { debug_pwm_value[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -24 5000 5209 -8 "debug_pwm_value" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { debug_pwm_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[31\] " "Pin higor_temporal\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[30\] " "Pin higor_temporal\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[29\] " "Pin higor_temporal\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[28\] " "Pin higor_temporal\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[27\] " "Pin higor_temporal\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[26\] " "Pin higor_temporal\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[25\] " "Pin higor_temporal\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[24\] " "Pin higor_temporal\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[23\] " "Pin higor_temporal\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[22\] " "Pin higor_temporal\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[21\] " "Pin higor_temporal\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[20\] " "Pin higor_temporal\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[19\] " "Pin higor_temporal\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[18\] " "Pin higor_temporal\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[17\] " "Pin higor_temporal\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[16\] " "Pin higor_temporal\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[15\] " "Pin higor_temporal\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[14\] " "Pin higor_temporal\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[13\] " "Pin higor_temporal\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[12\] " "Pin higor_temporal\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[11\] " "Pin higor_temporal\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[10\] " "Pin higor_temporal\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[9\] " "Pin higor_temporal\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[8\] " "Pin higor_temporal\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[7\] " "Pin higor_temporal\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[6\] " "Pin higor_temporal\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[5\] " "Pin higor_temporal\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[4\] " "Pin higor_temporal\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[3\] " "Pin higor_temporal\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[2\] " "Pin higor_temporal\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[1\] " "Pin higor_temporal\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "higor_temporal\[0\] " "Pin higor_temporal\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { higor_temporal[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 808 1144 1340 824 "higor_temporal" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { higor_temporal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[31\] " "Pin saida_x\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[30\] " "Pin saida_x\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[29\] " "Pin saida_x\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[28\] " "Pin saida_x\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[27\] " "Pin saida_x\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[26\] " "Pin saida_x\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[25\] " "Pin saida_x\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[24\] " "Pin saida_x\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[23\] " "Pin saida_x\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[22\] " "Pin saida_x\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[21\] " "Pin saida_x\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[20\] " "Pin saida_x\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[19\] " "Pin saida_x\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[18\] " "Pin saida_x\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[17\] " "Pin saida_x\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[16\] " "Pin saida_x\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[15\] " "Pin saida_x\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[14\] " "Pin saida_x\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[13\] " "Pin saida_x\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[12\] " "Pin saida_x\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[11\] " "Pin saida_x\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[10\] " "Pin saida_x\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[9\] " "Pin saida_x\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[8\] " "Pin saida_x\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[7\] " "Pin saida_x\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[6\] " "Pin saida_x\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[5\] " "Pin saida_x\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 706 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[4\] " "Pin saida_x\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[3\] " "Pin saida_x\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[2\] " "Pin saida_x\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[1\] " "Pin saida_x\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_x\[0\] " "Pin saida_x\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { saida_x[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 72 4224 4400 88 "saida_x" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { saida_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[31\] " "Pin sergio\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[30\] " "Pin sergio\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 713 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[29\] " "Pin sergio\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[28\] " "Pin sergio\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 715 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[27\] " "Pin sergio\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 716 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[26\] " "Pin sergio\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 717 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[25\] " "Pin sergio\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[24\] " "Pin sergio\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[23\] " "Pin sergio\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[22\] " "Pin sergio\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[21\] " "Pin sergio\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[20\] " "Pin sergio\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[19\] " "Pin sergio\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[18\] " "Pin sergio\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[17\] " "Pin sergio\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[16\] " "Pin sergio\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[15\] " "Pin sergio\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[14\] " "Pin sergio\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[13\] " "Pin sergio\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 730 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[12\] " "Pin sergio\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[11\] " "Pin sergio\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[10\] " "Pin sergio\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[9\] " "Pin sergio\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[8\] " "Pin sergio\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[7\] " "Pin sergio\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[6\] " "Pin sergio\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[5\] " "Pin sergio\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[4\] " "Pin sergio\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[3\] " "Pin sergio\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[2\] " "Pin sergio\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[1\] " "Pin sergio\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sergio\[0\] " "Pin sergio\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { sergio[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 792 840 1016 808 "sergio" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sergio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[31\] " "Pin Tempo\[31\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[31] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[30\] " "Pin Tempo\[30\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[30] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[29\] " "Pin Tempo\[29\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[29] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[28\] " "Pin Tempo\[28\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[28] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[27\] " "Pin Tempo\[27\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[27] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[26\] " "Pin Tempo\[26\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[26] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[25\] " "Pin Tempo\[25\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[25] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[24\] " "Pin Tempo\[24\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[24] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[23\] " "Pin Tempo\[23\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[23] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[22\] " "Pin Tempo\[22\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[22] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[21\] " "Pin Tempo\[21\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[21] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[20\] " "Pin Tempo\[20\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[20] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[19\] " "Pin Tempo\[19\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[19] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[18\] " "Pin Tempo\[18\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[18] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[17\] " "Pin Tempo\[17\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[17] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[16\] " "Pin Tempo\[16\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[16] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[15\] " "Pin Tempo\[15\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[15] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[14\] " "Pin Tempo\[14\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[14] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[13\] " "Pin Tempo\[13\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[13] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[12\] " "Pin Tempo\[12\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[12] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[11\] " "Pin Tempo\[11\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[11] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[10\] " "Pin Tempo\[10\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[10] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[9\] " "Pin Tempo\[9\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[9] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[8\] " "Pin Tempo\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[7\] " "Pin Tempo\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[6\] " "Pin Tempo\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[5\] " "Pin Tempo\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[4\] " "Pin Tempo\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[3\] " "Pin Tempo\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[2\] " "Pin Tempo\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[1\] " "Pin Tempo\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tempo\[0\] " "Pin Tempo\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { Tempo[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 2080 2256 928 "Tempo" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Tempo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[8\] " "Pin X_PWM_BIRL\[8\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[8] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[7\] " "Pin X_PWM_BIRL\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[6\] " "Pin X_PWM_BIRL\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[5\] " "Pin X_PWM_BIRL\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[4\] " "Pin X_PWM_BIRL\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[3\] " "Pin X_PWM_BIRL\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[2\] " "Pin X_PWM_BIRL\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[1\] " "Pin X_PWM_BIRL\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X_PWM_BIRL\[0\] " "Pin X_PWM_BIRL\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { X_PWM_BIRL[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 240 5008 5196 256 "X_PWM_BIRL" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { X_PWM_BIRL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[7\] " "Pin S2\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[6\] " "Pin S2\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[5\] " "Pin S2\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[4\] " "Pin S2\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[3\] " "Pin S2\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[2\] " "Pin S2\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[1\] " "Pin S2\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[0\] " "Pin S2\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S2[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 1656 1824 224 "S2" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Pin S1\[7\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[7] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Pin S1\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[6] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Pin S1\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[5] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Pin S1\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[4] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Pin S1\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[3] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Pin S1\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[2] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Pin S1\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[1] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Pin S1\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { S1[0] } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -72 1648 1816 -56 "S1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542500750845 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542500750845 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "267 " "TimeQuest Timing Analyzer is analyzing 267 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542500751530 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Secador.sdc " "Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542500751544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542500751545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datac  to: combout " "Cell: inst48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542500751636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542500751636 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542500751696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542500752129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Destination node inst48" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 4630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542500752129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name1 " "Destination node pin_name1" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { pin_name1 } } } { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 640 264 440 656 "pin_name1" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542500752129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542500752129 ""}  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { CLK } } } { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 0 -168 0 16 "CLK" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542500752129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542500752130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_o2i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 40 2 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 3034 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542500752130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542500752130 ""}  } { { "db/cntr_o2i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 45 19 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 3029 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542500752130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542500752130 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 4630 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542500752130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542500753068 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542500753083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542500753085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542500753104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542500753126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542500753139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542500753627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 Embedded multiplier block " "Packed 51 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1542500753643 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1542500753643 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542500753643 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "194 unused 3.3V 16 178 0 " "Number of I/O pins in group: 194 (unused VREF, 3.3V VCCIO, 16 input, 178 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542500753665 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542500753665 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542500753665 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 62 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 3 56 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542500753668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542500753668 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542500753668 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK2 " "Node \"CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1542500753909 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_MS " "Node \"PIN_MS\" is assigned to location or region, but does not exist in design" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/linksnow/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_MS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1542500753909 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542500753909 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542500753910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542500755902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542500759764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542500759840 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542500781929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542500781929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542500783119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542500791723 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542500791723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542500794792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542500794796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542500794796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.70 " "Total time spent on timing analysis during the Fitter is 10.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542500795059 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542500795076 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "180 " "Found 180 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MISO 0 " "Pin \"DATA_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[31\] 0 " "Pin \"Z\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[30\] 0 " "Pin \"Z\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[29\] 0 " "Pin \"Z\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[28\] 0 " "Pin \"Z\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[27\] 0 " "Pin \"Z\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[26\] 0 " "Pin \"Z\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[25\] 0 " "Pin \"Z\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[24\] 0 " "Pin \"Z\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[23\] 0 " "Pin \"Z\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[22\] 0 " "Pin \"Z\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[21\] 0 " "Pin \"Z\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[20\] 0 " "Pin \"Z\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[19\] 0 " "Pin \"Z\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[18\] 0 " "Pin \"Z\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[17\] 0 " "Pin \"Z\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[16\] 0 " "Pin \"Z\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[15\] 0 " "Pin \"Z\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[14\] 0 " "Pin \"Z\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[13\] 0 " "Pin \"Z\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[12\] 0 " "Pin \"Z\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[11\] 0 " "Pin \"Z\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[10\] 0 " "Pin \"Z\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[9\] 0 " "Pin \"Z\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[8\] 0 " "Pin \"Z\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[7\] 0 " "Pin \"Z\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[6\] 0 " "Pin \"Z\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[5\] 0 " "Pin \"Z\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[4\] 0 " "Pin \"Z\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[3\] 0 " "Pin \"Z\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[2\] 0 " "Pin \"Z\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[1\] 0 " "Pin \"Z\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[0\] 0 " "Pin \"Z\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm 0 " "Pin \"debug_pwm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[7\] 0 " "Pin \"debug_pwm_value\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[6\] 0 " "Pin \"debug_pwm_value\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[5\] 0 " "Pin \"debug_pwm_value\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[4\] 0 " "Pin \"debug_pwm_value\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[3\] 0 " "Pin \"debug_pwm_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[2\] 0 " "Pin \"debug_pwm_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[1\] 0 " "Pin \"debug_pwm_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm_value\[0\] 0 " "Pin \"debug_pwm_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[31\] 0 " "Pin \"higor_temporal\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[30\] 0 " "Pin \"higor_temporal\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[29\] 0 " "Pin \"higor_temporal\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[28\] 0 " "Pin \"higor_temporal\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[27\] 0 " "Pin \"higor_temporal\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[26\] 0 " "Pin \"higor_temporal\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[25\] 0 " "Pin \"higor_temporal\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[24\] 0 " "Pin \"higor_temporal\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[23\] 0 " "Pin \"higor_temporal\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[22\] 0 " "Pin \"higor_temporal\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[21\] 0 " "Pin \"higor_temporal\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[20\] 0 " "Pin \"higor_temporal\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[19\] 0 " "Pin \"higor_temporal\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[18\] 0 " "Pin \"higor_temporal\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[17\] 0 " "Pin \"higor_temporal\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[16\] 0 " "Pin \"higor_temporal\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[15\] 0 " "Pin \"higor_temporal\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[14\] 0 " "Pin \"higor_temporal\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[13\] 0 " "Pin \"higor_temporal\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[12\] 0 " "Pin \"higor_temporal\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[11\] 0 " "Pin \"higor_temporal\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[10\] 0 " "Pin \"higor_temporal\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[9\] 0 " "Pin \"higor_temporal\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[8\] 0 " "Pin \"higor_temporal\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[7\] 0 " "Pin \"higor_temporal\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[6\] 0 " "Pin \"higor_temporal\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[5\] 0 " "Pin \"higor_temporal\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[4\] 0 " "Pin \"higor_temporal\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[3\] 0 " "Pin \"higor_temporal\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[2\] 0 " "Pin \"higor_temporal\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[1\] 0 " "Pin \"higor_temporal\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "higor_temporal\[0\] 0 " "Pin \"higor_temporal\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[31\] 0 " "Pin \"saida_x\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[30\] 0 " "Pin \"saida_x\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[29\] 0 " "Pin \"saida_x\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[28\] 0 " "Pin \"saida_x\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[27\] 0 " "Pin \"saida_x\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[26\] 0 " "Pin \"saida_x\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[25\] 0 " "Pin \"saida_x\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[24\] 0 " "Pin \"saida_x\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[23\] 0 " "Pin \"saida_x\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[22\] 0 " "Pin \"saida_x\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[21\] 0 " "Pin \"saida_x\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[20\] 0 " "Pin \"saida_x\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[19\] 0 " "Pin \"saida_x\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[18\] 0 " "Pin \"saida_x\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[17\] 0 " "Pin \"saida_x\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[16\] 0 " "Pin \"saida_x\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[15\] 0 " "Pin \"saida_x\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[14\] 0 " "Pin \"saida_x\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[13\] 0 " "Pin \"saida_x\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[12\] 0 " "Pin \"saida_x\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[11\] 0 " "Pin \"saida_x\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[10\] 0 " "Pin \"saida_x\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[9\] 0 " "Pin \"saida_x\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[8\] 0 " "Pin \"saida_x\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[7\] 0 " "Pin \"saida_x\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[6\] 0 " "Pin \"saida_x\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[5\] 0 " "Pin \"saida_x\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[4\] 0 " "Pin \"saida_x\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[3\] 0 " "Pin \"saida_x\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[2\] 0 " "Pin \"saida_x\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[1\] 0 " "Pin \"saida_x\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_x\[0\] 0 " "Pin \"saida_x\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[31\] 0 " "Pin \"sergio\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[30\] 0 " "Pin \"sergio\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[29\] 0 " "Pin \"sergio\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[28\] 0 " "Pin \"sergio\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[27\] 0 " "Pin \"sergio\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[26\] 0 " "Pin \"sergio\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[25\] 0 " "Pin \"sergio\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[24\] 0 " "Pin \"sergio\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[23\] 0 " "Pin \"sergio\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[22\] 0 " "Pin \"sergio\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[21\] 0 " "Pin \"sergio\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[20\] 0 " "Pin \"sergio\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[19\] 0 " "Pin \"sergio\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[18\] 0 " "Pin \"sergio\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[17\] 0 " "Pin \"sergio\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[16\] 0 " "Pin \"sergio\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[15\] 0 " "Pin \"sergio\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[14\] 0 " "Pin \"sergio\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[13\] 0 " "Pin \"sergio\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[12\] 0 " "Pin \"sergio\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[11\] 0 " "Pin \"sergio\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[10\] 0 " "Pin \"sergio\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[9\] 0 " "Pin \"sergio\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[8\] 0 " "Pin \"sergio\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[7\] 0 " "Pin \"sergio\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[6\] 0 " "Pin \"sergio\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[5\] 0 " "Pin \"sergio\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[4\] 0 " "Pin \"sergio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[3\] 0 " "Pin \"sergio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[2\] 0 " "Pin \"sergio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[1\] 0 " "Pin \"sergio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sergio\[0\] 0 " "Pin \"sergio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[31\] 0 " "Pin \"Tempo\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[30\] 0 " "Pin \"Tempo\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[29\] 0 " "Pin \"Tempo\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[28\] 0 " "Pin \"Tempo\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[27\] 0 " "Pin \"Tempo\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[26\] 0 " "Pin \"Tempo\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[25\] 0 " "Pin \"Tempo\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[24\] 0 " "Pin \"Tempo\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[23\] 0 " "Pin \"Tempo\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[22\] 0 " "Pin \"Tempo\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[21\] 0 " "Pin \"Tempo\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[20\] 0 " "Pin \"Tempo\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[19\] 0 " "Pin \"Tempo\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[18\] 0 " "Pin \"Tempo\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[17\] 0 " "Pin \"Tempo\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[16\] 0 " "Pin \"Tempo\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[15\] 0 " "Pin \"Tempo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[14\] 0 " "Pin \"Tempo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[13\] 0 " "Pin \"Tempo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[12\] 0 " "Pin \"Tempo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[11\] 0 " "Pin \"Tempo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[10\] 0 " "Pin \"Tempo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[9\] 0 " "Pin \"Tempo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[8\] 0 " "Pin \"Tempo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[7\] 0 " "Pin \"Tempo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[6\] 0 " "Pin \"Tempo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[5\] 0 " "Pin \"Tempo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[4\] 0 " "Pin \"Tempo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[3\] 0 " "Pin \"Tempo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[2\] 0 " "Pin \"Tempo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[1\] 0 " "Pin \"Tempo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tempo\[0\] 0 " "Pin \"Tempo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[8\] 0 " "Pin \"X_PWM_BIRL\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[7\] 0 " "Pin \"X_PWM_BIRL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[6\] 0 " "Pin \"X_PWM_BIRL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[5\] 0 " "Pin \"X_PWM_BIRL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[4\] 0 " "Pin \"X_PWM_BIRL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[3\] 0 " "Pin \"X_PWM_BIRL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[2\] 0 " "Pin \"X_PWM_BIRL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[1\] 0 " "Pin \"X_PWM_BIRL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X_PWM_BIRL\[0\] 0 " "Pin \"X_PWM_BIRL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542500795243 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542500795243 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542500797125 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542500797608 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542500799619 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542500800253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542500800354 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542500800467 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542500800470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/Secador.fit.smsg " "Generated suppressed messages file /home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/Secador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542500801152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542500802479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:26:42 2018 " "Processing ended: Sat Nov 17 21:26:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542500802479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542500802479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542500802479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542500802479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542500804948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542500804949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 21:26:44 2018 " "Processing started: Sat Nov 17 21:26:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542500804949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542500804949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Secador -c Secador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542500804949 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542500806507 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542500806560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542500807080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:26:47 2018 " "Processing ended: Sat Nov 17 21:26:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542500807080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542500807080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542500807080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542500807080 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542500807218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542500808455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542500808456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 21:26:48 2018 " "Processing started: Sat Nov 17 21:26:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542500808456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542500808456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Secador -c Secador " "Command: quartus_sta Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542500808457 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542500808483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542500808788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542500808823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542500808823 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "267 " "TimeQuest Timing Analyzer is analyzing 267 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542500809218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Secador.sdc " "Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542500809311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542500809312 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809351 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FINISH FINISH " "create_clock -period 1.000 -name FINISH FINISH" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809351 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809351 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809351 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datad  to: combout " "Cell: inst48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809381 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542500809381 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542500809400 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1542500809422 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542500809508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.837 " "Worst-case setup slack is -9.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.837    -12957.511 CLK  " "   -9.837    -12957.511 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402       -38.732 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "   -1.402       -38.732 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493        -1.390 FINISH  " "   -0.493        -1.390 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500809509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.995 " "Worst-case hold slack is -2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995       -11.491 FINISH  " "   -2.995       -11.491 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614       -11.408 CLK  " "   -1.614       -11.408 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    1.319         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500809533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.515 " "Worst-case recovery slack is 1.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515         0.000 FINISH  " "    1.515         0.000 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500809534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.245 " "Worst-case removal slack is -1.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245        -2.490 FINISH  " "   -1.245        -2.490 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500809535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -8418.604 CLK  " "   -1.627     -8418.604 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 FINISH  " "   -1.222       -11.222 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500809539 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542500809802 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1542500809804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datad  to: combout " "Cell: inst48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542500809984 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542500809984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542500810010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.797 " "Worst-case setup slack is -3.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.797     -4114.344 CLK  " "   -3.797     -4114.344 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507       -14.283 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "   -0.507       -14.283 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 FINISH  " "    0.263         0.000 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500810012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.685 " "Worst-case hold slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685        -6.463 FINISH  " "   -1.685        -6.463 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -6.210 CLK  " "   -0.836        -6.210 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    1.071         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500810037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.880 " "Worst-case recovery slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880         0.000 FINISH  " "    0.880         0.000 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500810039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.500 " "Worst-case removal slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 FINISH  " "   -0.500        -1.000 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500810042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -8462.188 CLK  " "   -1.627     -8462.188 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 FINISH  " "   -1.222       -11.222 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542500810049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542500810049 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542500810289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542500810331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542500810331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542500810492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:26:50 2018 " "Processing ended: Sat Nov 17 21:26:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542500810492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542500810492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542500810492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542500810492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542500812855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542500812856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 21:26:52 2018 " "Processing started: Sat Nov 17 21:26:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542500812856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542500812856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Secador -c Secador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542500812857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Secador.vo /home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/simulation/modelsim/ simulation " "Generated file Secador.vo in folder \"/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542500814406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542500814546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:26:54 2018 " "Processing ended: Sat Nov 17 21:26:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542500814546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542500814546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542500814546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542500814546 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542500814752 ""}
