library IEEE;
use IEEE.std_logic_1164.all;

entity register64 is
	port(clr, clk,wr: in std_logic;
			inputD: in std_logic_vector(63 downto 0);
			outputQ : buffer std_logic_vector(63 downto 0)
			);
end entity register32;

ARCHITECTURE behaviour OF register32 IS
BEGIN
    process(clk, clr)
    begin
        if clr = '1' then
            outputQ <= x"00000000";

        elsif rising_edge(clk) then
            if wr = '1' then
                outputQ <= inputD;
            end if;
        end if;
    end process;
end architecture behaviour;