Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER_2
Compiling module xil_defaultlib.ENCODER_4
Compiling module xil_defaultlib.ENCODER_8
Compiling module xil_defaultlib.ENCODER_16
Compiling module xil_defaultlib.ENCODER_32
Compiling module xil_defaultlib.INT_TO_FLOAT
Compiling module xil_defaultlib.ENCODER_64
Compiling module xil_defaultlib.FLOAT32_MUL
Compiling module xil_defaultlib.FLOAT_TO_INT
Compiling module xil_defaultlib.FLOAT32_MUL_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLOAT32_MUL_T_behav
