// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxInsertPseudoHeader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer0_V_dout,
        rxEng_dataBuffer0_V_empty_n,
        rxEng_dataBuffer0_V_read,
        rxEng_tcpLenFifo_V_V_dout,
        rxEng_tcpLenFifo_V_V_empty_n,
        rxEng_tcpLenFifo_V_V_read,
        rxEng_dataBuffer1_V_din,
        rxEng_dataBuffer1_V_full_n,
        rxEng_dataBuffer1_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv16_600 = 16'b11000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer0_V_dout;
input   rxEng_dataBuffer0_V_empty_n;
output   rxEng_dataBuffer0_V_read;
input  [15:0] rxEng_tcpLenFifo_V_V_dout;
input   rxEng_tcpLenFifo_V_V_empty_n;
output   rxEng_tcpLenFifo_V_V_read;
output  [72:0] rxEng_dataBuffer1_V_din;
input   rxEng_dataBuffer1_V_full_n;
output   rxEng_dataBuffer1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer0_V_read;
reg rxEng_tcpLenFifo_V_V_read;
reg[72:0] rxEng_dataBuffer1_V_din;
reg rxEng_dataBuffer1_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_142_p3;
wire   [0:0] tmp_39_nbreadreq_fu_150_p3;
reg    ap_sig_bdd_85;
reg   [0:0] iph_wasLast_load_reg_542;
reg   [0:0] tmp_reg_546;
reg   [1:0] iph_wordCount_V_load_reg_550;
reg   [0:0] tmp_39_reg_554;
reg    ap_sig_bdd_122;
reg   [0:0] iph_wasLast = 1'b0;
reg   [63:0] iph_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] iph_prevWord_keep_V = 8'b00000000;
reg   [1:0] iph_wordCount_V = 2'b00;
reg   [0:0] iph_prevWord_last_V = 1'b0;
wire   [63:0] p_Val2_9_fu_365_p1;
reg   [7:0] p_Result_14_reg_563;
wire   [7:0] tmp_82_fu_379_p1;
reg   [7:0] tmp_82_reg_568;
wire   [31:0] tmp_83_fu_383_p1;
reg   [31:0] tmp_83_reg_573;
wire   [63:0] tmp_78_fu_387_p1;
reg   [0:0] tmp_last_V_4_reg_583;
wire   [63:0] tmp_76_fu_396_p1;
wire   [63:0] p_Val2_7_fu_400_p1;
wire   [31:0] tmp_74_fu_404_p1;
reg   [31:0] tmp_74_reg_598;
reg   [3:0] p_Result_13_reg_603;
wire   [0:0] tmp_last_V_fu_426_p2;
reg   [0:0] tmp_last_V_reg_608;
wire   [0:0] ap_reg_phiprechg_iph_wordCount_V_flag_reg_177pp0_it0;
reg   [0:0] iph_wordCount_V_flag_phi_fu_180_p10;
wire   [1:0] ap_reg_phiprechg_iph_wordCount_V_new_reg_197pp0_it0;
reg   [1:0] iph_wordCount_V_new_phi_fu_200_p10;
wire   [0:0] ap_reg_phiprechg_tmp_s_reg_217pp0_it0;
reg   [0:0] tmp_s_phi_fu_220_p10;
wire   [0:0] ap_reg_phiprechg_tmp_58_reg_235pp0_it0;
reg   [0:0] tmp_58_phi_fu_238_p10;
wire   [0:0] ap_reg_phiprechg_iph_wordCount_V_flag_1_reg_251pp0_it0;
reg   [0:0] iph_wordCount_V_flag_1_phi_fu_254_p4;
wire   [1:0] ap_reg_phiprechg_iph_wordCount_V_new_1_reg_263pp0_it0;
reg   [1:0] iph_wordCount_V_new_1_phi_fu_266_p4;
wire   [7:0] ap_reg_phiprechg_tmp_59_reg_274pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_59_reg_274pp0_it1;
wire   [63:0] ap_reg_phiprechg_tmp_60_reg_291pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_60_reg_291pp0_it1;
wire   [72:0] tmp_5_fu_473_p6;
wire   [72:0] tmp_3_fu_485_p4;
wire   [72:0] tmp_7_fu_495_p6;
wire   [72:0] tmp77_fu_531_p4;
wire   [0:0] tmp_61_fu_439_p2;
wire   [0:0] tmp_75_fu_418_p3;
wire   [3:0] grp_fu_340_p4;
wire   [31:0] grp_fu_331_p4;
wire   [63:0] p_Result_s_120_fu_519_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_76;
reg    ap_sig_bdd_55;
reg    ap_sig_bdd_65;
reg    ap_sig_bdd_69;
reg    ap_sig_bdd_129;
reg    ap_sig_bdd_228;
reg    ap_sig_bdd_276;
reg    ap_sig_bdd_411;
reg    ap_sig_bdd_105;
reg    ap_sig_bdd_108;
reg    ap_sig_bdd_116;
reg    ap_sig_bdd_241;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_reg_phiprechg_tmp_59_reg_274pp0_it1 <= {{rxEng_dataBuffer0_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_reg_phiprechg_tmp_59_reg_274pp0_it1 <= ap_reg_phiprechg_tmp_59_reg_274pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_129) begin
        if (ap_sig_bdd_69) begin
            ap_reg_phiprechg_tmp_60_reg_291pp0_it1 <= tmp_76_fu_396_p1;
        end else if (ap_sig_bdd_65) begin
            ap_reg_phiprechg_tmp_60_reg_291pp0_it1 <= tmp_78_fu_387_p1;
        end else if (ap_sig_bdd_55) begin
            ap_reg_phiprechg_tmp_60_reg_291pp0_it1 <= p_Val2_9_fu_365_p1;
        end else if (ap_sig_bdd_76) begin
            ap_reg_phiprechg_tmp_60_reg_291pp0_it1 <= p_Val2_7_fu_400_p1;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_60_reg_291pp0_it1 <= ap_reg_phiprechg_tmp_60_reg_291pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_129) begin
        if (~(iph_wasLast == ap_const_lv1_0)) begin
            iph_wasLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_228) begin
            iph_wasLast <= tmp_61_fu_439_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        iph_prevWord_data_V <= ap_reg_phiprechg_tmp_60_reg_291pp0_it1;
        iph_prevWord_keep_V <= ap_reg_phiprechg_tmp_59_reg_274pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        iph_prevWord_last_V <= tmp_58_phi_fu_238_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        iph_wasLast_load_reg_542 <= iph_wasLast;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == iph_wordCount_V_flag_1_phi_fu_254_p4))) begin
        iph_wordCount_V <= iph_wordCount_V_new_1_phi_fu_266_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        iph_wordCount_V_load_reg_550 <= iph_wordCount_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Result_13_reg_603 <= {{rxEng_dataBuffer0_V_dout[ap_const_lv32_43 : ap_const_lv32_40]}};
        tmp_74_reg_598 <= tmp_74_fu_404_p1;
        tmp_last_V_reg_608 <= tmp_last_V_fu_426_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Result_14_reg_563 <= {{rxEng_tcpLenFifo_V_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_82_reg_568 <= tmp_82_fu_379_p1;
        tmp_83_reg_573 <= tmp_83_fu_383_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_39_reg_554 <= tmp_39_nbreadreq_fu_150_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_last_V_4_reg_583 <= iph_prevWord_last_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (iph_wasLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_546 <= tmp_nbreadreq_fu_142_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_122)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_122)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// iph_wordCount_V_flag_1_phi_fu_254_p4 assign process. ///
always @ (iph_wordCount_V_flag_phi_fu_180_p10 or tmp_58_phi_fu_238_p10 or ap_reg_phiprechg_iph_wordCount_V_flag_1_reg_251pp0_it0 or ap_sig_bdd_276)
begin
    if (ap_sig_bdd_276) begin
        if ((ap_const_lv1_0 == tmp_58_phi_fu_238_p10)) begin
            iph_wordCount_V_flag_1_phi_fu_254_p4 = iph_wordCount_V_flag_phi_fu_180_p10;
        end else if (~(ap_const_lv1_0 == tmp_58_phi_fu_238_p10)) begin
            iph_wordCount_V_flag_1_phi_fu_254_p4 = ap_const_lv1_1;
        end else begin
            iph_wordCount_V_flag_1_phi_fu_254_p4 = ap_reg_phiprechg_iph_wordCount_V_flag_1_reg_251pp0_it0;
        end
    end else begin
        iph_wordCount_V_flag_1_phi_fu_254_p4 = ap_reg_phiprechg_iph_wordCount_V_flag_1_reg_251pp0_it0;
    end
end

/// iph_wordCount_V_flag_phi_fu_180_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or iph_wasLast or iph_wordCount_V or ap_reg_phiprechg_iph_wordCount_V_flag_reg_177pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_0)))) begin
        iph_wordCount_V_flag_phi_fu_180_p10 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & (ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3)))) begin
        iph_wordCount_V_flag_phi_fu_180_p10 = ap_const_lv1_0;
    end else begin
        iph_wordCount_V_flag_phi_fu_180_p10 = ap_reg_phiprechg_iph_wordCount_V_flag_reg_177pp0_it0;
    end
end

/// iph_wordCount_V_new_1_phi_fu_266_p4 assign process. ///
always @ (iph_wordCount_V_new_phi_fu_200_p10 or tmp_58_phi_fu_238_p10 or ap_reg_phiprechg_iph_wordCount_V_new_1_reg_263pp0_it0 or ap_sig_bdd_276)
begin
    if (ap_sig_bdd_276) begin
        if ((ap_const_lv1_0 == tmp_58_phi_fu_238_p10)) begin
            iph_wordCount_V_new_1_phi_fu_266_p4 = iph_wordCount_V_new_phi_fu_200_p10;
        end else if (~(ap_const_lv1_0 == tmp_58_phi_fu_238_p10)) begin
            iph_wordCount_V_new_1_phi_fu_266_p4 = ap_const_lv2_0;
        end else begin
            iph_wordCount_V_new_1_phi_fu_266_p4 = ap_reg_phiprechg_iph_wordCount_V_new_1_reg_263pp0_it0;
        end
    end else begin
        iph_wordCount_V_new_1_phi_fu_266_p4 = ap_reg_phiprechg_iph_wordCount_V_new_1_reg_263pp0_it0;
    end
end

/// iph_wordCount_V_new_phi_fu_200_p10 assign process. ///
always @ (iph_wordCount_V or ap_reg_phiprechg_iph_wordCount_V_new_reg_197pp0_it0 or ap_sig_bdd_276 or ap_sig_bdd_411)
begin
    if (ap_sig_bdd_276) begin
        if ((iph_wordCount_V == ap_const_lv2_0)) begin
            iph_wordCount_V_new_phi_fu_200_p10 = ap_const_lv2_1;
        end else if ((iph_wordCount_V == ap_const_lv2_1)) begin
            iph_wordCount_V_new_phi_fu_200_p10 = ap_const_lv2_2;
        end else if (ap_sig_bdd_411) begin
            iph_wordCount_V_new_phi_fu_200_p10 = ap_const_lv2_3;
        end else begin
            iph_wordCount_V_new_phi_fu_200_p10 = ap_reg_phiprechg_iph_wordCount_V_new_reg_197pp0_it0;
        end
    end else begin
        iph_wordCount_V_new_phi_fu_200_p10 = ap_reg_phiprechg_iph_wordCount_V_new_reg_197pp0_it0;
    end
end

/// rxEng_dataBuffer0_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or ap_sig_bdd_85 or ap_sig_bdd_122 or iph_wasLast or iph_wordCount_V)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_dataBuffer0_V_read = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer0_V_read = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer1_V_din assign process. ///
always @ (iph_wasLast_load_reg_542 or tmp_5_fu_473_p6 or tmp_3_fu_485_p4 or tmp_7_fu_495_p6 or tmp77_fu_531_p4 or ap_sig_bdd_105 or ap_sig_bdd_108 or ap_sig_bdd_116 or ap_sig_bdd_241)
begin
    if (ap_sig_bdd_241) begin
        if (~(ap_const_lv1_0 == iph_wasLast_load_reg_542)) begin
            rxEng_dataBuffer1_V_din = tmp77_fu_531_p4;
        end else if (ap_sig_bdd_116) begin
            rxEng_dataBuffer1_V_din = tmp_7_fu_495_p6;
        end else if (ap_sig_bdd_108) begin
            rxEng_dataBuffer1_V_din = tmp_3_fu_485_p4;
        end else if (ap_sig_bdd_105) begin
            rxEng_dataBuffer1_V_din = tmp_5_fu_473_p6;
        end else begin
            rxEng_dataBuffer1_V_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer1_V_din = 'bx;
    end
end

/// rxEng_dataBuffer1_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_85 or iph_wasLast_load_reg_542 or tmp_reg_546 or iph_wordCount_V_load_reg_550 or tmp_39_reg_554 or ap_sig_bdd_122)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_lv2_2 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv1_0 == tmp_39_reg_554) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_lv2_1 == iph_wordCount_V_load_reg_550) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & ~(ap_const_lv2_2 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv2_1 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv2_0 == iph_wordCount_V_load_reg_550) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == iph_wasLast_load_reg_542) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_dataBuffer1_V_write = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer1_V_write = ap_const_logic_0;
    end
end

/// rxEng_tcpLenFifo_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or ap_sig_bdd_85 or ap_sig_bdd_122 or iph_wasLast or iph_wordCount_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng_tcpLenFifo_V_V_read = ap_const_logic_1;
    end else begin
        rxEng_tcpLenFifo_V_V_read = ap_const_logic_0;
    end
end

/// tmp_58_phi_fu_238_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng_dataBuffer0_V_dout or tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or iph_wasLast or iph_wordCount_V or ap_reg_phiprechg_tmp_58_reg_235pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & (ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3))) begin
        tmp_58_phi_fu_238_p10 = ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_0)))) begin
        tmp_58_phi_fu_238_p10 = rxEng_dataBuffer0_V_dout[ap_const_lv32_48];
    end else begin
        tmp_58_phi_fu_238_p10 = ap_reg_phiprechg_tmp_58_reg_235pp0_it0;
    end
end

/// tmp_s_phi_fu_220_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or iph_wasLast or iph_wordCount_V or iph_prevWord_last_V or tmp_last_V_fu_426_p2 or ap_reg_phiprechg_tmp_s_reg_217pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1))) begin
        tmp_s_phi_fu_220_p10 = iph_prevWord_last_V;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & (ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3)))) begin
        tmp_s_phi_fu_220_p10 = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0))) begin
        tmp_s_phi_fu_220_p10 = tmp_last_V_fu_426_p2;
    end else begin
        tmp_s_phi_fu_220_p10 = ap_reg_phiprechg_tmp_s_reg_217pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_122 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_iph_wordCount_V_flag_1_reg_251pp0_it0 = 'bx;
assign ap_reg_phiprechg_iph_wordCount_V_flag_reg_177pp0_it0 = 'bx;
assign ap_reg_phiprechg_iph_wordCount_V_new_1_reg_263pp0_it0 = 'bx;
assign ap_reg_phiprechg_iph_wordCount_V_new_reg_197pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_58_reg_235pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_59_reg_274pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_60_reg_291pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_s_reg_217pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_105 assign process. ///
always @ (iph_wasLast_load_reg_542 or tmp_reg_546 or iph_wordCount_V_load_reg_550 or tmp_39_reg_554)
begin
    ap_sig_bdd_105 = ((ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_lv2_2 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv1_0 == tmp_39_reg_554));
end

/// ap_sig_bdd_108 assign process. ///
always @ (iph_wasLast_load_reg_542 or tmp_reg_546 or iph_wordCount_V_load_reg_550)
begin
    ap_sig_bdd_108 = ((ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_lv2_1 == iph_wordCount_V_load_reg_550));
end

/// ap_sig_bdd_116 assign process. ///
always @ (iph_wasLast_load_reg_542 or tmp_reg_546 or iph_wordCount_V_load_reg_550)
begin
    ap_sig_bdd_116 = ((ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & ~(ap_const_lv2_2 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv2_1 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv2_0 == iph_wordCount_V_load_reg_550));
end

/// ap_sig_bdd_122 assign process. ///
always @ (rxEng_dataBuffer1_V_full_n or iph_wasLast_load_reg_542 or tmp_reg_546 or iph_wordCount_V_load_reg_550 or tmp_39_reg_554)
begin
    ap_sig_bdd_122 = (((rxEng_dataBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_lv2_2 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv1_0 == tmp_39_reg_554)) | ((rxEng_dataBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & (ap_const_lv2_1 == iph_wordCount_V_load_reg_550)) | ((rxEng_dataBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == iph_wasLast_load_reg_542) & ~(ap_const_lv1_0 == tmp_reg_546) & ~(ap_const_lv2_2 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv2_1 == iph_wordCount_V_load_reg_550) & ~(ap_const_lv2_0 == iph_wordCount_V_load_reg_550)) | ((rxEng_dataBuffer1_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == iph_wasLast_load_reg_542)));
end

/// ap_sig_bdd_129 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_122)
begin
    ap_sig_bdd_129 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_228 assign process. ///
always @ (tmp_nbreadreq_fu_142_p3 or iph_wasLast or tmp_58_phi_fu_238_p10)
begin
    ap_sig_bdd_228 = ((iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(ap_const_lv1_0 == tmp_58_phi_fu_238_p10));
end

/// ap_sig_bdd_241 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_122)
begin
    ap_sig_bdd_241 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_85) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_276 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_142_p3 or iph_wasLast)
begin
    ap_sig_bdd_276 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3));
end

/// ap_sig_bdd_411 assign process. ///
always @ (tmp_39_nbreadreq_fu_150_p3 or iph_wordCount_V)
begin
    ap_sig_bdd_411 = ((iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3));
end

/// ap_sig_bdd_55 assign process. ///
always @ (tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or iph_wasLast or iph_wordCount_V)
begin
    ap_sig_bdd_55 = ((iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3));
end

/// ap_sig_bdd_65 assign process. ///
always @ (tmp_nbreadreq_fu_142_p3 or iph_wasLast or iph_wordCount_V)
begin
    ap_sig_bdd_65 = ((iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1));
end

/// ap_sig_bdd_69 assign process. ///
always @ (tmp_nbreadreq_fu_142_p3 or iph_wasLast or iph_wordCount_V)
begin
    ap_sig_bdd_69 = ((iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_0));
end

/// ap_sig_bdd_76 assign process. ///
always @ (tmp_nbreadreq_fu_142_p3 or iph_wasLast or iph_wordCount_V)
begin
    ap_sig_bdd_76 = ((iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0));
end

/// ap_sig_bdd_85 assign process. ///
always @ (ap_start or ap_done_reg or rxEng_dataBuffer0_V_empty_n or tmp_nbreadreq_fu_142_p3 or tmp_39_nbreadreq_fu_150_p3 or rxEng_tcpLenFifo_V_V_empty_n or iph_wasLast or iph_wordCount_V)
begin
    ap_sig_bdd_85 = (((rxEng_dataBuffer0_V_empty_n == ap_const_logic_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3)) | ((iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_39_nbreadreq_fu_150_p3) & (rxEng_tcpLenFifo_V_V_empty_n == ap_const_logic_0)) | ((rxEng_dataBuffer0_V_empty_n == ap_const_logic_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_1)) | ((rxEng_dataBuffer0_V_empty_n == ap_const_logic_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & (iph_wordCount_V == ap_const_lv2_0)) | ((rxEng_dataBuffer0_V_empty_n == ap_const_logic_0) & (iph_wasLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_142_p3) & ~(iph_wordCount_V == ap_const_lv2_2) & ~(iph_wordCount_V == ap_const_lv2_1) & ~(iph_wordCount_V == ap_const_lv2_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign grp_fu_331_p4 = {{iph_prevWord_data_V[ap_const_lv32_3F : ap_const_lv32_20]}};
assign grp_fu_340_p4 = {{iph_prevWord_keep_V[ap_const_lv32_7 : ap_const_lv32_4]}};
assign p_Result_s_120_fu_519_p5 = {{ap_const_lv64_0[32'd63 : 32'd32]}, {grp_fu_331_p4}};
assign p_Val2_7_fu_400_p1 = rxEng_dataBuffer0_V_dout[63:0];
assign p_Val2_9_fu_365_p1 = rxEng_dataBuffer0_V_dout[63:0];
assign tmp77_fu_531_p4 = {{{{ap_const_lv5_10}, {grp_fu_340_p4}}}, {p_Result_s_120_fu_519_p5}};
assign tmp_39_nbreadreq_fu_150_p3 = rxEng_tcpLenFifo_V_V_empty_n;
assign tmp_3_fu_485_p4 = {{{tmp_last_V_4_reg_583}, {iph_prevWord_keep_V}}, {iph_prevWord_data_V}};
assign tmp_5_fu_473_p6 = {{{{{{{{ap_const_lv9_FF}, {tmp_83_reg_573}}}, {tmp_82_reg_568}}}, {p_Result_14_reg_563}}}, {ap_const_lv16_600}};
assign tmp_61_fu_439_p2 = (tmp_s_phi_fu_220_p10 ^ ap_const_lv1_1);
assign tmp_74_fu_404_p1 = rxEng_dataBuffer0_V_dout[31:0];
assign tmp_75_fu_418_p3 = rxEng_dataBuffer0_V_dout[ap_const_lv32_44];
assign tmp_76_fu_396_p1 = rxEng_dataBuffer0_V_dout[63:0];
assign tmp_78_fu_387_p1 = rxEng_dataBuffer0_V_dout[63:0];
assign tmp_7_fu_495_p6 = {{{{{tmp_last_V_reg_608}, {p_Result_13_reg_603}}, {grp_fu_340_p4}}, {tmp_74_reg_598}}, {grp_fu_331_p4}};
assign tmp_82_fu_379_p1 = rxEng_tcpLenFifo_V_V_dout[7:0];
assign tmp_83_fu_383_p1 = rxEng_dataBuffer0_V_dout[31:0];
assign tmp_last_V_fu_426_p2 = (tmp_75_fu_418_p3 ^ ap_const_lv1_1);
assign tmp_nbreadreq_fu_142_p3 = rxEng_dataBuffer0_V_empty_n;


endmodule //toe_rxInsertPseudoHeader

