<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix'" level="0">
<item name = "Date">Thu Dec 26 20:23:28 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.380, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">51121, 51121, 51121, 51121, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">51120, 51120, 3195, -, -, 16, no</column>
<column name=" + Loop 1.1">3192, 3192, 114, -, -, 28, no</column>
<column name="  ++ Loop 1.1.1">112, 112, 4, -, -, 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 182, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 28, 8, -</column>
<column name="Multiplexer">-, -, -, 80, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_15s_16s_30_1_1_U11">network_mul_mul_15s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_0_b_s_U">pointwise_conv2d_fix_SeparableConv2D_0_b_s, 0, 13, 4, 0, 16, 13, 1, 208</column>
<column name="SeparableConv2D_0_w_s_U">pointwise_conv2d_fix_SeparableConv2D_0_w_s, 0, 15, 4, 0, 16, 15, 1, 240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_146_p2">+, 0, 0, 19, 14, 10</column>
<column name="add_ln23_1_fu_244_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln30_1_fu_262_p2">+, 0, 0, 21, 15, 15</column>
<column name="buffer_4_fu_279_p2">+, 0, 0, 23, 16, 16</column>
<column name="out_d_fu_158_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_192_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_234_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln23_fu_222_p2">-, 0, 0, 13, 11, 11</column>
<column name="icmp_ln16_fu_152_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln17_fu_186_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln18_fu_228_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="select_ln27_fu_295_p3">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="out_d_0_reg_98">9, 2, 5, 10</column>
<column name="out_h_0_reg_120">9, 2, 5, 10</column>
<column name="out_w_0_reg_131">9, 2, 5, 10</column>
<column name="phi_mul_reg_109">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln16_reg_327">14, 0, 14, 0</column>
<column name="add_ln30_1_reg_386">15, 0, 15, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="empty_27_reg_355">16, 0, 16, 0</column>
<column name="input_load_reg_391">16, 0, 16, 0</column>
<column name="out_d_0_reg_98">5, 0, 5, 0</column>
<column name="out_d_reg_335">5, 0, 5, 0</column>
<column name="out_h_0_reg_120">5, 0, 5, 0</column>
<column name="out_h_reg_363">5, 0, 5, 0</column>
<column name="out_w_0_reg_131">5, 0, 5, 0</column>
<column name="out_w_reg_376">5, 0, 5, 0</column>
<column name="phi_mul_reg_109">14, 0, 14, 0</column>
<column name="sext_ln23_2_reg_350">30, 0, 30, 0</column>
<column name="sub_ln23_reg_368">9, 0, 11, 2</column>
<column name="trunc_ln5_reg_396">16, 0, 16, 0</column>
<column name="zext_ln16_reg_322">14, 0, 15, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
