// Seed: 438291255
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wire module_0,
    output supply1 id_3,
    output wand id_4,
    output tri1 id_5
);
  wire id_7;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input tri id_2,
    output wire id_3,
    output wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    inout tri0 id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    output wire id_11,
    input wor id_12,
    input wand id_13,
    output logic id_14,
    input tri id_15,
    input uwire id_16
);
  wire id_18;
  initial id_14 = #1 1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_0,
      id_4,
      id_4,
      id_3
  );
  wire id_19;
endmodule
