#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002cdd4f6d180 .scope module, "tb_simple" "tb_simple" 2 4;
 .timescale -9 -12;
v000002cdd4f29500_0 .var "clk", 0 0;
v000002cdd4f65c90_0 .var "counter", 1 0;
v000002cdd4f656c0_0 .var "last_mem_valid", 0 0;
v000002cdd4f69b00_0 .net "mem_la_firstword", 0 0, L_000002cdd4fce1a0;  1 drivers
v000002cdd4f69ba0_0 .var "mem_la_firstword_reg", 0 0;
v000002cdd4f6b280_0 .var "mem_ready", 0 0;
v000002cdd4f6b320_0 .var "mem_valid", 0 0;
v000002cdd4fce7e0_0 .var "resetn", 0 0;
E_000002cdd4f67bb0 .event posedge, v000002cdd4f29500_0;
L_000002cdd4fce1a0 .part v000002cdd4f65c90_0, 0, 1;
    .scope S_000002cdd4f6d180;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cdd4f65c90_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_000002cdd4f6d180;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000002cdd4f29500_0;
    %inv;
    %store/vec4 v000002cdd4f29500_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002cdd4f6d180;
T_2 ;
    %wait E_000002cdd4f67bb0;
    %load/vec4 v000002cdd4fce7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd4f69ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd4f656c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002cdd4f656c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002cdd4f69b00_0;
    %assign/vec4 v000002cdd4f69ba0_0, 0;
T_2.2 ;
    %load/vec4 v000002cdd4f6b320_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v000002cdd4f6b280_0;
    %nor/r;
    %and;
T_2.4;
    %assign/vec4 v000002cdd4f656c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002cdd4f6d180;
T_3 ;
    %wait E_000002cdd4f67bb0;
    %load/vec4 v000002cdd4fce7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002cdd4f65c90_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002cdd4f65c90_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002cdd4f6d180;
T_4 ;
    %vpi_call 2 46 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002cdd4f6d180 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002cdd4f6d180;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f29500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4fce7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %vpi_call 2 59 "$display", "\012=== Starting Test ===" {0 0 0};
    %vpi_call 2 60 "$display", "Time\011resetn\011mem_valid\011mem_ready\011mem_la_firstword\011mem_la_firstword_reg\011last_mem_valid" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4fce7e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "\012--- Test: Memory ready immediately ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002cdd4f656c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 75 "$display", "ERROR: last_mem_valid should be 0, got %b", v000002cdd4f656c0_0 {0 0 0};
T_5.0 ;
    %vpi_call 2 78 "$display", "\012--- Test: Slow memory (2 cycles) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Cycle 1: last_mem_valid = %b (should be 1 - memory busy)", v000002cdd4f656c0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %vpi_call 2 90 "$display", "Cycle 3: mem_ready=1, last_mem_valid = %b (should become 0)", v000002cdd4f656c0_0 {0 0 0};
    %vpi_call 2 93 "$display", "\012--- Test: Register only updates when memory not busy ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 101 "$display", "While busy: mem_la_firstword changed, but mem_la_firstword_reg stayed at %b", v000002cdd4f69ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 107 "$display", "After ready: mem_la_firstword_reg updated to %b", v000002cdd4f69ba0_0 {0 0 0};
    %vpi_call 2 110 "$display", "\012--- Test: Reset clears everything ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4fce7e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002cdd4f69ba0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_5.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002cdd4f656c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.4;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 115 "$display", "ERROR: Reset didn't clear registers!" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 117 "$display", "Reset successful: both registers = 0" {0 0 0};
T_5.3 ;
    %vpi_call 2 120 "$display", "\012--- Test: Extra cycles for waveform ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4fce7e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd4f6b280_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 136 "$display", "\012=== Test Complete ===" {0 0 0};
    %vpi_call 2 137 "$display", "VCD file 'waveform.vcd' has been created" {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002cdd4f6d180;
T_6 ;
    %wait E_000002cdd4f67bb0;
    %vpi_call 2 143 "$display", "%0t\011%b\011%b\011\011%b\011\011%b\011\011\011%b\011\011\011%b", $time, v000002cdd4fce7e0_0, v000002cdd4f6b320_0, v000002cdd4f6b280_0, v000002cdd4f69b00_0, v000002cdd4f69ba0_0, v000002cdd4f656c0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb_simple.v";
