Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 27 16:45:33 2019
| Host         : vhdl-2018 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_drc -file master_controller_drc_routed.rpt -pb master_controller_drc_routed.pb -rpx master_controller_drc_routed.rpx
| Design       : master_controller
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net SAMP/r_reg_reg[0] is a gated clock net sourced by a combinational pin SAMP/r_reg[23]_i_1/O, cell SAMP/r_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT SAMP/r_reg[23]_i_1 is driving clock pin of 24 cells. This could lead to large hold time violations. First few involved cells are:
    SHFT/r_reg_reg[0] {FDRE}
    SHFT/r_reg_reg[10] {FDRE}
    SHFT/r_reg_reg[11] {FDRE}
    SHFT/r_reg_reg[12] {FDRE}
    SHFT/r_reg_reg[15] {FDRE}

Related violations: <none>


