-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subtract_mean is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC;
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC;
    output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of subtract_mean is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "subtract_mean_subtract_mean,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=1201,HLS_SYN_LUT=2142,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_FFFFFC01 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal n : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal n_read_reg_433 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_447 : STD_LOGIC_VECTOR (21 downto 0);
    signal num_chunks_fu_281_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal num_chunks_reg_452 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub1_fu_289_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub1_reg_458 : STD_LOGIC_VECTOR (22 downto 0);
    signal chunk_size_fu_335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal chunk_size_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal running_sum_1_reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_val_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal chunk_6_fu_374_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal chunk_6_reg_500 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal icmp_ln44_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_505 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln44_fu_397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln44_reg_511 : STD_LOGIC_VECTOR (31 downto 0);
    signal chunk_size_1_fu_402_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal chunk_size_1_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal sub63_fu_409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub63_reg_523 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal buffer_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buffer_ce0 : STD_LOGIC;
    signal buffer_we0 : STD_LOGIC;
    signal buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buffer_1_ce0 : STD_LOGIC;
    signal buffer_1_we0 : STD_LOGIC;
    signal buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buffer_2_ce0 : STD_LOGIC;
    signal buffer_2_we0 : STD_LOGIC;
    signal buffer_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buffer_3_ce0 : STD_LOGIC;
    signal buffer_3_we0 : STD_LOGIC;
    signal buffer_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_done : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_idle : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_ready : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_input_stream_TREADY : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_chunk_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_chunk_sum_out_ap_vld : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_ce : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_done : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_idle : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_ready : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_we0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_input_stream_TREADY : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_ap_start : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_ap_done : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_ap_idle : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_ap_ready : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TREADY : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_ce0 : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_ce : STD_LOGIC;
    signal grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln21_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_subtract_mean_Pipeline_write_result_fu_177_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal output_stream_TDATA_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TKEEP_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal output_stream_TSTRB_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal output_stream_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal chunk_fu_104 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal chunk_4_fu_307_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal running_sum_fu_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal chunk_2_fu_132 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    signal grp_fu_197_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln18_fu_219_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln18_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln18_fu_258_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_2_fu_267_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_fu_250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln18_1_fu_261_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln18_1_fu_277_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln21_fu_298_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln_fu_318_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln22_fu_326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln22_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln22_fu_330_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln43_fu_365_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln1_fu_385_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln44_fu_393_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_197_ce : STD_LOGIC;
    signal icmp_ln43_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal regslice_both_output_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal input_stream_TVALID_int_regslice : STD_LOGIC;
    signal input_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal output_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TVALID_int_regslice : STD_LOGIC;
    signal output_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_output_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_output_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component subtract_mean_subtract_mean_Pipeline_read_chunk IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_stream_TVALID : IN STD_LOGIC;
        chunk_size : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        chunk_sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        chunk_sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_197_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_197_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_ce : OUT STD_LOGIC );
    end component;


    component subtract_mean_subtract_mean_Pipeline_read_for_subtract IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_stream_TVALID : IN STD_LOGIC;
        chunk_size_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component subtract_mean_subtract_mean_Pipeline_write_result IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_stream_TREADY : IN STD_LOGIC;
        chunk_size_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mean_val : IN STD_LOGIC_VECTOR (31 downto 0);
        sub63 : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln44 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_stream_TVALID : OUT STD_LOGIC;
        output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_197_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_197_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_ce : OUT STD_LOGIC );
    end component;


    component subtract_mean_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component subtract_mean_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component subtract_mean_sitofp_32ns_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component subtract_mean_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component subtract_mean_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        n : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component subtract_mean_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    buffer_U : component subtract_mean_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_address0,
        ce0 => buffer_ce0,
        we0 => buffer_we0,
        d0 => buffer_d0,
        q0 => buffer_q0);

    buffer_1_U : component subtract_mean_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_1_address0,
        ce0 => buffer_1_ce0,
        we0 => buffer_1_we0,
        d0 => buffer_1_d0,
        q0 => buffer_1_q0);

    buffer_2_U : component subtract_mean_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_2_address0,
        ce0 => buffer_2_ce0,
        we0 => buffer_2_we0,
        d0 => buffer_2_d0,
        q0 => buffer_2_q0);

    buffer_3_U : component subtract_mean_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_3_address0,
        ce0 => buffer_3_ce0,
        we0 => buffer_3_we0,
        d0 => buffer_3_d0,
        q0 => buffer_3_q0);

    grp_subtract_mean_Pipeline_read_chunk_fu_142 : component subtract_mean_subtract_mean_Pipeline_read_chunk
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start,
        ap_done => grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_done,
        ap_idle => grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_idle,
        ap_ready => grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_ready,
        input_stream_TVALID => input_stream_TVALID_int_regslice,
        chunk_size => chunk_size_reg_467,
        buffer_3_address0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_address0,
        buffer_3_ce0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_ce0,
        buffer_3_we0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_we0,
        buffer_3_d0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_d0,
        buffer_2_address0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_address0,
        buffer_2_ce0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_ce0,
        buffer_2_we0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_we0,
        buffer_2_d0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_d0,
        buffer_1_address0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_address0,
        buffer_1_ce0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_ce0,
        buffer_1_we0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_we0,
        buffer_1_d0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_d0,
        buffer_r_address0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_address0,
        buffer_r_ce0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_ce0,
        buffer_r_we0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_we0,
        buffer_r_d0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_d0,
        input_stream_TDATA => input_stream_TDATA_int_regslice,
        input_stream_TREADY => grp_subtract_mean_Pipeline_read_chunk_fu_142_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP_int_regslice,
        input_stream_TSTRB => input_stream_TSTRB_int_regslice,
        input_stream_TLAST => input_stream_TLAST_int_regslice,
        chunk_sum_out => grp_subtract_mean_Pipeline_read_chunk_fu_142_chunk_sum_out,
        chunk_sum_out_ap_vld => grp_subtract_mean_Pipeline_read_chunk_fu_142_chunk_sum_out_ap_vld,
        grp_fu_197_p_din0 => grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din0,
        grp_fu_197_p_din1 => grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din1,
        grp_fu_197_p_opcode => grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_opcode,
        grp_fu_197_p_dout0 => grp_fu_197_p2,
        grp_fu_197_p_ce => grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_ce);

    grp_subtract_mean_Pipeline_read_for_subtract_fu_160 : component subtract_mean_subtract_mean_Pipeline_read_for_subtract
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start,
        ap_done => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_done,
        ap_idle => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_idle,
        ap_ready => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_ready,
        input_stream_TVALID => input_stream_TVALID_int_regslice,
        chunk_size_1 => chunk_size_1_reg_516,
        buffer_3_address0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_address0,
        buffer_3_ce0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_ce0,
        buffer_3_we0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_we0,
        buffer_3_d0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_d0,
        buffer_2_address0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_address0,
        buffer_2_ce0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_ce0,
        buffer_2_we0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_we0,
        buffer_2_d0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_d0,
        buffer_1_address0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_address0,
        buffer_1_ce0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_ce0,
        buffer_1_we0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_we0,
        buffer_1_d0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_d0,
        buffer_r_address0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_address0,
        buffer_r_ce0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_ce0,
        buffer_r_we0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_we0,
        buffer_r_d0 => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_d0,
        input_stream_TDATA => input_stream_TDATA_int_regslice,
        input_stream_TREADY => grp_subtract_mean_Pipeline_read_for_subtract_fu_160_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP_int_regslice,
        input_stream_TSTRB => input_stream_TSTRB_int_regslice,
        input_stream_TLAST => input_stream_TLAST_int_regslice);

    grp_subtract_mean_Pipeline_write_result_fu_177 : component subtract_mean_subtract_mean_Pipeline_write_result
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_subtract_mean_Pipeline_write_result_fu_177_ap_start,
        ap_done => grp_subtract_mean_Pipeline_write_result_fu_177_ap_done,
        ap_idle => grp_subtract_mean_Pipeline_write_result_fu_177_ap_idle,
        ap_ready => grp_subtract_mean_Pipeline_write_result_fu_177_ap_ready,
        output_stream_TREADY => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TREADY,
        chunk_size_1 => chunk_size_1_reg_516,
        buffer_r_address0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_address0,
        buffer_r_ce0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_ce0,
        buffer_r_q0 => buffer_q0,
        buffer_1_address0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_address0,
        buffer_1_ce0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_ce0,
        buffer_1_q0 => buffer_1_q0,
        buffer_2_address0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_address0,
        buffer_2_ce0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_ce0,
        buffer_2_q0 => buffer_2_q0,
        buffer_3_address0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_address0,
        buffer_3_ce0 => grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_ce0,
        buffer_3_q0 => buffer_3_q0,
        mean_val => mean_val_reg_492,
        sub63 => sub63_reg_523,
        icmp_ln44 => icmp_ln44_reg_505,
        output_stream_TDATA => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TDATA,
        output_stream_TVALID => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID,
        output_stream_TKEEP => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TKEEP,
        output_stream_TSTRB => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TSTRB,
        output_stream_TLAST => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TLAST,
        grp_fu_197_p_din0 => grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din0,
        grp_fu_197_p_din1 => grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din1,
        grp_fu_197_p_opcode => grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_opcode,
        grp_fu_197_p_dout0 => grp_fu_197_p2,
        grp_fu_197_p_ce => grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_ce);

    CTRL_s_axi_U : component subtract_mean_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        n => n,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U36 : component subtract_mean_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_197_p0,
        din1 => grp_fu_197_p1,
        opcode => grp_fu_197_opcode,
        ce => grp_fu_197_ce,
        dout => grp_fu_197_p2);

    fdiv_32ns_32ns_32_16_no_dsp_1_U37 : component subtract_mean_fdiv_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => running_sum_fu_108,
        din1 => conv_reg_487,
        ce => ap_const_logic_1,
        dout => grp_fu_201_p2);

    sitofp_32ns_32_6_no_dsp_1_U38 : component subtract_mean_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => n_read_reg_433,
        ce => ap_const_logic_1,
        dout => grp_fu_205_p1);

    regslice_both_input_stream_V_data_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDATA,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_data_V_U_ack_in,
        data_out => input_stream_TDATA_int_regslice,
        vld_out => input_stream_TVALID_int_regslice,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_data_V_U_apdone_blk);

    regslice_both_input_stream_V_keep_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TKEEP,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_keep_V_U_ack_in,
        data_out => input_stream_TKEEP_int_regslice,
        vld_out => regslice_both_input_stream_V_keep_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_keep_V_U_apdone_blk);

    regslice_both_input_stream_V_strb_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TSTRB,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_strb_V_U_ack_in,
        data_out => input_stream_TSTRB_int_regslice,
        vld_out => regslice_both_input_stream_V_strb_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_strb_V_U_apdone_blk);

    regslice_both_input_stream_V_last_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TLAST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_last_V_U_ack_in,
        data_out => input_stream_TLAST_int_regslice,
        vld_out => regslice_both_input_stream_V_last_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_last_V_U_apdone_blk);

    regslice_both_output_stream_V_data_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDATA_int_regslice,
        vld_in => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID,
        ack_in => output_stream_TREADY_int_regslice,
        data_out => output_stream_TDATA,
        vld_out => regslice_both_output_stream_V_data_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_data_V_U_apdone_blk);

    regslice_both_output_stream_V_keep_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TKEEP_int_regslice,
        vld_in => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_keep_V_U_ack_in_dummy,
        data_out => output_stream_TKEEP,
        vld_out => regslice_both_output_stream_V_keep_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_keep_V_U_apdone_blk);

    regslice_both_output_stream_V_strb_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TSTRB_int_regslice,
        vld_in => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_strb_V_U_ack_in_dummy,
        data_out => output_stream_TSTRB,
        vld_out => regslice_both_output_stream_V_strb_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_strb_V_U_apdone_blk);

    regslice_both_output_stream_V_last_V_U : component subtract_mean_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TLAST_int_regslice,
        vld_in => grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_last_V_U_ack_in_dummy,
        data_out => output_stream_TLAST,
        vld_out => regslice_both_output_stream_V_last_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln21_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_ready = ap_const_logic_1)) then 
                    grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_subtract_mean_Pipeline_write_result_fu_177_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_subtract_mean_Pipeline_write_result_fu_177_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_subtract_mean_Pipeline_write_result_fu_177_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_subtract_mean_Pipeline_write_result_fu_177_ap_ready = ap_const_logic_1)) then 
                    grp_subtract_mean_Pipeline_write_result_fu_177_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    chunk_2_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_302_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                chunk_2_fu_132 <= ap_const_lv21_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                chunk_2_fu_132 <= chunk_6_reg_500;
            end if; 
        end if;
    end process;

    chunk_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                chunk_fu_104 <= ap_const_lv21_0;
            elsif (((icmp_ln21_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                chunk_fu_104 <= chunk_4_fu_307_p2;
            end if; 
        end if;
    end process;

    running_sum_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                running_sum_fu_108 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                running_sum_fu_108 <= running_sum_1_reg_482;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                chunk_6_reg_500 <= chunk_6_fu_374_p2;
                icmp_ln44_reg_505 <= icmp_ln44_fu_380_p2;
                sub_ln44_reg_511 <= sub_ln44_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                chunk_size_1_reg_516 <= chunk_size_1_fu_402_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                chunk_size_reg_467 <= chunk_size_fu_335_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                conv_reg_487 <= grp_fu_205_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                mean_val_reg_492 <= grp_fu_201_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                n_read_reg_433 <= n;
                tmp_1_reg_447 <= sub_ln18_fu_219_p2(31 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                num_chunks_reg_452 <= num_chunks_fu_281_p3;
                sub1_reg_458 <= sub1_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                output_stream_TDATA_reg <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TDATA;
                output_stream_TKEEP_reg <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TKEEP;
                output_stream_TLAST_reg <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TLAST;
                output_stream_TSTRB_reg <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TSTRB;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                running_sum_1_reg_482 <= grp_fu_197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                sub63_reg_523 <= sub63_fu_409_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state32, grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_done, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_done, grp_subtract_mean_Pipeline_write_result_fu_177_ap_done, icmp_ln21_fu_302_p2, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36, icmp_ln43_fu_369_p2, ap_CS_fsm_state37, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln21_fu_302_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((icmp_ln43_fu_369_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_subtract_mean_Pipeline_write_result_fu_177_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln18_fu_245_p2 <= std_logic_vector(unsigned(n_read_reg_433) + unsigned(ap_const_lv32_3FF));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_done)
    begin
        if ((grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_subtract_mean_Pipeline_write_result_fu_177_ap_done)
    begin
        if ((grp_subtract_mean_Pipeline_write_result_fu_177_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state37_blk_assign_proc : process(regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_done)
    begin
        if ((grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state37, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state37, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buffer_1_address0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_address0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_address0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_1_address0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_1_address0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_1_address0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_address0;
        else 
            buffer_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buffer_1_ce0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_ce0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_ce0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_1_ce0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_1_ce0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_1_ce0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_ce0;
        else 
            buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_d0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_d0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_d0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_1_d0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_1_d0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_d0;
        else 
            buffer_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_1_we0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_we0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_we0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_1_we0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_1_we0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_1_we0;
        else 
            buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_address0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_address0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_address0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_2_address0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_2_address0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_2_address0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_address0;
        else 
            buffer_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buffer_2_ce0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_ce0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_ce0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_2_ce0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_2_ce0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_2_ce0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_ce0;
        else 
            buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_d0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_d0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_d0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_2_d0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_2_d0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_d0;
        else 
            buffer_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_2_we0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_we0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_we0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_2_we0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_2_we0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_2_we0;
        else 
            buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_address0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_address0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_address0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_3_address0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_3_address0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_3_address0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_address0;
        else 
            buffer_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buffer_3_ce0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_ce0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_ce0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_3_ce0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_3_ce0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_3_ce0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_ce0;
        else 
            buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_d0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_d0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_d0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_3_d0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_3_d0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_d0;
        else 
            buffer_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_3_we0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_we0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_we0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_3_we0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_3_we0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_3_we0;
        else 
            buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_address0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_address0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_address0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_address0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_address0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_address0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_address0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_address0;
        else 
            buffer_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buffer_ce0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_ce0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_ce0, grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_ce0, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buffer_ce0 <= grp_subtract_mean_Pipeline_write_result_fu_177_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_ce0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_ce0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_ce0;
        else 
            buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_d0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_d0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_d0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_d0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_d0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_d0;
        else 
            buffer_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_we0_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_we0, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_we0, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buffer_we0 <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_buffer_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_we0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_buffer_r_we0;
        else 
            buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    chunk_4_fu_307_p2 <= std_logic_vector(unsigned(chunk_fu_104) + unsigned(ap_const_lv21_1));
    chunk_6_fu_374_p2 <= std_logic_vector(unsigned(chunk_2_fu_132) + unsigned(ap_const_lv21_1));
    chunk_size_1_fu_402_p3 <= 
        sub_ln44_reg_511 when (icmp_ln44_reg_505(0) = '1') else 
        ap_const_lv32_400;
    chunk_size_fu_335_p3 <= 
        sub_ln22_fu_330_p2 when (icmp_ln22_fu_313_p2(0) = '1') else 
        ap_const_lv32_400;

    grp_fu_197_ce_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_ce, grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_197_ce <= grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_ce <= grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_ce;
        else 
            grp_fu_197_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_197_opcode_assign_proc : process(ap_CS_fsm_state5, grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_opcode, grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_197_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_197_opcode <= ap_const_lv2_0;
        else 
            grp_fu_197_opcode <= "XX";
        end if; 
    end process;


    grp_fu_197_p0_assign_proc : process(ap_CS_fsm_state5, grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din0, grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state36, running_sum_fu_108)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_197_p0 <= grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_p0 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_197_p0 <= running_sum_fu_108;
        else 
            grp_fu_197_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_197_p1_assign_proc : process(ap_CS_fsm_state5, grp_subtract_mean_Pipeline_read_chunk_fu_142_chunk_sum_out, grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din1, grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_197_p1 <= grp_subtract_mean_Pipeline_write_result_fu_177_grp_fu_197_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_p1 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_grp_fu_197_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_197_p1 <= grp_subtract_mean_Pipeline_read_chunk_fu_142_chunk_sum_out;
        else 
            grp_fu_197_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start <= grp_subtract_mean_Pipeline_read_chunk_fu_142_ap_start_reg;
    grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_ap_start_reg;
    grp_subtract_mean_Pipeline_write_result_fu_177_ap_start <= grp_subtract_mean_Pipeline_write_result_fu_177_ap_start_reg;
    grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TREADY <= (output_stream_TREADY_int_regslice and ap_CS_fsm_state36);
    icmp_ln21_fu_302_p2 <= "1" when (signed(zext_ln21_fu_298_p1) < signed(num_chunks_reg_452)) else "0";
    icmp_ln22_fu_313_p2 <= "1" when (zext_ln21_fu_298_p1 = sub1_reg_458) else "0";
    icmp_ln43_fu_369_p2 <= "1" when (signed(zext_ln43_fu_365_p1) < signed(num_chunks_reg_452)) else "0";
    icmp_ln44_fu_380_p2 <= "1" when (zext_ln43_fu_365_p1 = sub1_reg_458) else "0";
    input_stream_TREADY <= regslice_both_input_stream_V_data_V_U_ack_in;

    input_stream_TREADY_int_regslice_assign_proc : process(grp_subtract_mean_Pipeline_read_chunk_fu_142_input_stream_TREADY, grp_subtract_mean_Pipeline_read_for_subtract_fu_160_input_stream_TREADY, ap_CS_fsm_state4, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            input_stream_TREADY_int_regslice <= grp_subtract_mean_Pipeline_read_for_subtract_fu_160_input_stream_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_stream_TREADY_int_regslice <= grp_subtract_mean_Pipeline_read_chunk_fu_142_input_stream_TREADY;
        else 
            input_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    num_chunks_fu_281_p3 <= 
        sub_ln18_1_fu_261_p2 when (tmp_fu_250_p3(0) = '1') else 
        zext_ln18_1_fu_277_p1;

    output_stream_TDATA_int_regslice_assign_proc : process(grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TDATA, grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID, ap_CS_fsm_state36, output_stream_TDATA_reg)
    begin
        if (((grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            output_stream_TDATA_int_regslice <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TDATA;
        else 
            output_stream_TDATA_int_regslice <= output_stream_TDATA_reg;
        end if; 
    end process;


    output_stream_TKEEP_int_regslice_assign_proc : process(grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID, grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TKEEP, ap_CS_fsm_state36, output_stream_TKEEP_reg)
    begin
        if (((grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            output_stream_TKEEP_int_regslice <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TKEEP;
        else 
            output_stream_TKEEP_int_regslice <= output_stream_TKEEP_reg;
        end if; 
    end process;


    output_stream_TLAST_int_regslice_assign_proc : process(grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID, grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TLAST, ap_CS_fsm_state36, output_stream_TLAST_reg)
    begin
        if (((grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            output_stream_TLAST_int_regslice <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TLAST;
        else 
            output_stream_TLAST_int_regslice <= output_stream_TLAST_reg;
        end if; 
    end process;


    output_stream_TSTRB_int_regslice_assign_proc : process(grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID, grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TSTRB, ap_CS_fsm_state36, output_stream_TSTRB_reg)
    begin
        if (((grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            output_stream_TSTRB_int_regslice <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TSTRB;
        else 
            output_stream_TSTRB_int_regslice <= output_stream_TSTRB_reg;
        end if; 
    end process;

    output_stream_TVALID <= regslice_both_output_stream_V_data_V_U_vld_out;
    output_stream_TVALID_int_regslice <= grp_subtract_mean_Pipeline_write_result_fu_177_output_stream_TVALID;
    shl_ln1_fu_385_p3 <= (chunk_2_fu_132 & ap_const_lv10_0);
    shl_ln_fu_318_p3 <= (chunk_fu_104 & ap_const_lv10_0);
    sub1_fu_289_p2 <= std_logic_vector(unsigned(num_chunks_fu_281_p3) + unsigned(ap_const_lv23_7FFFFF));
    sub63_fu_409_p2 <= std_logic_vector(unsigned(chunk_size_1_reg_516) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_ln18_1_fu_261_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(zext_ln18_fu_258_p1));
    sub_ln18_fu_219_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFC01) - signed(n));
    sub_ln22_fu_330_p2 <= std_logic_vector(unsigned(n_read_reg_433) - unsigned(zext_ln22_fu_326_p1));
    sub_ln44_fu_397_p2 <= std_logic_vector(unsigned(n_read_reg_433) - unsigned(zext_ln44_fu_393_p1));
    tmp_2_fu_267_p4 <= add_ln18_fu_245_p2(31 downto 10);
    tmp_fu_250_p3 <= add_ln18_fu_245_p2(31 downto 31);
    zext_ln18_1_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_267_p4),23));
    zext_ln18_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_447),23));
    zext_ln21_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(chunk_fu_104),23));
    zext_ln22_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_318_p3),32));
    zext_ln43_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(chunk_2_fu_132),23));
    zext_ln44_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_385_p3),32));
end behav;
