

================================================================
== Vitis HLS Report for 'dstout_loop_proc'
================================================================
* Date:           Mon Sep  6 21:22:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|      663|  0.240 us|  6.630 us|   24|  663|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstout_loop  |       14|      653|        15|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 21 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 6 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 26 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %alpha" [affine_scale/affine_scale.cpp:148]   --->   Operation 27 'read' 'alpha_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%trunc_ln69_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %trunc_ln69" [affine_scale/affine_scale.cpp:148]   --->   Operation 28 'read' 'trunc_ln69_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 29 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstout"   --->   Operation 30 'read' 'dstout_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i32 %trunc_ln69_read" [affine_scale/affine_scale.cpp:148]   --->   Operation 31 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 32 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (6.91ns)   --->   "%ret_13 = mul i62 %zext_ln148_1, i62 %frame_size_cast_i" [affine_scale/affine_scale.cpp:148]   --->   Operation 33 'mul' 'ret_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/2] (6.91ns)   --->   "%ret_13 = mul i62 %zext_ln148_1, i62 %frame_size_cast_i" [affine_scale/affine_scale.cpp:148]   --->   Operation 34 'mul' 'ret_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %ret_13, i2 0"   --->   Operation 35 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %dstout_read, i64 %shl_ln329_1"   --->   Operation 36 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 37 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 38 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln329"   --->   Operation 39 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 307200, void @empty_17, void @empty_18, void @empty_11, i32 16, i32 16, i32 32, i32 32, void @empty_11, void @empty_11"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 307200, void @empty_17, void @empty_18, void @empty_11, i32 16, i32 16, i32 32, i32 32, void @empty_11, void @empty_11"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i8 %alpha_read" [affine_scale/affine_scale.cpp:148]   --->   Operation 47 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (7.30ns)   --->   "%dst_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 48 'writereq' 'dst_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split1407.i.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%x_V = phi i32 %add_ln691, void, i32 0, void %entry"   --->   Operation 50 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln691 = add i32 %x_V, i32 1"   --->   Operation 51 'add' 'add_ln691' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x_V, i32 %mapchip_draw_xsize_read"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln878, void, void %.exit" [affine_scale/affine_scale.cpp:181]   --->   Operation 53 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i32 %x_V" [affine_scale/affine_scale.cpp:181]   --->   Operation 54 'zext' 'zext_ln181' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln181" [affine_scale/affine_scale.cpp:183]   --->   Operation 55 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 56 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 57 [1/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 57 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%src_g_V = trunc i32 %src_V" [affine_scale/affine_scale.cpp:183]   --->   Operation 58 'trunc' 'src_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %src_g_V"   --->   Operation 59 'zext' 'zext_ln1345' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i24 %dst_V2, i64 0, i64 %zext_ln181" [affine_scale/affine_scale.cpp:183]   --->   Operation 60 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 61 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 24, i32 31"   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i8 %trunc_ln"   --->   Operation 63 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node ret_9)   --->   "%ret_19 = mul i16 %zext_ln1345_2, i16 %zext_ln1345"   --->   Operation 64 'mul' 'ret_19' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1345_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 16, i32 23"   --->   Operation 65 'partselect' 'trunc_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i8 %trunc_ln1345_1"   --->   Operation 66 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_14 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_2"   --->   Operation 67 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 8, i32 15"   --->   Operation 68 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %r"   --->   Operation 69 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node ret_6)   --->   "%ret_17 = mul i16 %zext_ln1497, i16 %zext_ln1345_2"   --->   Operation 70 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 71 [1/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [affine_scale/affine_scale.cpp:183]   --->   Operation 71 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%dst_g_V_3 = trunc i24 %dst_V" [affine_scale/affine_scale.cpp:183]   --->   Operation 72 'trunc' 'dst_g_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node ret_9)   --->   "%ret_19 = mul i16 %zext_ln1345_2, i16 %zext_ln1345"   --->   Operation 73 'mul' 'ret_19' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [2/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_14 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_2"   --->   Operation 74 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node ret_6)   --->   "%ret_17 = mul i16 %zext_ln1497, i16 %zext_ln1345_2"   --->   Operation 75 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1345_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 16, i32 23"   --->   Operation 76 'partselect' 'trunc_ln1345_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%r_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 8, i32 15"   --->   Operation 77 'partselect' 'r_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.26>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i8 %dst_g_V_3"   --->   Operation 78 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node ret_9)   --->   "%ret_19 = mul i16 %zext_ln1345_2, i16 %zext_ln1345"   --->   Operation 79 'mul' 'ret_19' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node ret_9)   --->   "%zext_ln1346 = zext i16 %ret_19"   --->   Operation 80 'zext' 'zext_ln1346' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%ret_14 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_2"   --->   Operation 81 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into DSP with root node ret)   --->   "%zext_ln1346_1 = zext i16 %ret_14"   --->   Operation 82 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node ret_6)   --->   "%ret_17 = mul i16 %zext_ln1497, i16 %zext_ln1345_2"   --->   Operation 83 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node ret_6)   --->   "%zext_ln1346_2 = zext i16 %ret_17"   --->   Operation 84 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i8 %trunc_ln1345_2"   --->   Operation 85 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i8 %r_1"   --->   Operation 86 'zext' 'zext_ln1497_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.99ns)   --->   "%ret_15 = xor i8 %trunc_ln, i8 255"   --->   Operation 87 'xor' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1345_5 = zext i8 %ret_15"   --->   Operation 88 'zext' 'zext_ln1345_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (4.17ns)   --->   "%ret_20 = mul i16 %zext_ln1345_5, i16 %zext_ln1345_1"   --->   Operation 89 'mul' 'ret_20' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i16 %ret_20"   --->   Operation 90 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_9 = add i17 %zext_ln1346_3, i17 %zext_ln1346"   --->   Operation 91 'add' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 92 [1/1] (4.17ns)   --->   "%ret_18 = mul i16 %zext_ln1497_1, i16 %zext_ln1345_5"   --->   Operation 92 'mul' 'ret_18' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1346_4 = zext i16 %ret_18"   --->   Operation 93 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_6 = add i17 %zext_ln1346_4, i17 %zext_ln1346_2"   --->   Operation 94 'add' 'ret_6' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 95 [1/1] (4.17ns)   --->   "%ret_16 = mul i16 %zext_ln1345_4, i16 %zext_ln1345_5"   --->   Operation 95 'mul' 'ret_16' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i16 %ret_16"   --->   Operation 96 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_5, i17 %zext_ln1346_1"   --->   Operation 97 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.25>
ST_10 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_9 = add i17 %zext_ln1346_3, i17 %zext_ln1346"   --->   Operation 98 'add' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_6 = add i17 %zext_ln1346_4, i17 %zext_ln1346_2"   --->   Operation 99 'add' 'ret_6' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_5, i17 %zext_ln1346_1"   --->   Operation 100 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i17 %ret"   --->   Operation 101 'zext' 'zext_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 102 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1364_2 = zext i17 %ret_6"   --->   Operation 103 'zext' 'zext_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 104 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 104 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1364_4 = zext i17 %ret_9"   --->   Operation 105 'zext' 'zext_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 106 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 107 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 108 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 109 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 110 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 110 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 111 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 111 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 112 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 113 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364, i32 25, i32 34"   --->   Operation 114 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%dst_r_V_2 = zext i10 %tmp"   --->   Operation 115 'zext' 'dst_r_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 116 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 116 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_4, i32 25, i32 34"   --->   Operation 117 'partselect' 'tmp_23' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%dst_b_V_3 = zext i10 %tmp_23"   --->   Operation 118 'zext' 'dst_b_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 119 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_5, i32 25, i32 34"   --->   Operation 120 'partselect' 'tmp_24' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%dst_g_V_4 = zext i10 %tmp_24"   --->   Operation 121 'zext' 'dst_g_V_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 122 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 123 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 123 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 124 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 125 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 126 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 127 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 128 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 128 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 129 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 129 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 130 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 130 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_r_V_2, i17 %zext_ln148"   --->   Operation 131 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1364_6 = zext i17 %ret_10"   --->   Operation 132 'zext' 'zext_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 133 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 133 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_11 = mul i17 %dst_b_V_3, i17 %zext_ln148"   --->   Operation 134 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1364_7 = zext i17 %ret_11"   --->   Operation 135 'zext' 'zext_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 136 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 136 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 137 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_12 = mul i17 %dst_g_V_4, i17 %zext_ln148"   --->   Operation 137 'mul' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1364_8 = zext i17 %ret_12"   --->   Operation 138 'zext' 'zext_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 139 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 139 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 140 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 140 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 141 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 141 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 142 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 142 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 143 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 143 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 144 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 144 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 145 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 145 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 146 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_6 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 146 'mul' 'mul_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%dst_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_6, i32 25, i32 32"   --->   Operation 147 'partselect' 'dst_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 148 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_7 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 148 'mul' 'mul_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%dst_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_7, i32 25, i32 32"   --->   Operation 149 'partselect' 'dst_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 150 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_8 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 150 'mul' 'mul_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%dst_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_8, i32 25, i32 32"   --->   Operation 151 'partselect' 'dst_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [affine_scale/affine_scale.cpp:183]   --->   Operation 152 'specpipeline' 'specpipeline_ln183' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln183 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [affine_scale/affine_scale.cpp:183]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln183' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [affine_scale/affine_scale.cpp:183]   --->   Operation 154 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%color_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %dst_r_V, i8 %dst_b_V, i8 %dst_g_V"   --->   Operation 155 'bitconcatenate' 'color_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i24 %color_V" [affine_scale/affine_scale.cpp:87]   --->   Operation 156 'zext' 'zext_ln87' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %dst_addr, i32 %zext_ln87, i4 15"   --->   Operation 157 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln181 = br void %.split1407.i.i" [affine_scale/affine_scale.cpp:181]   --->   Operation 158 'br' 'br_ln181' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 7.30>
ST_21 : Operation 159 [5/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 159 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 7> <Delay = 7.30>
ST_22 : Operation 160 [4/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 160 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 8> <Delay = 7.30>
ST_23 : Operation 161 [3/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 161 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 9> <Delay = 7.30>
ST_24 : Operation 162 [2/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 162 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 10> <Delay = 7.30>
ST_25 : Operation 163 [1/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 163 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'mapchip_draw_xsize' [15]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('ret', affine_scale/affine_scale.cpp:148) [24]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('ret', affine_scale/affine_scale.cpp:148) [24]  (6.91 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln329') [26]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [30]  (7.3 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('add_ln691') [33]  (0 ns)
	'getelementptr' operation ('src_V1_addr', affine_scale/affine_scale.cpp:183) [42]  (0 ns)
	'load' operation ('src.V', affine_scale/affine_scale.cpp:183) on array 'src_V1' [43]  (3.25 ns)

 <State 7>: 4.3ns
The critical path consists of the following:
	'load' operation ('src.V', affine_scale/affine_scale.cpp:183) on array 'src_V1' [43]  (3.25 ns)
	'mul' operation of DSP[70] ('ret') [52]  (1.05 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('dst.V', affine_scale/affine_scale.cpp:183) on array 'dst_V2' [47]  (3.25 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'xor' operation ('ret') [66]  (0.99 ns)
	'mul' operation ('ret') [68]  (4.17 ns)
	'add' operation of DSP[70] ('ret') [70]  (2.1 ns)

 <State 10>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[76] ('ret') [76]  (2.1 ns)
	'mul' operation of DSP[78] ('mul_ln1364') [78]  (2.15 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln1364') [78]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln1364') [78]  (2.15 ns)

 <State 13>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln1364') [78]  (0 ns)
	'mul' operation of DSP[89] ('ret') [89]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[89] ('ret') [89]  (2.15 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[89] ('ret') [89]  (2.15 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[89] ('ret') [89]  (0 ns)
	'mul' operation of DSP[91] ('mul_ln1364_6') [91]  (2.15 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('mul_ln1364_6') [91]  (2.15 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('mul_ln1364_6') [91]  (2.15 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 7.3ns
The critical path consists of the following:
	bus write on port 'dst' [103]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [106]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [106]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [106]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [106]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [106]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
