#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f91170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fd3900 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1f8f4a0 .functor NOT 1, L_0x2007450, C4<0>, C4<0>, C4<0>;
L_0x1fde3c0 .functor XOR 8, L_0x2006f70, L_0x2007130, C4<00000000>, C4<00000000>;
L_0x2007340 .functor XOR 8, L_0x1fde3c0, L_0x2007270, C4<00000000>, C4<00000000>;
v0x2004b50_0 .net *"_ivl_10", 7 0, L_0x2007270;  1 drivers
v0x2004c50_0 .net *"_ivl_12", 7 0, L_0x2007340;  1 drivers
v0x2004d30_0 .net *"_ivl_2", 7 0, L_0x2006ed0;  1 drivers
v0x2004df0_0 .net *"_ivl_4", 7 0, L_0x2006f70;  1 drivers
v0x2004ed0_0 .net *"_ivl_6", 7 0, L_0x2007130;  1 drivers
v0x2005000_0 .net *"_ivl_8", 7 0, L_0x1fde3c0;  1 drivers
v0x20050e0_0 .net "areset", 0 0, L_0x1f8f8b0;  1 drivers
v0x2005180_0 .var "clk", 0 0;
v0x2005220_0 .net "predict_history_dut", 6 0, v0x2003f30_0;  1 drivers
v0x2005370_0 .net "predict_history_ref", 6 0, L_0x2006d40;  1 drivers
v0x2005410_0 .net "predict_pc", 6 0, L_0x2005fd0;  1 drivers
v0x20054b0_0 .net "predict_taken_dut", 0 0, v0x2004120_0;  1 drivers
v0x2005550_0 .net "predict_taken_ref", 0 0, L_0x2006b80;  1 drivers
v0x20055f0_0 .net "predict_valid", 0 0, v0x20011e0_0;  1 drivers
v0x2005690_0 .var/2u "stats1", 223 0;
v0x2005730_0 .var/2u "strobe", 0 0;
v0x20057f0_0 .net "tb_match", 0 0, L_0x2007450;  1 drivers
v0x20059a0_0 .net "tb_mismatch", 0 0, L_0x1f8f4a0;  1 drivers
v0x2005a40_0 .net "train_history", 6 0, L_0x2006580;  1 drivers
v0x2005b00_0 .net "train_mispredicted", 0 0, L_0x2006420;  1 drivers
v0x2005ba0_0 .net "train_pc", 6 0, L_0x2006710;  1 drivers
v0x2005c60_0 .net "train_taken", 0 0, L_0x2006200;  1 drivers
v0x2005d00_0 .net "train_valid", 0 0, v0x2001b60_0;  1 drivers
v0x2005da0_0 .net "wavedrom_enable", 0 0, v0x2001c30_0;  1 drivers
v0x2005e40_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2001cd0_0;  1 drivers
v0x2005ee0_0 .net "wavedrom_title", 511 0, v0x2001db0_0;  1 drivers
L_0x2006ed0 .concat [ 7 1 0 0], L_0x2006d40, L_0x2006b80;
L_0x2006f70 .concat [ 7 1 0 0], L_0x2006d40, L_0x2006b80;
L_0x2007130 .concat [ 7 1 0 0], v0x2003f30_0, v0x2004120_0;
L_0x2007270 .concat [ 7 1 0 0], L_0x2006d40, L_0x2006b80;
L_0x2007450 .cmp/eeq 8, L_0x2006ed0, L_0x2007340;
S_0x1fdcfa0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1fd3900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1f8e820 .param/l "LNT" 0 3 22, C4<01>;
P_0x1f8e860 .param/l "LT" 0 3 22, C4<10>;
P_0x1f8e8a0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1f8e8e0 .param/l "ST" 0 3 22, C4<11>;
P_0x1f8e920 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1f8fd90 .functor XOR 7, v0x1fff380_0, L_0x2005fd0, C4<0000000>, C4<0000000>;
L_0x1fb9fe0 .functor XOR 7, L_0x2006580, L_0x2006710, C4<0000000>, C4<0000000>;
v0x1fccb40_0 .net *"_ivl_11", 0 0, L_0x2006a90;  1 drivers
L_0x7ff25ac831c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fcce10_0 .net *"_ivl_12", 0 0, L_0x7ff25ac831c8;  1 drivers
L_0x7ff25ac83210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f8f510_0 .net *"_ivl_16", 6 0, L_0x7ff25ac83210;  1 drivers
v0x1f8f750_0 .net *"_ivl_4", 1 0, L_0x20068a0;  1 drivers
v0x1f8f920_0 .net *"_ivl_6", 8 0, L_0x20069a0;  1 drivers
L_0x7ff25ac83180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f8fe80_0 .net *"_ivl_9", 1 0, L_0x7ff25ac83180;  1 drivers
v0x1fff060_0 .net "areset", 0 0, L_0x1f8f8b0;  alias, 1 drivers
v0x1fff120_0 .net "clk", 0 0, v0x2005180_0;  1 drivers
v0x1fff1e0 .array "pht", 0 127, 1 0;
v0x1fff2a0_0 .net "predict_history", 6 0, L_0x2006d40;  alias, 1 drivers
v0x1fff380_0 .var "predict_history_r", 6 0;
v0x1fff460_0 .net "predict_index", 6 0, L_0x1f8fd90;  1 drivers
v0x1fff540_0 .net "predict_pc", 6 0, L_0x2005fd0;  alias, 1 drivers
v0x1fff620_0 .net "predict_taken", 0 0, L_0x2006b80;  alias, 1 drivers
v0x1fff6e0_0 .net "predict_valid", 0 0, v0x20011e0_0;  alias, 1 drivers
v0x1fff7a0_0 .net "train_history", 6 0, L_0x2006580;  alias, 1 drivers
v0x1fff880_0 .net "train_index", 6 0, L_0x1fb9fe0;  1 drivers
v0x1fff960_0 .net "train_mispredicted", 0 0, L_0x2006420;  alias, 1 drivers
v0x1fffa20_0 .net "train_pc", 6 0, L_0x2006710;  alias, 1 drivers
v0x1fffb00_0 .net "train_taken", 0 0, L_0x2006200;  alias, 1 drivers
v0x1fffbc0_0 .net "train_valid", 0 0, v0x2001b60_0;  alias, 1 drivers
E_0x1f9f920 .event posedge, v0x1fff060_0, v0x1fff120_0;
L_0x20068a0 .array/port v0x1fff1e0, L_0x20069a0;
L_0x20069a0 .concat [ 7 2 0 0], L_0x1f8fd90, L_0x7ff25ac83180;
L_0x2006a90 .part L_0x20068a0, 1, 1;
L_0x2006b80 .functor MUXZ 1, L_0x7ff25ac831c8, L_0x2006a90, v0x20011e0_0, C4<>;
L_0x2006d40 .functor MUXZ 7, L_0x7ff25ac83210, v0x1fff380_0, v0x20011e0_0, C4<>;
S_0x1f94be0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1fdcfa0;
 .timescale -12 -12;
v0x1fcc720_0 .var/i "i", 31 0;
S_0x1fffde0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1fd3900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1ffff90 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1f8f8b0 .functor BUFZ 1, v0x20012b0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff25ac830a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2000a70_0 .net *"_ivl_10", 0 0, L_0x7ff25ac830a8;  1 drivers
L_0x7ff25ac830f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2000b50_0 .net *"_ivl_14", 6 0, L_0x7ff25ac830f0;  1 drivers
L_0x7ff25ac83138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2000c30_0 .net *"_ivl_18", 6 0, L_0x7ff25ac83138;  1 drivers
L_0x7ff25ac83018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2000cf0_0 .net *"_ivl_2", 6 0, L_0x7ff25ac83018;  1 drivers
L_0x7ff25ac83060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2000dd0_0 .net *"_ivl_6", 0 0, L_0x7ff25ac83060;  1 drivers
v0x2000f00_0 .net "areset", 0 0, L_0x1f8f8b0;  alias, 1 drivers
v0x2000fa0_0 .net "clk", 0 0, v0x2005180_0;  alias, 1 drivers
v0x2001070_0 .net "predict_pc", 6 0, L_0x2005fd0;  alias, 1 drivers
v0x2001140_0 .var "predict_pc_r", 6 0;
v0x20011e0_0 .var "predict_valid", 0 0;
v0x20012b0_0 .var "reset", 0 0;
v0x2001350_0 .net "tb_match", 0 0, L_0x2007450;  alias, 1 drivers
v0x2001410_0 .net "train_history", 6 0, L_0x2006580;  alias, 1 drivers
v0x2001500_0 .var "train_history_r", 6 0;
v0x20015c0_0 .net "train_mispredicted", 0 0, L_0x2006420;  alias, 1 drivers
v0x2001690_0 .var "train_mispredicted_r", 0 0;
v0x2001730_0 .net "train_pc", 6 0, L_0x2006710;  alias, 1 drivers
v0x2001930_0 .var "train_pc_r", 6 0;
v0x20019f0_0 .net "train_taken", 0 0, L_0x2006200;  alias, 1 drivers
v0x2001ac0_0 .var "train_taken_r", 0 0;
v0x2001b60_0 .var "train_valid", 0 0;
v0x2001c30_0 .var "wavedrom_enable", 0 0;
v0x2001cd0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2001db0_0 .var "wavedrom_title", 511 0;
E_0x1f9edc0/0 .event negedge, v0x1fff120_0;
E_0x1f9edc0/1 .event posedge, v0x1fff120_0;
E_0x1f9edc0 .event/or E_0x1f9edc0/0, E_0x1f9edc0/1;
L_0x2005fd0 .functor MUXZ 7, L_0x7ff25ac83018, v0x2001140_0, v0x20011e0_0, C4<>;
L_0x2006200 .functor MUXZ 1, L_0x7ff25ac83060, v0x2001ac0_0, v0x2001b60_0, C4<>;
L_0x2006420 .functor MUXZ 1, L_0x7ff25ac830a8, v0x2001690_0, v0x2001b60_0, C4<>;
L_0x2006580 .functor MUXZ 7, L_0x7ff25ac830f0, v0x2001500_0, v0x2001b60_0, C4<>;
L_0x2006710 .functor MUXZ 7, L_0x7ff25ac83138, v0x2001930_0, v0x2001b60_0, C4<>;
S_0x2000050 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1fffde0;
 .timescale -12 -12;
v0x20002b0_0 .var/2u "arfail", 0 0;
v0x2000390_0 .var "async", 0 0;
v0x2000450_0 .var/2u "datafail", 0 0;
v0x20004f0_0 .var/2u "srfail", 0 0;
E_0x1f9eb70 .event posedge, v0x1fff120_0;
E_0x1f819f0 .event negedge, v0x1fff120_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f9eb70;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9eb70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f819f0;
    %load/vec4 v0x2001350_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2000450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %wait E_0x1f9eb70;
    %load/vec4 v0x2001350_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20002b0_0, 0, 1;
    %wait E_0x1f9eb70;
    %load/vec4 v0x2001350_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20004f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %load/vec4 v0x20004f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x20002b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2000390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2000450_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2000390_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x20005b0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1fffde0;
 .timescale -12 -12;
v0x20007b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2000890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1fffde0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2002030 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1fd3900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x1fa8ca0 .functor XOR 7, L_0x2005fd0, v0x2002ca0_0, C4<0000000>, C4<0000000>;
v0x2002a80_0 .net "areset", 0 0, L_0x1f8f8b0;  alias, 1 drivers
v0x2002b90_0 .net "clk", 0 0, v0x2005180_0;  alias, 1 drivers
v0x2002ca0_0 .var "global_history", 6 0;
v0x2002d40_0 .net "index", 6 0, L_0x1fa8ca0;  1 drivers
v0x2002e20 .array "pht", 0 127, 1 0;
v0x2003f30_0 .var "predict_history", 6 0;
v0x2004010_0 .net "predict_pc", 6 0, L_0x2005fd0;  alias, 1 drivers
v0x2004120_0 .var "predict_taken", 0 0;
v0x20041e0_0 .net "predict_valid", 0 0, v0x20011e0_0;  alias, 1 drivers
v0x2004280_0 .net "train_history", 6 0, L_0x2006580;  alias, 1 drivers
v0x2004390_0 .net "train_mispredicted", 0 0, L_0x2006420;  alias, 1 drivers
v0x2004480_0 .net "train_pc", 6 0, L_0x2006710;  alias, 1 drivers
v0x2004590_0 .net "train_taken", 0 0, L_0x2006200;  alias, 1 drivers
v0x2004680_0 .net "train_valid", 0 0, v0x2001b60_0;  alias, 1 drivers
v0x2002e20_0 .array/port v0x2002e20, 0;
v0x2002e20_1 .array/port v0x2002e20, 1;
E_0x1fe4e20/0 .event anyedge, v0x1fff6e0_0, v0x2002d40_0, v0x2002e20_0, v0x2002e20_1;
v0x2002e20_2 .array/port v0x2002e20, 2;
v0x2002e20_3 .array/port v0x2002e20, 3;
v0x2002e20_4 .array/port v0x2002e20, 4;
v0x2002e20_5 .array/port v0x2002e20, 5;
E_0x1fe4e20/1 .event anyedge, v0x2002e20_2, v0x2002e20_3, v0x2002e20_4, v0x2002e20_5;
v0x2002e20_6 .array/port v0x2002e20, 6;
v0x2002e20_7 .array/port v0x2002e20, 7;
v0x2002e20_8 .array/port v0x2002e20, 8;
v0x2002e20_9 .array/port v0x2002e20, 9;
E_0x1fe4e20/2 .event anyedge, v0x2002e20_6, v0x2002e20_7, v0x2002e20_8, v0x2002e20_9;
v0x2002e20_10 .array/port v0x2002e20, 10;
v0x2002e20_11 .array/port v0x2002e20, 11;
v0x2002e20_12 .array/port v0x2002e20, 12;
v0x2002e20_13 .array/port v0x2002e20, 13;
E_0x1fe4e20/3 .event anyedge, v0x2002e20_10, v0x2002e20_11, v0x2002e20_12, v0x2002e20_13;
v0x2002e20_14 .array/port v0x2002e20, 14;
v0x2002e20_15 .array/port v0x2002e20, 15;
v0x2002e20_16 .array/port v0x2002e20, 16;
v0x2002e20_17 .array/port v0x2002e20, 17;
E_0x1fe4e20/4 .event anyedge, v0x2002e20_14, v0x2002e20_15, v0x2002e20_16, v0x2002e20_17;
v0x2002e20_18 .array/port v0x2002e20, 18;
v0x2002e20_19 .array/port v0x2002e20, 19;
v0x2002e20_20 .array/port v0x2002e20, 20;
v0x2002e20_21 .array/port v0x2002e20, 21;
E_0x1fe4e20/5 .event anyedge, v0x2002e20_18, v0x2002e20_19, v0x2002e20_20, v0x2002e20_21;
v0x2002e20_22 .array/port v0x2002e20, 22;
v0x2002e20_23 .array/port v0x2002e20, 23;
v0x2002e20_24 .array/port v0x2002e20, 24;
v0x2002e20_25 .array/port v0x2002e20, 25;
E_0x1fe4e20/6 .event anyedge, v0x2002e20_22, v0x2002e20_23, v0x2002e20_24, v0x2002e20_25;
v0x2002e20_26 .array/port v0x2002e20, 26;
v0x2002e20_27 .array/port v0x2002e20, 27;
v0x2002e20_28 .array/port v0x2002e20, 28;
v0x2002e20_29 .array/port v0x2002e20, 29;
E_0x1fe4e20/7 .event anyedge, v0x2002e20_26, v0x2002e20_27, v0x2002e20_28, v0x2002e20_29;
v0x2002e20_30 .array/port v0x2002e20, 30;
v0x2002e20_31 .array/port v0x2002e20, 31;
v0x2002e20_32 .array/port v0x2002e20, 32;
v0x2002e20_33 .array/port v0x2002e20, 33;
E_0x1fe4e20/8 .event anyedge, v0x2002e20_30, v0x2002e20_31, v0x2002e20_32, v0x2002e20_33;
v0x2002e20_34 .array/port v0x2002e20, 34;
v0x2002e20_35 .array/port v0x2002e20, 35;
v0x2002e20_36 .array/port v0x2002e20, 36;
v0x2002e20_37 .array/port v0x2002e20, 37;
E_0x1fe4e20/9 .event anyedge, v0x2002e20_34, v0x2002e20_35, v0x2002e20_36, v0x2002e20_37;
v0x2002e20_38 .array/port v0x2002e20, 38;
v0x2002e20_39 .array/port v0x2002e20, 39;
v0x2002e20_40 .array/port v0x2002e20, 40;
v0x2002e20_41 .array/port v0x2002e20, 41;
E_0x1fe4e20/10 .event anyedge, v0x2002e20_38, v0x2002e20_39, v0x2002e20_40, v0x2002e20_41;
v0x2002e20_42 .array/port v0x2002e20, 42;
v0x2002e20_43 .array/port v0x2002e20, 43;
v0x2002e20_44 .array/port v0x2002e20, 44;
v0x2002e20_45 .array/port v0x2002e20, 45;
E_0x1fe4e20/11 .event anyedge, v0x2002e20_42, v0x2002e20_43, v0x2002e20_44, v0x2002e20_45;
v0x2002e20_46 .array/port v0x2002e20, 46;
v0x2002e20_47 .array/port v0x2002e20, 47;
v0x2002e20_48 .array/port v0x2002e20, 48;
v0x2002e20_49 .array/port v0x2002e20, 49;
E_0x1fe4e20/12 .event anyedge, v0x2002e20_46, v0x2002e20_47, v0x2002e20_48, v0x2002e20_49;
v0x2002e20_50 .array/port v0x2002e20, 50;
v0x2002e20_51 .array/port v0x2002e20, 51;
v0x2002e20_52 .array/port v0x2002e20, 52;
v0x2002e20_53 .array/port v0x2002e20, 53;
E_0x1fe4e20/13 .event anyedge, v0x2002e20_50, v0x2002e20_51, v0x2002e20_52, v0x2002e20_53;
v0x2002e20_54 .array/port v0x2002e20, 54;
v0x2002e20_55 .array/port v0x2002e20, 55;
v0x2002e20_56 .array/port v0x2002e20, 56;
v0x2002e20_57 .array/port v0x2002e20, 57;
E_0x1fe4e20/14 .event anyedge, v0x2002e20_54, v0x2002e20_55, v0x2002e20_56, v0x2002e20_57;
v0x2002e20_58 .array/port v0x2002e20, 58;
v0x2002e20_59 .array/port v0x2002e20, 59;
v0x2002e20_60 .array/port v0x2002e20, 60;
v0x2002e20_61 .array/port v0x2002e20, 61;
E_0x1fe4e20/15 .event anyedge, v0x2002e20_58, v0x2002e20_59, v0x2002e20_60, v0x2002e20_61;
v0x2002e20_62 .array/port v0x2002e20, 62;
v0x2002e20_63 .array/port v0x2002e20, 63;
v0x2002e20_64 .array/port v0x2002e20, 64;
v0x2002e20_65 .array/port v0x2002e20, 65;
E_0x1fe4e20/16 .event anyedge, v0x2002e20_62, v0x2002e20_63, v0x2002e20_64, v0x2002e20_65;
v0x2002e20_66 .array/port v0x2002e20, 66;
v0x2002e20_67 .array/port v0x2002e20, 67;
v0x2002e20_68 .array/port v0x2002e20, 68;
v0x2002e20_69 .array/port v0x2002e20, 69;
E_0x1fe4e20/17 .event anyedge, v0x2002e20_66, v0x2002e20_67, v0x2002e20_68, v0x2002e20_69;
v0x2002e20_70 .array/port v0x2002e20, 70;
v0x2002e20_71 .array/port v0x2002e20, 71;
v0x2002e20_72 .array/port v0x2002e20, 72;
v0x2002e20_73 .array/port v0x2002e20, 73;
E_0x1fe4e20/18 .event anyedge, v0x2002e20_70, v0x2002e20_71, v0x2002e20_72, v0x2002e20_73;
v0x2002e20_74 .array/port v0x2002e20, 74;
v0x2002e20_75 .array/port v0x2002e20, 75;
v0x2002e20_76 .array/port v0x2002e20, 76;
v0x2002e20_77 .array/port v0x2002e20, 77;
E_0x1fe4e20/19 .event anyedge, v0x2002e20_74, v0x2002e20_75, v0x2002e20_76, v0x2002e20_77;
v0x2002e20_78 .array/port v0x2002e20, 78;
v0x2002e20_79 .array/port v0x2002e20, 79;
v0x2002e20_80 .array/port v0x2002e20, 80;
v0x2002e20_81 .array/port v0x2002e20, 81;
E_0x1fe4e20/20 .event anyedge, v0x2002e20_78, v0x2002e20_79, v0x2002e20_80, v0x2002e20_81;
v0x2002e20_82 .array/port v0x2002e20, 82;
v0x2002e20_83 .array/port v0x2002e20, 83;
v0x2002e20_84 .array/port v0x2002e20, 84;
v0x2002e20_85 .array/port v0x2002e20, 85;
E_0x1fe4e20/21 .event anyedge, v0x2002e20_82, v0x2002e20_83, v0x2002e20_84, v0x2002e20_85;
v0x2002e20_86 .array/port v0x2002e20, 86;
v0x2002e20_87 .array/port v0x2002e20, 87;
v0x2002e20_88 .array/port v0x2002e20, 88;
v0x2002e20_89 .array/port v0x2002e20, 89;
E_0x1fe4e20/22 .event anyedge, v0x2002e20_86, v0x2002e20_87, v0x2002e20_88, v0x2002e20_89;
v0x2002e20_90 .array/port v0x2002e20, 90;
v0x2002e20_91 .array/port v0x2002e20, 91;
v0x2002e20_92 .array/port v0x2002e20, 92;
v0x2002e20_93 .array/port v0x2002e20, 93;
E_0x1fe4e20/23 .event anyedge, v0x2002e20_90, v0x2002e20_91, v0x2002e20_92, v0x2002e20_93;
v0x2002e20_94 .array/port v0x2002e20, 94;
v0x2002e20_95 .array/port v0x2002e20, 95;
v0x2002e20_96 .array/port v0x2002e20, 96;
v0x2002e20_97 .array/port v0x2002e20, 97;
E_0x1fe4e20/24 .event anyedge, v0x2002e20_94, v0x2002e20_95, v0x2002e20_96, v0x2002e20_97;
v0x2002e20_98 .array/port v0x2002e20, 98;
v0x2002e20_99 .array/port v0x2002e20, 99;
v0x2002e20_100 .array/port v0x2002e20, 100;
v0x2002e20_101 .array/port v0x2002e20, 101;
E_0x1fe4e20/25 .event anyedge, v0x2002e20_98, v0x2002e20_99, v0x2002e20_100, v0x2002e20_101;
v0x2002e20_102 .array/port v0x2002e20, 102;
v0x2002e20_103 .array/port v0x2002e20, 103;
v0x2002e20_104 .array/port v0x2002e20, 104;
v0x2002e20_105 .array/port v0x2002e20, 105;
E_0x1fe4e20/26 .event anyedge, v0x2002e20_102, v0x2002e20_103, v0x2002e20_104, v0x2002e20_105;
v0x2002e20_106 .array/port v0x2002e20, 106;
v0x2002e20_107 .array/port v0x2002e20, 107;
v0x2002e20_108 .array/port v0x2002e20, 108;
v0x2002e20_109 .array/port v0x2002e20, 109;
E_0x1fe4e20/27 .event anyedge, v0x2002e20_106, v0x2002e20_107, v0x2002e20_108, v0x2002e20_109;
v0x2002e20_110 .array/port v0x2002e20, 110;
v0x2002e20_111 .array/port v0x2002e20, 111;
v0x2002e20_112 .array/port v0x2002e20, 112;
v0x2002e20_113 .array/port v0x2002e20, 113;
E_0x1fe4e20/28 .event anyedge, v0x2002e20_110, v0x2002e20_111, v0x2002e20_112, v0x2002e20_113;
v0x2002e20_114 .array/port v0x2002e20, 114;
v0x2002e20_115 .array/port v0x2002e20, 115;
v0x2002e20_116 .array/port v0x2002e20, 116;
v0x2002e20_117 .array/port v0x2002e20, 117;
E_0x1fe4e20/29 .event anyedge, v0x2002e20_114, v0x2002e20_115, v0x2002e20_116, v0x2002e20_117;
v0x2002e20_118 .array/port v0x2002e20, 118;
v0x2002e20_119 .array/port v0x2002e20, 119;
v0x2002e20_120 .array/port v0x2002e20, 120;
v0x2002e20_121 .array/port v0x2002e20, 121;
E_0x1fe4e20/30 .event anyedge, v0x2002e20_118, v0x2002e20_119, v0x2002e20_120, v0x2002e20_121;
v0x2002e20_122 .array/port v0x2002e20, 122;
v0x2002e20_123 .array/port v0x2002e20, 123;
v0x2002e20_124 .array/port v0x2002e20, 124;
v0x2002e20_125 .array/port v0x2002e20, 125;
E_0x1fe4e20/31 .event anyedge, v0x2002e20_122, v0x2002e20_123, v0x2002e20_124, v0x2002e20_125;
v0x2002e20_126 .array/port v0x2002e20, 126;
v0x2002e20_127 .array/port v0x2002e20, 127;
E_0x1fe4e20/32 .event anyedge, v0x2002e20_126, v0x2002e20_127, v0x2002ca0_0;
E_0x1fe4e20 .event/or E_0x1fe4e20/0, E_0x1fe4e20/1, E_0x1fe4e20/2, E_0x1fe4e20/3, E_0x1fe4e20/4, E_0x1fe4e20/5, E_0x1fe4e20/6, E_0x1fe4e20/7, E_0x1fe4e20/8, E_0x1fe4e20/9, E_0x1fe4e20/10, E_0x1fe4e20/11, E_0x1fe4e20/12, E_0x1fe4e20/13, E_0x1fe4e20/14, E_0x1fe4e20/15, E_0x1fe4e20/16, E_0x1fe4e20/17, E_0x1fe4e20/18, E_0x1fe4e20/19, E_0x1fe4e20/20, E_0x1fe4e20/21, E_0x1fe4e20/22, E_0x1fe4e20/23, E_0x1fe4e20/24, E_0x1fe4e20/25, E_0x1fe4e20/26, E_0x1fe4e20/27, E_0x1fe4e20/28, E_0x1fe4e20/29, E_0x1fe4e20/30, E_0x1fe4e20/31, E_0x1fe4e20/32;
S_0x2002780 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 39, 4 39 0, S_0x2002030;
 .timescale 0 0;
v0x2002980_0 .var/2s "i", 31 0;
S_0x2004930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1fd3900;
 .timescale -12 -12;
E_0x1fe5110 .event anyedge, v0x2005730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2005730_0;
    %nor/r;
    %assign/vec4 v0x2005730_0, 0;
    %wait E_0x1fe5110;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fffde0;
T_4 ;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20011e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001690_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2001930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20011e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2001140_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2000390_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2000050;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2000890;
    %join;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20011e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2001140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20011e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2001930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001690_0, 0;
    %wait E_0x1f819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9eb70;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9eb70;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2000890;
    %join;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2001140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20011e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2001930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001690_0, 0;
    %wait E_0x1f819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20012b0_0, 0;
    %wait E_0x1f9eb70;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9eb70;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2001500_0, 0;
    %wait E_0x1f9eb70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2001b60_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9eb70;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2000890;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9edc0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2001b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2001ac0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2001930_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2001140_0, 0;
    %assign/vec4 v0x20011e0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2001500_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2001690_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fdcfa0;
T_5 ;
    %wait E_0x1f9f920;
    %load/vec4 v0x1fff060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1f94be0;
    %jmp t_0;
    .scope S_0x1f94be0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fcc720_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1fcc720_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1fcc720_0;
    %store/vec4a v0x1fff1e0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1fcc720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1fcc720_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1fdcfa0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1fff380_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1fff6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1fff380_0;
    %load/vec4 v0x1fff620_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1fff380_0, 0;
T_5.5 ;
    %load/vec4 v0x1fffbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1fff880_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fff1e0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1fffb00_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1fff880_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fff1e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1fff880_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fff1e0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1fff880_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fff1e0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1fffb00_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1fff880_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fff1e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1fff880_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fff1e0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1fff960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1fff7a0_0;
    %load/vec4 v0x1fffb00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1fff380_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2002030;
T_6 ;
    %wait E_0x1fe4e20;
    %load/vec4 v0x20041e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2002d40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2002e20, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2004120_0, 0, 1;
    %load/vec4 v0x2002ca0_0;
    %store/vec4 v0x2003f30_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2004120_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2003f30_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2002030;
T_7 ;
    %wait E_0x1f9f920;
    %load/vec4 v0x2002a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2002ca0_0, 0;
    %fork t_3, S_0x2002780;
    %jmp t_2;
    .scope S_0x2002780;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2002980_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2002980_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x2002980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2002e20, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2002980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2002980_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x2002030;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2004680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x2004590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x2004480_0;
    %load/vec4 v0x2004280_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2002e20, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x2004480_0;
    %load/vec4 v0x2004280_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2002e20, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2004480_0;
    %load/vec4 v0x2004280_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2002e20, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x2004480_0;
    %load/vec4 v0x2004280_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2002e20, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x2004480_0;
    %load/vec4 v0x2004280_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2002e20, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2004480_0;
    %load/vec4 v0x2004280_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2002e20, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x2004390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x2004280_0;
    %assign/vec4 v0x2002ca0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x2002ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x2004590_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x2002ca0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1fd3900;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2005730_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1fd3900;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2005180_0;
    %inv;
    %store/vec4 v0x2005180_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1fd3900;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2000fa0_0, v0x20059a0_0, v0x2005180_0, v0x20050e0_0, v0x20055f0_0, v0x2005410_0, v0x2005d00_0, v0x2005c60_0, v0x2005b00_0, v0x2005a40_0, v0x2005ba0_0, v0x2005550_0, v0x20054b0_0, v0x2005370_0, v0x2005220_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1fd3900;
T_11 ;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2005690_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1fd3900;
T_12 ;
    %wait E_0x1f9edc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2005690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
    %load/vec4 v0x20057f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2005690_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x2005550_0;
    %load/vec4 v0x2005550_0;
    %load/vec4 v0x20054b0_0;
    %xor;
    %load/vec4 v0x2005550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x2005370_0;
    %load/vec4 v0x2005370_0;
    %load/vec4 v0x2005220_0;
    %xor;
    %load/vec4 v0x2005370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x2005690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2005690_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response5/top_module.sv";
