<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="fpga_8h" kind="file" language="C++">
    <compoundname>fpga.h</compoundname>
    <includes local="no">array</includes>
    <includes local="no">iosfwd</includes>
    <includes local="yes">halco/common/geometry.h</includes>
    <includes local="yes">halco/common/typed_array.h</includes>
    <includes local="yes">halco/hicann-dls/vx/fpga.h</includes>
    <includes local="yes">halco/hicann-dls/vx/quad.h</includes>
    <includes refid="cerealization_8h" local="yes">haldls/cerealization.h</includes>
    <includes refid="common_8h" local="yes">haldls/vx/common.h</includes>
    <includes refid="genpybind_8h" local="yes">haldls/vx/genpybind.h</includes>
    <includes refid="timer_8h" local="yes">haldls/vx/timer.h</includes>
    <includes refid="traits_8h" local="yes">haldls/vx/traits.h</includes>
    <includes local="yes">hate/visibility.h</includes>
    <includedby refid="v2_2fpga_8h" local="yes">/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v2/fpga.h</includedby>
    <includedby refid="v3_2fpga_8h" local="yes">/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v3/fpga.h</includedby>
    <incdepgraph>
      <node id="25">
        <label>fisch/vx/container.def</label>
      </node>
      <node id="18">
        <label>fisch/vx/word_access/type/timer.h</label>
      </node>
      <node id="11">
        <label>cstdint</label>
      </node>
      <node id="24">
        <label>boost/variant.hpp</label>
      </node>
      <node id="21">
        <label>fisch/vx/traits.h</label>
      </node>
      <node id="20">
        <label>haldls/vx/traits.h</label>
        <link refid="traits_8h"/>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="22" relation="include">
        </childnode>
        <childnode refid="16" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
        <childnode refid="14" relation="include">
        </childnode>
        <childnode refid="23" relation="include">
        </childnode>
        <childnode refid="24" relation="include">
        </childnode>
        <childnode refid="25" relation="include">
        </childnode>
      </node>
      <node id="23">
        <label>boost/utility/enable_if.hpp</label>
      </node>
      <node id="1">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/fpga.h</label>
        <link refid="fpga_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="13" relation="include">
        </childnode>
        <childnode refid="16" relation="include">
        </childnode>
        <childnode refid="17" relation="include">
        </childnode>
        <childnode refid="20" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="6">
        <label>halco/hicann-dls/vx/fpga.h</label>
      </node>
      <node id="5">
        <label>halco/common/typed_array.h</label>
      </node>
      <node id="12">
        <label>cereal/macros.hpp</label>
      </node>
      <node id="15">
        <label>utility</label>
      </node>
      <node id="8">
        <label>haldls/cerealization.h</label>
        <link refid="cerealization_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
        <childnode refid="11" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="12" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>array</label>
      </node>
      <node id="4">
        <label>halco/common/geometry.h</label>
      </node>
      <node id="17">
        <label>haldls/vx/timer.h</label>
        <link refid="timer_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="18" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="19" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="16" relation="include">
        </childnode>
        <childnode refid="20" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="10">
        <label>hate/visibility.h</label>
      </node>
      <node id="3">
        <label>iosfwd</label>
      </node>
      <node id="22">
        <label>fisch/vx/word_access_type.h</label>
      </node>
      <node id="13">
        <label>haldls/vx/common.h</label>
        <link refid="common_8h"/>
        <childnode refid="14" relation="include">
        </childnode>
        <childnode refid="15" relation="include">
        </childnode>
      </node>
      <node id="19">
        <label>halco/hicann-dls/vx/timing.h</label>
      </node>
      <node id="7">
        <label>halco/hicann-dls/vx/quad.h</label>
      </node>
      <node id="16">
        <label>haldls/vx/genpybind.h</label>
        <link refid="genpybind_8h"/>
        <childnode refid="16" relation="include">
        </childnode>
      </node>
      <node id="14">
        <label>type_traits</label>
      </node>
      <node id="9">
        <label>hate/type_list.h</label>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="2">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v2/fpga.h</label>
        <link refid="v2_2fpga_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
      <node id="8">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v3/haldls.h</label>
        <link refid="v3_2haldls_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
      </node>
      <node id="7">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v3/container.h</label>
        <link refid="v3_2container_8h"/>
        <childnode refid="8" relation="include">
        </childnode>
      </node>
      <node id="5">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v2/pyhaldls.h</label>
        <link refid="v2_2pyhaldls_8h"/>
      </node>
      <node id="9">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v3/pyhaldls.h</label>
        <link refid="v3_2pyhaldls_8h"/>
      </node>
      <node id="6">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v3/fpga.h</label>
        <link refid="v3_2fpga_8h"/>
        <childnode refid="7" relation="include">
        </childnode>
      </node>
      <node id="1">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/fpga.h</label>
        <link refid="fpga_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v2/haldls.h</label>
        <link refid="v2_2haldls_8h"/>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/v2/container.h</label>
        <link refid="v2_2container_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4" prot="public">haldls::vx::detail::BackendContainerTrait&lt; EventRecordingConfig &gt;</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4" prot="public">haldls::vx::detail::BackendContainerTrait&lt; ExternalPPUMemoryByte &gt;</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_quad_01_4" prot="public">haldls::vx::detail::BackendContainerTrait&lt; ExternalPPUMemoryQuad &gt;</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4" prot="public">haldls::vx::detail::BackendContainerTrait&lt; FPGADeviceDNA &gt;</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_instruction_timeout_config_01_4" prot="public">haldls::vx::detail::BackendContainerTrait&lt; InstructionTimeoutConfig &gt;</innerclass>
    <innerclass refid="classhaldls_1_1vx_1_1_event_recording_config" prot="public">haldls::vx::EventRecordingConfig</innerclass>
    <innerclass refid="classhaldls_1_1vx_1_1_external_p_p_u_memory_byte" prot="public">haldls::vx::ExternalPPUMemoryByte</innerclass>
    <innerclass refid="classhaldls_1_1vx_1_1_external_p_p_u_memory_quad" prot="public">haldls::vx::ExternalPPUMemoryQuad</innerclass>
    <innerclass refid="classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a" prot="public">haldls::vx::FPGADeviceDNA</innerclass>
    <innerclass refid="classhaldls_1_1vx_1_1_instruction_timeout_config" prot="public">haldls::vx::InstructionTimeoutConfig</innerclass>
    <innerclass refid="structhaldls_1_1vx_1_1_external_p_p_u_memory_byte_1_1_value" prot="public">haldls::vx::ExternalPPUMemoryByte::Value</innerclass>
    <innernamespace refid="namespacehalco">halco</innernamespace>
    <innernamespace refid="namespacehalco_1_1hicann__dls">halco::hicann_dls</innernamespace>
    <innernamespace refid="namespacehalco_1_1hicann__dls_1_1vx">halco::hicann_dls::vx</innernamespace>
    <innernamespace refid="namespacehaldls">haldls</innernamespace>
    <innernamespace refid="namespacehaldls_1_1vx">haldls::vx</innernamespace>
    <innernamespace refid="namespacehaldls_1_1vx_1_1detail">haldls::vx::detail</innernamespace>
    <innernamespace refid="namespacelola">lola</innernamespace>
    <innernamespace refid="namespacelola_1_1vx">lola::vx</innernamespace>
    <innernamespace refid="namespacestd">std</innernamespace>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzEzNzk.x/haldls/include/haldls/vx/fpga.h"/>
  </compounddef>
</doxygen>
