
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: scan_reg[6]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scan_reg[7]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ scan_reg[6]$_SDFF_PN0_/CK (DFF_X1)
     3    3.41    0.01    0.09    0.09 ^ scan_reg[6]$_SDFF_PN0_/Q (DFF_X1)
                                         scan_reg[6] (net)
                  0.01    0.00    0.09 ^ _86_/B (MUX2_X1)
     1    1.06    0.01    0.03    0.12 ^ _86_/Z (MUX2_X1)
                                         _35_ (net)
                  0.01    0.00    0.12 ^ _87_/A2 (AND2_X1)
     1    1.39    0.01    0.03    0.15 ^ _87_/ZN (AND2_X1)
                                         _15_ (net)
                  0.01    0.00    0.15 ^ scan_reg[7]$_SDFF_PN0_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: scan_en (input port clocked by core_clock)
Endpoint: data_out[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.53    0.00    0.00    0.20 ^ scan_en (in)
                                         scan_en (net)
                  0.00    0.00    0.20 ^ _54_/A (BUF_X4)
     7   20.92    0.01    0.03    0.23 ^ _54_/Z (BUF_X4)
                                         _18_ (net)
                  0.01    0.00    0.23 ^ _55_/A (BUF_X8)
    10   21.59    0.01    0.03    0.25 ^ _55_/Z (BUF_X8)
                                         _19_ (net)
                  0.01    0.00    0.25 ^ _64_/S (MUX2_X1)
     1    1.21    0.01    0.06    0.31 v _64_/Z (MUX2_X1)
                                         _24_ (net)
                  0.01    0.00    0.31 v _65_/A2 (AND2_X1)
     1    1.45    0.01    0.03    0.34 v _65_/ZN (AND2_X1)
                                         _04_ (net)
                  0.01    0.00    0.34 v data_out[4]$_SDFF_PN0_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[4]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: scan_en (input port clocked by core_clock)
Endpoint: data_out[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.53    0.00    0.00    0.20 ^ scan_en (in)
                                         scan_en (net)
                  0.00    0.00    0.20 ^ _54_/A (BUF_X4)
     7   20.92    0.01    0.03    0.23 ^ _54_/Z (BUF_X4)
                                         _18_ (net)
                  0.01    0.00    0.23 ^ _55_/A (BUF_X8)
    10   21.59    0.01    0.03    0.25 ^ _55_/Z (BUF_X8)
                                         _19_ (net)
                  0.01    0.00    0.25 ^ _64_/S (MUX2_X1)
     1    1.21    0.01    0.06    0.31 v _64_/Z (MUX2_X1)
                                         _24_ (net)
                  0.01    0.00    0.31 v _65_/A2 (AND2_X1)
     1    1.45    0.01    0.03    0.34 v _65_/ZN (AND2_X1)
                                         _04_ (net)
                  0.01    0.00    0.34 v data_out[4]$_SDFF_PN0_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[4]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.17383036017417908

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8756

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
50.6966438293457

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8358

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: scan_reg[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ scan_reg[3]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.08 v scan_reg[3]$_SDFF_PN0_/Q (DFF_X1)
   0.06    0.14 v _64_/Z (MUX2_X1)
   0.03    0.17 v _65_/ZN (AND2_X1)
   0.00    0.17 v data_out[4]$_SDFF_PN0_/D (DFF_X1)
           0.17   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ data_out[4]$_SDFF_PN0_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.79   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: scan_reg[6]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scan_reg[7]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ scan_reg[6]$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.09 ^ scan_reg[6]$_SDFF_PN0_/Q (DFF_X1)
   0.03    0.12 ^ _86_/Z (MUX2_X1)
   0.03    0.15 ^ _87_/ZN (AND2_X1)
   0.00    0.15 ^ scan_reg[7]$_SDFF_PN0_/D (DFF_X1)
           0.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.15   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3397

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6211

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
182.837798

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-04   3.24e-06   1.25e-06   1.07e-04  78.8%
Combinational          1.88e-05   8.33e-06   1.63e-06   2.87e-05  21.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-04   1.16e-05   2.87e-06   1.35e-04 100.0%
                          89.3%       8.5%       2.1%
