45950d88709c ("drm/amd/display: Increase frame size limit for display_mode_vba_util_32.o")
197485c69543 ("drm/amd/display: Create dcn321_fpu file")
041a11095abd ("drm/amd/display: Drop FPU flags from dcn32_clk_mgr")
7b5b0d196c2e ("drm/amd/display: Disable GPUVM in IP resource configuration")
014706458825 ("drm/amd/display: Extend soc BB capabilitiy")
7e053bab30e3 ("drm/amd/display: Update gpuvm_max_page_table_levels IP param")
780f97cec866 ("drm/amd/display: Fix __nedf2 undefined for 32 bit compilation")
202804b9705c ("drm/amd/display: Fix __muldf3 undefined for 32 bit compilation")
2595fe04a44d ("drm/amdgpu/display: make FP handling in Makefiles consistent")
d1b08baf9335 ("drm/amdgpu/display: fix DCN3.2 Makefiles for non-x86")
405bb9eea36a ("drm/amd/display: Implement DTBCLK ref switching on dcn32")
b6a938441453 ("drm/amd/display: Match dprefclk with clk registers")
80fb7a409c64 ("drm/amd/display: cleaning up smu_if to add future flexibility")
e127306d433f ("drm/amd/display: Introduce new update_clocks logic")
2267a195e28c ("drm/amd/display: Disable DTB Ref Clock Switching in dcn32")
be77243327d9 ("drm/amd/display: set dram speed for all states")
2388a778bdac ("drm/amd/display: Halve DTB Clock Value for DCN32")
3ccb9ea99760 ("drm/amd/display: Add additional guard for FCLK pstate message for DCN321")
a839a73b1815 ("drm/amd/display: Add guard for FCLK pstate message to PMFW for DCN321")
2cb6915dcf70 ("drm/amd/display: Use DTBCLK for valid pixel clock")
