0.6
2018.2
Jun 14 2018
20:41:02
E:/Faculty of Engineering, Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/PPI/CO2018PPI/PPI/PPI.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Faculty of Engineering, Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/PPI/CO2018PPI/PPI/PPI.srcs/sources_1/new/PPI.v,1543147859,verilog,,,,DataBusBuffer;PortA;PortB;PortLowerC;PortUpperC;tb_PortA,,,,,,,,
