strict digraph "" {
	node [label="\N"];
	"27:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f344e0eae50>",
		clk_sens=False,
		fillcolor=gold,
		label="27:AL",
		sens="['x', 'IDLE', 'S101']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'S101', 'present_state']"];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f344e0ea950>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:AL" -> "28:CS"	[cond="[]",
		lineno=None];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0f0f10>",
		fillcolor=cadetblue,
		label="36:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0f0f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_27:AL"	[def_var="['next_state']",
		label="Leaf_27:AL"];
	"36:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"35:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f344e0ead10>",
		fillcolor=lightcyan,
		label="35:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"35:CA" -> "36:BS"	[cond="[]",
		lineno=None];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f344e0ea1d0>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0ea250>",
		fillcolor=cadetblue,
		label="34:BS
next_state = (x)? S1 : S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0ea250>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:CA" -> "34:BS"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f344e0ea490>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0ea510>",
		fillcolor=cadetblue,
		label="32:BS
next_state = (x)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0ea510>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:CA" -> "32:BS"	[cond="[]",
		lineno=None];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0ea750>",
		fillcolor=cadetblue,
		label="38:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0ea750>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"28:CS" -> "35:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f344e0eaa50>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f344e0eadd0>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0eaad0>",
		fillcolor=cadetblue,
		label="30:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f344e0eaad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "30:BS"	[cond="[]",
		lineno=None];
	"34:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"32:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"37:CA" -> "38:BS"	[cond="[]",
		lineno=None];
}
