\doxysection{Hardware\+::Bus\+Manager Class Reference}
\hypertarget{classHardware_1_1BusManager}{}\label{classHardware_1_1BusManager}\index{Hardware::BusManager@{Hardware::BusManager}}


Orchestrates and monitors all physical communication buses.  




{\ttfamily \#include $<$Bus\+Manager.\+hpp$>$}



Inheritance diagram for Hardware\+::Bus\+Manager\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{classHardware_1_1BusManager__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Hardware\+::Bus\+Manager\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{classHardware_1_1BusManager__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structHardware_1_1BusManager_1_1State__Monitor__t}{State\+\_\+\+Monitor\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Telemetry \& Health-\/\+State Awareness. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classHardware_1_1BusManager_a58d4e81821cd70c300760e7b923f6950}{Bus\+Manager}} ()
\begin{DoxyCompactList}\small\item\em Constructor for the \doxylink{classHardware_1_1BusManager}{Bus\+Manager}. \end{DoxyCompactList}\item 
\Hypertarget{classHardware_1_1BusManager_a8aff5da45ba9329cf0bc34b6f5d5153b}\label{classHardware_1_1BusManager_a8aff5da45ba9329cf0bc34b6f5d5153b} 
{\bfseries Bus\+Manager} (const \mbox{\hyperlink{classHardware_1_1BusManager}{Bus\+Manager}} \&)=delete
\begin{DoxyCompactList}\small\item\em System Integrity. (No Copies Allowed) \end{DoxyCompactList}\item 
\Hypertarget{classHardware_1_1BusManager_aa197894e62bd644ca17086f5fa6a3323}\label{classHardware_1_1BusManager_aa197894e62bd644ca17086f5fa6a3323} 
\mbox{\hyperlink{classHardware_1_1BusManager}{Bus\+Manager}} \& {\bfseries operator=} (const \mbox{\hyperlink{classHardware_1_1BusManager}{Bus\+Manager}} \&)=delete
\begin{DoxyCompactList}\small\item\em System Integrity. (No Copies Allowed) \end{DoxyCompactList}\item 
esp\+\_\+err\+\_\+t \mbox{\hyperlink{classHardware_1_1BusManager_a64c8e66e327b99aec3e7a1f03ab2a740}{begin}} ()
\begin{DoxyCompactList}\small\item\em Initialize all communication buses. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classHardware_1_1I2CBus}{I2\+CBus}} \& \mbox{\hyperlink{classHardware_1_1BusManager_aad7ae3673ac04e885dcb59dbd1ab1a91}{get\+I2C}} ()
\begin{DoxyCompactList}\small\item\em Access the I2C Bus instance. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classHardware_1_1SPIBus}{SPIBus}} \& \mbox{\hyperlink{classHardware_1_1BusManager_a635901874a4198077a9cec530c87c5f3}{get\+SPI}} ()
\begin{DoxyCompactList}\small\item\em Access the SPI Bus instance. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classHardware_1_1UARTBus}{UARTBus}} \& \mbox{\hyperlink{classHardware_1_1BusManager_a9af4c0e1ad9647bacb5559fb2a2db9f8}{get\+UART}} ()
\begin{DoxyCompactList}\small\item\em Access the UART Bus instance. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structHardware_1_1BusManager_1_1State__Monitor__t}{State\+\_\+\+Monitor\+\_\+t}} \mbox{\hyperlink{classHardware_1_1BusManager_ada6e8844260448797e11b1eea16967a3}{get\+State}} ()
\begin{DoxyCompactList}\small\item\em Returns the current health of the subsystem. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Orchestrates and monitors all physical communication buses. 

\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classHardware_1_1BusManager_a58d4e81821cd70c300760e7b923f6950}\label{classHardware_1_1BusManager_a58d4e81821cd70c300760e7b923f6950} 
\index{Hardware::BusManager@{Hardware::BusManager}!BusManager@{BusManager}}
\index{BusManager@{BusManager}!Hardware::BusManager@{Hardware::BusManager}}
\doxysubsubsection{\texorpdfstring{BusManager()}{BusManager()}}
{\footnotesize\ttfamily Hardware\+::\+Bus\+Manager\+::\+Bus\+Manager (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Constructor for the \doxylink{classHardware_1_1BusManager}{Bus\+Manager}. 

Constructor Explicit Resource Injection of hardware ports/hosts.

Individual bus resources are pre-\/allocated or injected. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classHardware_1_1BusManager_a64c8e66e327b99aec3e7a1f03ab2a740}\label{classHardware_1_1BusManager_a64c8e66e327b99aec3e7a1f03ab2a740} 
\index{Hardware::BusManager@{Hardware::BusManager}!begin@{begin}}
\index{begin@{begin}!Hardware::BusManager@{Hardware::BusManager}}
\doxysubsubsection{\texorpdfstring{begin()}{begin()}}
{\footnotesize\ttfamily esp\+\_\+err\+\_\+t Hardware\+::\+Bus\+Manager\+::begin (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Initialize all communication buses. 

This method orchestrates the startup sequence of I2C, SPI, and UART. Failure of a critical bus will return ESP\+\_\+\+FAIL. \begin{DoxyReturn}{Returns}
esp\+\_\+err\+\_\+t ESP\+\_\+\+OK on success, ESP\+\_\+\+FAIL if a critical bus fails. 
\end{DoxyReturn}
\Hypertarget{classHardware_1_1BusManager_aad7ae3673ac04e885dcb59dbd1ab1a91}\label{classHardware_1_1BusManager_aad7ae3673ac04e885dcb59dbd1ab1a91} 
\index{Hardware::BusManager@{Hardware::BusManager}!getI2C@{getI2C}}
\index{getI2C@{getI2C}!Hardware::BusManager@{Hardware::BusManager}}
\doxysubsubsection{\texorpdfstring{getI2C()}{getI2C()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classHardware_1_1I2CBus}{I2\+CBus}} \& Hardware\+::\+Bus\+Manager\+::get\+I2C (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Access the I2C Bus instance. 

\begin{DoxyReturn}{Returns}
Reference to \doxylink{classHardware_1_1I2CBus}{I2\+CBus}, the I2C controller. 
\end{DoxyReturn}
\Hypertarget{classHardware_1_1BusManager_a635901874a4198077a9cec530c87c5f3}\label{classHardware_1_1BusManager_a635901874a4198077a9cec530c87c5f3} 
\index{Hardware::BusManager@{Hardware::BusManager}!getSPI@{getSPI}}
\index{getSPI@{getSPI}!Hardware::BusManager@{Hardware::BusManager}}
\doxysubsubsection{\texorpdfstring{getSPI()}{getSPI()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classHardware_1_1SPIBus}{SPIBus}} \& Hardware\+::\+Bus\+Manager\+::get\+SPI (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Access the SPI Bus instance. 

\begin{DoxyReturn}{Returns}
Reference to \doxylink{classHardware_1_1SPIBus}{SPIBus}, the SPI controller. 
\end{DoxyReturn}
\Hypertarget{classHardware_1_1BusManager_ada6e8844260448797e11b1eea16967a3}\label{classHardware_1_1BusManager_ada6e8844260448797e11b1eea16967a3} 
\index{Hardware::BusManager@{Hardware::BusManager}!getState@{getState}}
\index{getState@{getState}!Hardware::BusManager@{Hardware::BusManager}}
\doxysubsubsection{\texorpdfstring{getState()}{getState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{structHardware_1_1BusManager_1_1State__Monitor__t}{Hardware\+::\+Bus\+Manager\+::\+State\+\_\+\+Monitor\+\_\+t}} Hardware\+::\+Bus\+Manager\+::get\+State (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Returns the current health of the subsystem. 

\begin{DoxyReturn}{Returns}
\doxylink{structHardware_1_1BusManager_1_1State__Monitor__t}{State\+\_\+\+Monitor\+\_\+t} The current status struct. 
\end{DoxyReturn}
\Hypertarget{classHardware_1_1BusManager_a9af4c0e1ad9647bacb5559fb2a2db9f8}\label{classHardware_1_1BusManager_a9af4c0e1ad9647bacb5559fb2a2db9f8} 
\index{Hardware::BusManager@{Hardware::BusManager}!getUART@{getUART}}
\index{getUART@{getUART}!Hardware::BusManager@{Hardware::BusManager}}
\doxysubsubsection{\texorpdfstring{getUART()}{getUART()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classHardware_1_1UARTBus}{UARTBus}} \& Hardware\+::\+Bus\+Manager\+::get\+UART (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Access the UART Bus instance. 

\begin{DoxyReturn}{Returns}
Reference to \doxylink{classHardware_1_1UARTBus}{UARTBus}, to the UART controller. 
\end{DoxyReturn}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
main/ceo/managers/bus/include/\mbox{\hyperlink{BusManager_8hpp}{Bus\+Manager.\+hpp}}\item 
main/ceo/managers/bus/\mbox{\hyperlink{BusManager_8cpp}{Bus\+Manager.\+cpp}}\end{DoxyCompactItemize}
