<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\FPGA\tst\scr1test\scr1test\impl\gwsynthesis\scr1test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep  7 18:03:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2133</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2129</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1018</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">27.115(MHz)</td>
<td>39</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-16606.764</td>
<td>1018</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-26.880</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>36.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-26.851</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/dbg_sig_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>36.816</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-26.824</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>36.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-26.523</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>36.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-26.273</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>36.238</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-26.112</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>36.077</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-25.861</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-25.744</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_imem_router/fsm_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-25.646</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-25.640</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-25.614</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_30_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-25.490</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_imem_router/port_sel_r_s1/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-25.486</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_27_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-25.419</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/imem_resp_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-25.379</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-25.379</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-25.379</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-25.379</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-25.371</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.336</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-25.265</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-25.233</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-25.233</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_4_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-25.217</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-25.217</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-25.217</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>35.182</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.323</td>
<td>i_scr1/i_rstn_reset_sync/rst_n_dff_1_s0/Q</td>
<td>i_scr1/i_core_top/i_core_rstn_qlfy_adapter_cell_sync/reset_n_front_ff_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>i_uart/regs/receiver/counter_t_2_s1/Q</td>
<td>i_uart/regs/receiver/counter_t_2_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>i_uart/regs/receiver/counter_t_7_s1/Q</td>
<td>i_uart/regs/receiver/counter_t_7_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>i_uart/regs/receiver/counter_b_3_s1/Q</td>
<td>i_uart/regs/receiver/counter_b_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>i_uart/regs/receiver/counter_b_6_s1/Q</td>
<td>i_uart/regs/receiver/counter_b_6_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0/Q</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>i_uart/regs/transmitter/counter_3_s0/Q</td>
<td>i_uart/regs/transmitter/counter_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>i_uart/regs/ms_int_pnd_s8/Q</td>
<td>i_uart/regs/ms_int_pnd_s8/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>i_uart/regs/lsr6r_s4/Q</td>
<td>i_uart/regs/lsr6r_s4/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>i_uart/regs/block_cnt_5_s1/Q</td>
<td>i_uart/regs/block_cnt_5_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>i_uart/regs/dlc_3_s0/Q</td>
<td>i_uart/regs/dlc_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>i_uart/regs/dlc_8_s0/Q</td>
<td>i_uart/regs/dlc_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>i_uart/regs/dlc_11_s0/Q</td>
<td>i_uart/regs/dlc_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>i_uart/regs/dlc_12_s0/Q</td>
<td>i_uart/regs/dlc_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0/Q</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>hard_rst_n_count_3_s3/Q</td>
<td>hard_rst_n_count_3_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1/Q</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>i_uart/regs/receiver/counter_b_7_s1/Q</td>
<td>i_uart/regs/receiver/counter_b_7_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>i_uart/regs/receiver/counter_b_0_s1/Q</td>
<td>i_uart/regs/receiver/counter_b_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>i_uart/regs/receiver/rcounter16_0_s0/Q</td>
<td>i_uart/regs/receiver/rcounter16_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>i_uart/regs/receiver/rcounter16_2_s0/Q</td>
<td>i_uart/regs/receiver/rcounter16_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>i_uart/regs/receiver/rcounter16_3_s0/Q</td>
<td>i_uart/regs/receiver/rcounter16_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3/Q</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3/Q</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1/Q</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>2</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>3</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>4</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>5</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>6</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>7</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>8</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>9</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>10</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>11</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>12</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>13</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>14</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>15</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>16</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>17</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>18</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>19</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>20</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>21</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>22</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>23</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>24</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
<tr>
<td>25</td>
<td>8.377</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.588</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>2</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>3</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>4</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>5</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>6</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>7</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>8</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>9</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>10</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>11</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>12</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>13</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>14</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>15</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>16</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>17</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>18</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>19</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>20</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>21</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>22</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>23</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>24</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>25</td>
<td>1.074</td>
<td>hard_rst_n_s4/Q</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>extn_rst_n_sync_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>hard_rst_n_count_3_s3</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[0]_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[3]_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/pc_curr_ff_24_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_scr1/i_timer/mtime_reg_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_uart/regs/dlc_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>i_uart/regs/dlc_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.422</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/I3</td>
</tr>
<tr>
<td>38.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/F</td>
</tr>
<tr>
<td>39.040</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/I1</td>
</tr>
<tr>
<td>39.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/COUT</td>
</tr>
<tr>
<td>39.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/CIN</td>
</tr>
<tr>
<td>39.881</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/SUM</td>
</tr>
<tr>
<td>40.065</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_2_s2/I1</td>
</tr>
<tr>
<td>40.436</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_2_s2/F</td>
</tr>
<tr>
<td>40.833</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_2_s0/I2</td>
</tr>
<tr>
<td>41.204</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_2_s0/F</td>
</tr>
<tr>
<td>41.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.716, 45.368%; route: 19.897, 54.003%; tC2Q: 0.232, 0.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/dbg_sig_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.643</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s2/I0</td>
</tr>
<tr>
<td>39.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s2/F</td>
</tr>
<tr>
<td>39.387</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/n878_s0/I1</td>
</tr>
<tr>
<td>39.957</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n878_s0/F</td>
</tr>
<tr>
<td>41.176</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/dbg_sig_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td>i_scr1/i_tcm/i_dp_memory/dbg_sig_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[B]</td>
<td>i_scr1/i_tcm/i_dp_memory/dbg_sig_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.048, 43.588%; route: 20.537, 55.782%; tC2Q: 0.232, 0.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.422</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/I3</td>
</tr>
<tr>
<td>38.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/F</td>
</tr>
<tr>
<td>39.040</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/I1</td>
</tr>
<tr>
<td>39.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/COUT</td>
</tr>
<tr>
<td>39.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/CIN</td>
</tr>
<tr>
<td>39.881</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/SUM</td>
</tr>
<tr>
<td>40.056</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_1_s1/I3</td>
</tr>
<tr>
<td>40.605</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_1_s1/F</td>
</tr>
<tr>
<td>40.778</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_1_s0/I0</td>
</tr>
<tr>
<td>41.149</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_1_s0/F</td>
</tr>
<tr>
<td>41.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.894, 45.920%; route: 19.664, 53.449%; tC2Q: 0.232, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.428</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s12/I1</td>
</tr>
<tr>
<td>38.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s12/F</td>
</tr>
<tr>
<td>39.218</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/I1</td>
</tr>
<tr>
<td>39.589</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/COUT</td>
</tr>
<tr>
<td>39.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_2_s1/CIN</td>
</tr>
<tr>
<td>40.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_2_s1/SUM</td>
</tr>
<tr>
<td>40.847</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.974, 43.778%; route: 20.282, 55.586%; tC2Q: 0.232, 0.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.516</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>i_scr1/i_imem_router/n27_s0/I1</td>
</tr>
<tr>
<td>39.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/n27_s0/F</td>
</tr>
<tr>
<td>40.136</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_0_s0/I2</td>
</tr>
<tr>
<td>40.598</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_next_0_s0/F</td>
</tr>
<tr>
<td>40.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_resp_discard_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.779, 43.541%; route: 20.228, 55.818%; tC2Q: 0.232, 0.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.422</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/I3</td>
</tr>
<tr>
<td>38.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/F</td>
</tr>
<tr>
<td>39.040</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/I1</td>
</tr>
<tr>
<td>39.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/COUT</td>
</tr>
<tr>
<td>39.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/CIN</td>
</tr>
<tr>
<td>39.881</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_1_s1/SUM</td>
</tr>
<tr>
<td>40.436</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.974, 44.277%; route: 19.871, 55.080%; tC2Q: 0.232, 0.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.422</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/I3</td>
</tr>
<tr>
<td>38.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n973_s13/F</td>
</tr>
<tr>
<td>39.040</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C42[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/I1</td>
</tr>
<tr>
<td>39.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_next_0_s1/SUM</td>
</tr>
<tr>
<td>40.185</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_pnd_txns_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.504, 43.275%; route: 20.090, 56.077%; tC2Q: 0.232, 0.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_imem_router/fsm_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.516</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>i_scr1/i_imem_router/n27_s0/I1</td>
</tr>
<tr>
<td>39.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/n27_s0/F</td>
</tr>
<tr>
<td>39.498</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>i_scr1/i_imem_router/n13_s3/I0</td>
</tr>
<tr>
<td>40.068</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/n13_s3/F</td>
</tr>
<tr>
<td>40.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">i_scr1/i_imem_router/fsm_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>i_scr1/i_imem_router/fsm_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>i_scr1/i_imem_router/fsm_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.887, 44.490%; route: 19.590, 54.861%; tC2Q: 0.232, 0.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.410</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n902_s2/I0</td>
</tr>
<tr>
<td>38.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n902_s2/F</td>
</tr>
<tr>
<td>39.421</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n902_s0/I1</td>
</tr>
<tr>
<td>39.970</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n902_s0/F</td>
</tr>
<tr>
<td>39.970</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_31_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.682, 44.036%; route: 19.697, 55.312%; tC2Q: 0.232, 0.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.422</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_4_s3/I3</td>
</tr>
<tr>
<td>38.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_4_s3/F</td>
</tr>
<tr>
<td>39.502</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_4_s0/I2</td>
</tr>
<tr>
<td>39.964</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_4_s0/F</td>
</tr>
<tr>
<td>39.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_4_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.741, 44.209%; route: 19.632, 55.139%; tC2Q: 0.232, 0.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.709</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n903_s3/I1</td>
</tr>
<tr>
<td>39.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n903_s3/F</td>
</tr>
<tr>
<td>39.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n903_s0/I3</td>
</tr>
<tr>
<td>39.938</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n903_s0/F</td>
</tr>
<tr>
<td>39.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_30_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.595, 43.831%; route: 19.753, 55.517%; tC2Q: 0.232, 0.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_imem_router/port_sel_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.516</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>i_scr1/i_imem_router/n27_s0/I1</td>
</tr>
<tr>
<td>39.086</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/n27_s0/F</td>
</tr>
<tr>
<td>39.814</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">i_scr1/i_imem_router/port_sel_r_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>i_scr1/i_imem_router/port_sel_r_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>i_scr1/i_imem_router/port_sel_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.332, 43.242%; route: 19.891, 56.103%; tC2Q: 0.232, 0.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.690</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n906_s2/I3</td>
</tr>
<tr>
<td>39.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n906_s2/F</td>
</tr>
<tr>
<td>39.241</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n906_s0/I2</td>
</tr>
<tr>
<td>39.811</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n906_s0/F</td>
</tr>
<tr>
<td>39.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_27_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.881, 44.795%; route: 19.339, 54.550%; tC2Q: 0.232, 0.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/imem_resp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.643</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s2/I0</td>
</tr>
<tr>
<td>39.198</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s2/F</td>
</tr>
<tr>
<td>39.744</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/imem_resp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>i_scr1/i_tcm/imem_resp_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>i_scr1/i_tcm/imem_resp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.463, 43.699%; route: 19.690, 55.645%; tC2Q: 0.232, 0.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.683</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/n9_s71/I2</td>
</tr>
<tr>
<td>39.145</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n9_s71/F</td>
</tr>
<tr>
<td>39.703</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.370, 43.486%; route: 19.742, 55.858%; tC2Q: 0.232, 0.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.683</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/n9_s71/I2</td>
</tr>
<tr>
<td>39.145</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n9_s71/F</td>
</tr>
<tr>
<td>39.703</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.370, 43.486%; route: 19.742, 55.858%; tC2Q: 0.232, 0.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.683</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/n9_s71/I2</td>
</tr>
<tr>
<td>39.145</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n9_s71/F</td>
</tr>
<tr>
<td>39.703</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.370, 43.486%; route: 19.742, 55.858%; tC2Q: 0.232, 0.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.263</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_5_s1/I0</td>
</tr>
<tr>
<td>38.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_5_s1/F</td>
</tr>
<tr>
<td>39.241</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_5_s0/I0</td>
</tr>
<tr>
<td>39.703</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_5_s0/F</td>
</tr>
<tr>
<td>39.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_5_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.595, 44.123%; route: 19.517, 55.221%; tC2Q: 0.232, 0.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.194</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n923_s1/I0</td>
</tr>
<tr>
<td>38.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n923_s1/F</td>
</tr>
<tr>
<td>39.146</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n923_s0/I0</td>
</tr>
<tr>
<td>39.695</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n923_s0/F</td>
</tr>
<tr>
<td>39.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_10_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.866, 44.900%; route: 19.238, 54.444%; tC2Q: 0.232, 0.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.299</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/I3</td>
</tr>
<tr>
<td>37.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s2/F</td>
</tr>
<tr>
<td>38.217</td>
<td>0.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_3_s3/I1</td>
</tr>
<tr>
<td>38.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_3_s3/F</td>
</tr>
<tr>
<td>39.019</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_3_s0/I2</td>
</tr>
<tr>
<td>39.589</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_next_3_s0/F</td>
</tr>
<tr>
<td>39.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_3_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.887, 45.094%; route: 19.111, 54.248%; tC2Q: 0.232, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.648</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/n884_s1/I1</td>
</tr>
<tr>
<td>39.197</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n884_s1/F</td>
</tr>
<tr>
<td>39.558</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_1_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.457, 43.913%; route: 19.510, 55.428%; tC2Q: 0.232, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.648</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/n884_s1/I1</td>
</tr>
<tr>
<td>39.197</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n884_s1/F</td>
</tr>
<tr>
<td>39.558</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_4_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.457, 43.913%; route: 19.510, 55.428%; tC2Q: 0.232, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.648</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/n884_s1/I1</td>
</tr>
<tr>
<td>39.197</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n884_s1/F</td>
</tr>
<tr>
<td>39.541</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.457, 43.934%; route: 19.493, 55.407%; tC2Q: 0.232, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.648</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/n884_s1/I1</td>
</tr>
<tr>
<td>39.197</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n884_s1/F</td>
</tr>
<tr>
<td>39.541</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.457, 43.934%; route: 19.493, 55.407%; tC2Q: 0.232, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_2_s0/Q</td>
</tr>
<tr>
<td>5.236</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/I0</td>
</tr>
<tr>
<td>5.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n739_s0/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/I3</td>
</tr>
<tr>
<td>7.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2csr_rw_addr_3_s3/F</td>
</tr>
<tr>
<td>8.046</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/I2</td>
</tr>
<tr>
<td>8.499</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s6/F</td>
</tr>
<tr>
<td>9.433</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/I1</td>
</tr>
<tr>
<td>9.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr_o_14_s4/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/I1</td>
</tr>
<tr>
<td>11.247</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/funct3_0_s1/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/exu2mprf_rd_addr_3_s5/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/I0</td>
</tr>
<tr>
<td>13.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_31_s17/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/I0</td>
</tr>
<tr>
<td>14.970</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s3/F</td>
</tr>
<tr>
<td>15.367</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/I1</td>
</tr>
<tr>
<td>15.738</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_11_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/I0</td>
</tr>
<tr>
<td>17.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd.imm_16_s2/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/I1</td>
</tr>
<tr>
<td>18.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_0_s5/F</td>
</tr>
<tr>
<td>18.536</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/I3</td>
</tr>
<tr>
<td>18.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rs2_addr_2_s0/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C32</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>20.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_mprf_int_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>20.396</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/I2</td>
</tr>
<tr>
<td>20.913</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s0/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/I2</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/timer_dmem_wdata_7_s11/F</td>
</tr>
<tr>
<td>23.371</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/I2</td>
</tr>
<tr>
<td>23.742</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ialu_main_op2_7_s0/F</td>
</tr>
<tr>
<td>24.386</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/I1</td>
</tr>
<tr>
<td>24.956</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>24.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/CIN</td>
</tr>
<tr>
<td>24.992</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>24.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/CIN</td>
</tr>
<tr>
<td>25.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[9]_1_s/COUT</td>
</tr>
<tr>
<td>25.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/CIN</td>
</tr>
<tr>
<td>25.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[10]_1_s/COUT</td>
</tr>
<tr>
<td>25.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/CIN</td>
</tr>
<tr>
<td>25.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[11]_1_s/COUT</td>
</tr>
<tr>
<td>25.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/CIN</td>
</tr>
<tr>
<td>25.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[12]_1_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/CIN</td>
</tr>
<tr>
<td>25.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[13]_1_s/COUT</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/CIN</td>
</tr>
<tr>
<td>25.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[14]_1_s/COUT</td>
</tr>
<tr>
<td>25.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/CIN</td>
</tr>
<tr>
<td>25.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[15]_1_s/COUT</td>
</tr>
<tr>
<td>25.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/CIN</td>
</tr>
<tr>
<td>25.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[16]_1_s/COUT</td>
</tr>
<tr>
<td>25.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/CIN</td>
</tr>
<tr>
<td>25.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[17]_1_s/COUT</td>
</tr>
<tr>
<td>25.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/CIN</td>
</tr>
<tr>
<td>25.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[18]_1_s/COUT</td>
</tr>
<tr>
<td>25.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/CIN</td>
</tr>
<tr>
<td>25.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[19]_1_s/COUT</td>
</tr>
<tr>
<td>25.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/CIN</td>
</tr>
<tr>
<td>25.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[20]_1_s/COUT</td>
</tr>
<tr>
<td>25.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/CIN</td>
</tr>
<tr>
<td>25.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[21]_1_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/CIN</td>
</tr>
<tr>
<td>25.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[22]_1_s/COUT</td>
</tr>
<tr>
<td>25.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[23]_1_s/COUT</td>
</tr>
<tr>
<td>25.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/CIN</td>
</tr>
<tr>
<td>25.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[24]_1_s/COUT</td>
</tr>
<tr>
<td>25.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/CIN</td>
</tr>
<tr>
<td>25.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[25]_1_s/COUT</td>
</tr>
<tr>
<td>25.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/CIN</td>
</tr>
<tr>
<td>25.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[26]_1_s/COUT</td>
</tr>
<tr>
<td>25.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/CIN</td>
</tr>
<tr>
<td>25.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[27]_1_s/COUT</td>
</tr>
<tr>
<td>25.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/CIN</td>
</tr>
<tr>
<td>25.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[28]_1_s/COUT</td>
</tr>
<tr>
<td>25.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/CIN</td>
</tr>
<tr>
<td>25.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[29]_1_s/COUT</td>
</tr>
<tr>
<td>25.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/CIN</td>
</tr>
<tr>
<td>25.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[30]_1_s/COUT</td>
</tr>
<tr>
<td>25.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/CIN</td>
</tr>
<tr>
<td>26.236</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/main_sum_res[31]_1_s/SUM</td>
</tr>
<tr>
<td>26.933</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s30/F</td>
</tr>
<tr>
<td>27.863</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/I3</td>
</tr>
<tr>
<td>28.380</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s23/F</td>
</tr>
<tr>
<td>28.777</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/I3</td>
</tr>
<tr>
<td>29.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s18/F</td>
</tr>
<tr>
<td>30.185</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/I2</td>
</tr>
<tr>
<td>30.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu2mprf_rd_data_0_s11/F</td>
</tr>
<tr>
<td>30.565</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/I2</td>
</tr>
<tr>
<td>30.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s5/F</td>
</tr>
<tr>
<td>31.183</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/I0</td>
</tr>
<tr>
<td>31.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s3/F</td>
</tr>
<tr>
<td>32.265</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/I0</td>
</tr>
<tr>
<td>32.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_upd_s2/F</td>
</tr>
<tr>
<td>33.609</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/I3</td>
</tr>
<tr>
<td>33.980</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_next_0_s2/F</td>
</tr>
<tr>
<td>34.382</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/I1</td>
</tr>
<tr>
<td>34.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_0_s1/COUT</td>
</tr>
<tr>
<td>34.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/CIN</td>
</tr>
<tr>
<td>35.223</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_free_h_next_1_s1/SUM</td>
</tr>
<tr>
<td>35.636</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/I3</td>
</tr>
<tr>
<td>36.185</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s10/F</td>
</tr>
<tr>
<td>36.186</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/I0</td>
</tr>
<tr>
<td>36.639</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/n908_s8/F</td>
</tr>
<tr>
<td>37.057</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>i_scr1/i_imem_router/tcm_imem_req_s0/I2</td>
</tr>
<tr>
<td>37.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_imem_router/tcm_imem_req_s0/F</td>
</tr>
<tr>
<td>38.648</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>i_scr1/i_tcm/i_dp_memory/n884_s1/I1</td>
</tr>
<tr>
<td>39.197</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">i_scr1/i_tcm/i_dp_memory/n884_s1/F</td>
</tr>
<tr>
<td>39.541</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">i_scr1/i_tcm/i_dp_memory/qa_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>i_scr1/i_tcm/i_dp_memory/qa_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.457, 43.934%; route: 19.493, 55.407%; tC2Q: 0.232, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_rstn_reset_sync/rst_n_dff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_core_rstn_qlfy_adapter_cell_sync/reset_n_front_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>i_scr1/i_rstn_reset_sync/rst_n_dff_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">i_scr1/i_rstn_reset_sync/rst_n_dff_1_s0/Q</td>
</tr>
<tr>
<td>3.237</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_core_rstn_qlfy_adapter_cell_sync/reset_n_front_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>i_scr1/i_core_top/i_core_rstn_qlfy_adapter_cell_sync/reset_n_front_ff_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>i_scr1/i_core_top/i_core_rstn_qlfy_adapter_cell_sync/reset_n_front_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.550%; tC2Q: 0.202, 60.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/counter_t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/counter_t_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>i_uart/regs/receiver/counter_t_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C37[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_t_2_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>i_uart/regs/receiver/n359_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n359_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_t_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>i_uart/regs/receiver/counter_t_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>i_uart/regs/receiver/counter_t_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/counter_t_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/counter_t_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>i_uart/regs/receiver/counter_t_7_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_t_7_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>i_uart/regs/receiver/n354_s0/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n354_s0/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_t_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>i_uart/regs/receiver/counter_t_7_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>i_uart/regs/receiver/counter_t_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/counter_b_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/counter_b_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>i_uart/regs/receiver/counter_b_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C37[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_3_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>i_uart/regs/receiver/n315_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n315_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>i_uart/regs/receiver/counter_b_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>i_uart/regs/receiver/counter_b_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/counter_b_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/counter_b_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>i_uart/regs/receiver/counter_b_6_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C38[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_6_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>i_uart/regs/receiver/n312_s0/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n312_s0/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>i_uart/regs/receiver/counter_b_6_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>i_uart/regs/receiver/counter_b_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rbit_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>i_uart/regs/receiver/n92_s4/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n92_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rbit_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>i_uart/regs/receiver/rbit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/transmitter/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/transmitter/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>i_uart/regs/transmitter/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/counter_3_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>i_uart/regs/transmitter/n207_s9/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/transmitter/n207_s9/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>i_uart/regs/transmitter/counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>i_uart/regs/transmitter/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/ms_int_pnd_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/ms_int_pnd_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td>i_uart/regs/ms_int_pnd_s8/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C21[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/ms_int_pnd_s8/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td>i_uart/regs/n547_s7/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n547_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/ms_int_pnd_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td>i_uart/regs/ms_int_pnd_s8/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C21[0][A]</td>
<td>i_uart/regs/ms_int_pnd_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/lsr6r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/lsr6r_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td>i_uart/regs/lsr6r_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C16[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/lsr6r_s4/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td>i_uart/regs/n342_s8/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n342_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/lsr6r_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[0][A]</td>
<td>i_uart/regs/lsr6r_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C16[0][A]</td>
<td>i_uart/regs/lsr6r_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/block_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/block_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>i_uart/regs/block_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C26[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/block_cnt_5_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>i_uart/regs/n461_s0/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n461_s0/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/block_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>i_uart/regs/block_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>i_uart/regs/block_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/dlc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/dlc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>i_uart/regs/dlc_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_3_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>i_uart/regs/n411_s3/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n411_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>i_uart/regs/dlc_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>i_uart/regs/dlc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/dlc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/dlc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>i_uart/regs/dlc_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C24[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>i_uart/regs/n406_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n406_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>i_uart/regs/dlc_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>i_uart/regs/dlc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/dlc_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/dlc_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>i_uart/regs/dlc_11_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_11_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>i_uart/regs/n403_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n403_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>i_uart/regs/dlc_11_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>i_uart/regs/dlc_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/dlc_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/dlc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>i_uart/regs/dlc_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C27[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>i_uart/regs/n402_s4/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/n402_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/dlc_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>i_uart/regs/dlc_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>i_uart/regs/dlc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_next_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_next_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_lsu/lsu_fsm_curr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hard_rst_n_count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>hard_rst_n_count_3_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">hard_rst_n_count_3_s3/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n22_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n22_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">hard_rst_n_count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>hard_rst_n_count_3_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>hard_rst_n_count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/bottom_1_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/n350_s6/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/fifo_rx/n350_s6/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/bottom_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/bottom_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/counter_b_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/counter_b_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>i_uart/regs/receiver/counter_b_7_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C38[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_7_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>i_uart/regs/receiver/n311_s0/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n311_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>i_uart/regs/receiver/counter_b_7_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>i_uart/regs/receiver/counter_b_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/counter_b_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/counter_b_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>i_uart/regs/receiver/counter_b_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_0_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>i_uart/regs/receiver/n318_s1/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n318_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/counter_b_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>i_uart/regs/receiver/counter_b_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>i_uart/regs/receiver/counter_b_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/rcounter16_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/rcounter16_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>i_uart/regs/receiver/rcounter16_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R40C40[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rcounter16_0_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>i_uart/regs/receiver/n191_s26/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n191_s26/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rcounter16_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>i_uart/regs/receiver/rcounter16_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>i_uart/regs/receiver/rcounter16_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/rcounter16_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/rcounter16_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>i_uart/regs/receiver/rcounter16_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rcounter16_2_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>i_uart/regs/receiver/n189_s25/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n189_s25/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rcounter16_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>i_uart/regs/receiver/rcounter16_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>i_uart/regs/receiver/rcounter16_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/receiver/rcounter16_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/rcounter16_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>i_uart/regs/receiver/rcounter16_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R39C40[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rcounter16_3_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>i_uart/regs/receiver/n188_s30/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/receiver/n188_s30/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/rcounter16_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>i_uart/regs/receiver/rcounter16_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>i_uart/regs/receiver/rcounter16_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/fifo_tx/count_0_s3/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/n72_s11/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/transmitter/fifo_tx/n72_s11/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/fifo_tx/count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/fifo_tx/count_2_s3/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/n70_s11/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/transmitter/fifo_tx/n70_s11/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/fifo_tx/count_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/count_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C16[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/fifo_tx/bottom_3_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/n60_s6/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td style=" background: #97FFFF;">i_uart/regs/transmitter/fifo_tx/n60_s6/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/transmitter/fifo_tx/bottom_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>i_uart/regs/transmitter/fifo_tx/bottom_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/top_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/top_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/top_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/overrun_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C28[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[0][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C35[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C35[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C34[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[0][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C32[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>5.947</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/top_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/top_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/top_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/top_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/top_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/overrun_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C28[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/overrun_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C35[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C33[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[0]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[1]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[2]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C35[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[3]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C35[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[4]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C32[2][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[5]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[1][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C32[1][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][B]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C32[0][B]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hard_rst_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>253</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">hard_rst_n_s4/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td style=" font-weight:bold;">i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>718</td>
<td>IOT27[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>i_uart/regs/receiver/fifo_rx/fifo[6]_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>extn_rst_n_sync_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>extn_rst_n_sync_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>extn_rst_n_sync_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hard_rst_n_count_3_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hard_rst_n_count_3_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hard_rst_n_count_3_s3/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hard_rst_n_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hard_rst_n_s4/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[0]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[0]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[0]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[3]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[3]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[3]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/pc_curr_ff_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/pc_curr_ff_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_scr1/i_core_top/i_pipe_top/i_pipe_exu/pc_curr_ff_24_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_scr1/i_timer/mtime_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_scr1/i_timer/mtime_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_scr1/i_timer/mtime_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_uart/regs/dlc_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_uart/regs/dlc_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_uart/regs/dlc_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_uart/regs/dlc_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>i_uart/regs/dlc_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>i_uart/regs/dlc_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>718</td>
<td>CLK_d</td>
<td>-26.880</td>
<td>2.274</td>
</tr>
<tr>
<td>346</td>
<td>reset_n_ff</td>
<td>7.249</td>
<td>1.598</td>
</tr>
<tr>
<td>253</td>
<td>hard_rst_n</td>
<td>7.409</td>
<td>2.119</td>
</tr>
<tr>
<td>131</td>
<td>mprf2exu_rs1_data_o_0_218</td>
<td>-23.780</td>
<td>1.415</td>
</tr>
<tr>
<td>101</td>
<td>q_rptr_upd_6</td>
<td>-26.880</td>
<td>1.309</td>
</tr>
<tr>
<td>98</td>
<td>ialu_main_op2[0]</td>
<td>-25.478</td>
<td>1.104</td>
</tr>
<tr>
<td>87</td>
<td>ialu_main_op2_0[3]</td>
<td>-25.712</td>
<td>1.397</td>
</tr>
<tr>
<td>85</td>
<td>idu2exu_cmd.imm_16_5</td>
<td>-26.880</td>
<td>1.333</td>
</tr>
<tr>
<td>84</td>
<td>ialu_main_op2_0[2]</td>
<td>-25.686</td>
<td>1.033</td>
</tr>
<tr>
<td>71</td>
<td>ialu_main_op2[1]</td>
<td>-26.452</td>
<td>1.508</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R33C14</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C28</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
