{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670238581120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670238581127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:09:40 2022 " "Processing started: Mon Dec 05 19:09:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670238581127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238581127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_9bits -c proc_9bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_9bits -c proc_9bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238581127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670238581900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670238581901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_Default " "Found entity 1: DE0_CV_Default" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/regw.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/regw.v" { { "Info" "ISGN_ENTITY_NAME" "1 regw " "Found entity 1: regw" {  } { { "../code/regw.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/regw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/regn.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../code/regn.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/regl.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/regl.v" { { "Info" "ISGN_ENTITY_NAME" "1 regl " "Found entity 1: regl" {  } { { "../code/regl.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/regl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../code/program_counter.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AddSub addsub proc.v(12) " "Verilog HDL Declaration information at proc.v(12): object \"AddSub\" differs only in case from object \"addsub\" in the same scope" {  } { { "../code/proc.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670238593907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/proc.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../code/proc.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "run Run part3.v(4) " "Verilog HDL Declaration information at part3.v(4): object \"run\" differs only in case from object \"Run\" in the same scope" {  } { { "../code/part3.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/part3.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670238593914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/part3.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "../code/part3.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../code/dec3to8.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../code/counter.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/self_training/fpga/practise/digital_logic/proc_9bits/code/adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /self_training/fpga/practise/digital_logic/proc_9bits/code/adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "../code/adder_subtractor.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram128x9.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram128x9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram128x9 " "Found entity 1: ram128x9" {  } { { "RAM/ram128x9.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/RAM/ram128x9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238593928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238593928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 part3.v(12) " "Verilog HDL Implicit Net warning at part3.v(12): created implicit net for \"CLOCK_50\"" {  } { { "../code/part3.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/part3.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238593928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV_Default " "Elaborating entity \"DE0_CV_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670238594018 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_CV_Default.v(23) " "Output port \"DRAM_ADDR\" at DE0_CV_Default.v(23) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594018 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_CV_Default.v(24) " "Output port \"DRAM_BA\" at DE0_CV_Default.v(24) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594018 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV_Default.v(40) " "Output port \"HEX0\" at DE0_CV_Default.v(40) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594018 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV_Default.v(43) " "Output port \"HEX1\" at DE0_CV_Default.v(43) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV_Default.v(46) " "Output port \"HEX2\" at DE0_CV_Default.v(46) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV_Default.v(49) " "Output port \"HEX3\" at DE0_CV_Default.v(49) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV_Default.v(52) " "Output port \"HEX4\" at DE0_CV_Default.v(52) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV_Default.v(55) " "Output port \"HEX5\" at DE0_CV_Default.v(55) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] DE0_CV_Default.v(61) " "Output port \"LEDR\[9\]\" at DE0_CV_Default.v(61) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_CV_Default.v(81) " "Output port \"VGA_B\" at DE0_CV_Default.v(81) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_CV_Default.v(82) " "Output port \"VGA_G\" at DE0_CV_Default.v(82) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_CV_Default.v(84) " "Output port \"VGA_R\" at DE0_CV_Default.v(84) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_CV_Default.v(25) " "Output port \"DRAM_CAS_N\" at DE0_CV_Default.v(25) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_CV_Default.v(26) " "Output port \"DRAM_CKE\" at DE0_CV_Default.v(26) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_CV_Default.v(27) " "Output port \"DRAM_CLK\" at DE0_CV_Default.v(27) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_CV_Default.v(28) " "Output port \"DRAM_CS_N\" at DE0_CV_Default.v(28) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_CV_Default.v(30) " "Output port \"DRAM_LDQM\" at DE0_CV_Default.v(30) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_CV_Default.v(31) " "Output port \"DRAM_RAS_N\" at DE0_CV_Default.v(31) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_CV_Default.v(32) " "Output port \"DRAM_UDQM\" at DE0_CV_Default.v(32) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_CV_Default.v(33) " "Output port \"DRAM_WE_N\" at DE0_CV_Default.v(33) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV_Default.v(73) " "Output port \"SD_CLK\" at DE0_CV_Default.v(73) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_CV_Default.v(83) " "Output port \"VGA_HS\" at DE0_CV_Default.v(83) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_CV_Default.v(86) " "Output port \"VGA_VS\" at DE0_CV_Default.v(86) has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670238594022 "|DE0_CV_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regw regw:U3 " "Elaborating entity \"regw\" for hierarchy \"regw:U3\"" {  } { { "DE0_CV_Default.v" "U3" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U0 " "Elaborating entity \"proc\" for hierarchy \"proc:U0\"" {  } { { "DE0_CV_Default.v" "U0" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594076 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run proc.v(68) " "Verilog HDL Always Construct warning at proc.v(68): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../code/proc.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670238594078 "|DE0_CV_Default|proc:U0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(201) " "Verilog HDL Case Statement information at proc.v(201): all case item expressions in this case statement are onehot" {  } { { "../code/proc.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670238594078 "|DE0_CV_Default|proc:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U0\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U0\|dec3to8:decX\"" {  } { { "../code/proc.v" "decX" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U0\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U0\|regn:reg_0\"" {  } { { "../code/proc.v" "reg_0" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter proc:U0\|program_counter:pc7 " "Elaborating entity \"program_counter\" for hierarchy \"proc:U0\|program_counter:pc7\"" {  } { { "../code/proc.v" "pc7" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor proc:U0\|adder_subtractor:addsub " "Elaborating entity \"adder_subtractor\" for hierarchy \"proc:U0\|adder_subtractor:addsub\"" {  } { { "../code/proc.v" "addsub" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/code/proc.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram128x9 ram128x9:U1 " "Elaborating entity \"ram128x9\" for hierarchy \"ram128x9:U1\"" {  } { { "DE0_CV_Default.v" "U1" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram128x9:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram128x9:U1\|altsyncram:altsyncram_component\"" {  } { { "RAM/ram128x9.v" "altsyncram_component" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/RAM/ram128x9.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram128x9:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram128x9:U1\|altsyncram:altsyncram_component\"" {  } { { "RAM/ram128x9.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/RAM/ram128x9.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram128x9:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram128x9:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670238594196 ""}  } { { "RAM/ram128x9.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/RAM/ram128x9.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670238594196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khq1 " "Found entity 1: altsyncram_khq1" {  } { { "db/altsyncram_khq1.tdf" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/db/altsyncram_khq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670238594251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238594251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_khq1 ram128x9:U1\|altsyncram:altsyncram_component\|altsyncram_khq1:auto_generated " "Elaborating entity \"altsyncram_khq1\" for hierarchy \"ram128x9:U1\|altsyncram:altsyncram_component\|altsyncram_khq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238594262 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670238594798 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670238594798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670238594908 "|DE0_CV_Default|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670238594908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670238594998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670238595321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/output_files/proc_9bits.map.smsg " "Generated suppressed messages file D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/output_files/proc_9bits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238595384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670238595552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670238595552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_CV_Default.v" "" { Text "D:/Self_Training/FPGA/Practise/Digital_logic/proc_9bits/Quartus/DE0_CV_Default.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670238595633 "|DE0_CV_Default|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670238595633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "495 " "Implemented 495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670238595634 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670238595634 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670238595634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670238595634 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670238595634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670238595634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670238595669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:09:55 2022 " "Processing ended: Mon Dec 05 19:09:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670238595669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670238595669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670238595669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670238595669 ""}
