<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
	<head>
        <meta charset="utf-8"/>
	    <title>superscalar.cpp</title>
	    <link href="../../third-party/google-code-prettify/prettify-CppCoverage.css" type="text/css" rel="stylesheet" />
	    <script type="text/javascript" src="../../third-party/google-code-prettify/prettify.js"></script>
	</head>
    <body onload="prettyPrint()">
        <h4></h4>
        <pre class="prettyprint lang-cpp linenums">
#include &lt;vector&gt;

#include "reciprocal.hpp"
#include "superscalar.hpp"

namespace modernRX {
    namespace {
        constexpr reg_idx_t Register_Needs_Displacement{ 5 }; // This register cannot be destination for IADD_RS.
        constexpr uint32_t Rx_Superscalar_Op_Max_Latency{ maxOpLatency(isa) }; // Maximum latency of all instructions (in cycles of reference CPU).
        constexpr uint32_t Rx_Superscalar_Max_Schedule_Cycle{ Rx_Superscalar_Latency + Rx_Superscalar_Op_Max_Latency }; // Maximum number of cycles in a schedule.

        // Definition of table 6.3.1 from https://github.com/tevador/RandomX/blob/master/doc/specs.md#631-decoding-stage
        constexpr std::array&lt;DecodeBuffer, 6&gt; Decode_Buffers{
            DecodeBuffer{ 4, 8,  4, 0 },
            DecodeBuffer{ 7, 3,  3, 3 },
            DecodeBuffer{ 3, 7,  3, 3 },
            DecodeBuffer{ 4, 9,  3, 0 },
            DecodeBuffer{ 4, 4,  4, 4 },
            DecodeBuffer{ 3, 3, 10, 0 },
        };

        // Holds information about port busyness at given cycle.
        // This has size of 8 instead of 3 (which is number of unique ports used for scheduling), 
        // to not bother with mapping given ExecutionPort to its proper index.
        using PortsSchedule = std::array&lt;std::array&lt;bool, Rx_Superscalar_Max_Schedule_Cycle&gt;, 8&gt;;

        // Holds information about single register.
        struct Register {
            uint32_t availability_cycle{ 0 }; // Which cycle the register will be ready.
            std::optional&lt;uint32_t&gt; last_src_value{ std::nullopt }; // The last operation source value (nullopt = constant, 0-7 = register).
            SuperscalarInstructionType last_group{ SuperscalarInstructionType::INVALID }; // The last operation that was applied to the register.
        };

        // Holds information about all registers.
        using RegisterFile = std::array&lt;Register, Register_Count&gt;;

        // Holds information about simulated ASIC latencies for every register and selected address register.
        struct AsicContext {
            std::array&lt;uint32_t, Register_Count&gt; latencies{}; // Estimated latencies for every register.
<span style = "background-color:#dfd">            uint32_t max_latency{ 0 }; // Max estimated latency over all registers.
            reg_idx_t max_latency_register{ 0 }; // Register index that holds max estimated latency. Used as address reigster for superscalar program.</span>
        };

        // Holds information about current state of generated program.
        struct ProgramContext {
<span style = "background-color:#dfd">            uint32_t throwaway_count{ 0 }; // Increases when current instruction dont fit in decode buffer. Resets after proper decode buffer slot filling.
            uint32_t mul_count{ 0 }; // Number of multiplication instructions in program.
            uint32_t cycle{ 0 }; // Simulated CPU cycle. Greater-equal than current decode cycle.
            uint32_t dependency_cycle{ 0 }; // Macro-op scheduled cycle + its latency.
            uint32_t decode_cycle{ 0 }; // Current decode cycle.
            uint32_t program_size{ 0 }; // Number of superscalar instructions in program buffer.
            bool ports_saturated{ false }; // Changed to true when no other macro-op could be scheduled.</span>

            // Returns true if generator stopping criteria is met.
<span style = "background-color:#dfd">            [[nodiscard]] bool done() const noexcept {
                return ports_saturated || decode_cycle &gt;= Rx_Superscalar_Latency || program_size &gt;= Rx_Superscalar_Max_Program_Size;
            }</span>

            // Advances program context to next cycle.
<span style = "background-color:#dfd">            void advance() noexcept {
                ++decode_cycle;
                ++cycle;
            }</span>
        };


        [[nodiscard]] std::pair&lt;std::array&lt;ExecutionPort, 2&gt;, std::optional&lt;uint32_t&gt;&gt; scheduleOp(const PortsSchedule&amp; ports, const MacroOp&amp; op, const uint32_t cycle, const uint32_t dependency_cycle) noexcept;
        [[nodiscard]] std::pair&lt;ExecutionPort, std::optional&lt;uint32_t&gt;&gt; scheduleUop(const PortsSchedule&amp; ports, const ExecutionPort uop_port, const uint32_t cycle) noexcept;

        void findAvailableRegisters(std::vector&lt;reg_idx_t&gt;&amp; available_registers, const RegisterFile&amp; registers, const uint32_t cycle) noexcept;
        [[nodiscard]] bool needRegisterDisplacement(const_span&lt;reg_idx_t&gt; available_registers) noexcept;
        void updateAsicContext(AsicContext&amp; asic_ctx, const SuperscalarInstruction&amp; instr) noexcept;
    }

    Superscalar::Superscalar(const blake2b::Random&amp; blakeRNG) noexcept
<span style = "background-color:#dfd">        : blakeRNG(blakeRNG) {}</span>

<span style = "background-color:#dfd">    SuperscalarProgram Superscalar::generate() {
        constexpr uint32_t Max_Throwaway_Count{ 256 }; // Number of max tries in case when instruction dont fit in decode buffer.</span>

        // Available registers holds indexes of registers ready at a given CPU cycle.
<span style = "background-color:#dfd">        std::vector&lt;reg_idx_t&gt; available_registers;
        available_registers.reserve(Register_Count);</span>

<span style = "background-color:#dfd">        SuperscalarProgram prog{};
        PortsSchedule ports{};
        RegisterFile registers{};
        AsicContext asic_ctx{};</span>
        SuperscalarInstruction instruction{};

<span style = "background-color:#dfd">        for (ProgramContext ctx{}; !ctx.done(); ctx.advance()) {</span>
            // Each decode cycle decodes 16 bytes of x86 code.
<span style = "background-color:#dfd">            const auto&amp; decode_buffer{ selectDecodeBuffer(instruction.type(), ctx.decode_cycle, ctx.mul_count) };</span>

            // Select instruction for every non-zero value slot in buffer.
<span style = "background-color:#dfd">            for (uint32_t decode_buffer_slot = 0; decode_buffer_slot &lt; decode_buffer.size() &amp;&amp; decode_buffer[decode_buffer_slot] &gt; 0; ++decode_buffer_slot) {
                const auto top_cycle{ ctx.cycle };</span>

                // Select new instruction if previous already issued (all its macro ops are already scheduled).
<span style = "background-color:#dfd">                if (instruction.issued()) {
                    if (ctx.done()) {
                        return prog; // Termination condition reached.</span>
                    }
                    
<span style = "background-color:#dfd">                    const auto instruction_type{ selectInstructionTypeForDecodeBuffer(decode_buffer, decode_buffer_slot) };
                    instruction = initializeInstruction(instruction_type);</span>
                }

<span style = "background-color:#dfd">                const auto&amp; [op, op_index] { instruction.nextOp() };</span>

                // Calculate the earliest cycle when this macro-op (all of its uOPs) could be scheduled for execution.
<span style = "background-color:#dfd">                const auto&amp; [schedule_ports, min_schedule_cycle] { scheduleOp(ports, op, ctx.cycle, ctx.dependency_cycle) };
                if (!min_schedule_cycle.has_value()) {</span>
<span style = "background-color:#fdd">                    return prog; // Cannot schedule instr anymore, ports are saturated.</span>
                }
<span style = "background-color:#dfd">                auto schedule_cycle{ min_schedule_cycle.value() };</span>

                // Precheck: if there are not available registers at schedule_cycle + Rx_Max_Op_Latency
                // no need to check source/dest register availability anyway.
<span style = "background-color:#dfd">                if (op_index == instruction.srcOpIndex() || op_index == instruction.dstOpIndex()) {</span>
                    // Do not check registers that would exceed program limits.
<span style = "background-color:#dfd">                    const uint32_t future_schedule_cycle{ std::min(schedule_cycle + Rx_Superscalar_Op_Max_Latency - 1, Rx_Superscalar_Max_Schedule_Cycle - 1) };
                    findAvailableRegisters(available_registers, registers, future_schedule_cycle);</span>

<span style = "background-color:#dfd">                    if (available_registers.size() == 0) {
                        ctx.cycle += 4;</span>

<span style = "background-color:#dfd">                        if (ctx.throwaway_count &lt; Max_Throwaway_Count) {
                            instruction.invalidate();
                            --decode_buffer_slot; // SuperscalarInstruction invalidated, but we dont want to skip current buffer slot.
                            ++ctx.throwaway_count;</span>

                            // Try another instruction for this slot.
<span style = "background-color:#dfd">                            continue;</span>
                        }

                        // Max throwaway count reached for current slot.
                        // Abort this decode buffer completely and go to next decode cycle.
<span style = "background-color:#fdd">                        instruction.invalidate();
                        break;</span>
                    }
                }

                // Find a source register (if applicable) that will be ready when this instruction executes
                // according to rules in: https://github.com/tevador/RandomX/blob/master/doc/specs.md#634-operand-assignment
<span style = "background-color:#dfd">                if (op_index == instruction.srcOpIndex()) {
                    for (uint32_t forward = 0; !instruction.src_register.has_value() &amp;&amp; forward &lt; Rx_Superscalar_Op_Max_Latency; ++forward) {
                        findAvailableRegisters(available_registers, registers, schedule_cycle);</span>

                        // No available registers, try next cycle.
<span style = "background-color:#dfd">                        if (available_registers.empty()) {
                            ++ctx.cycle;
                            ++schedule_cycle;
                            continue;</span>
                        }

                        // If there are only 2 available registers for IADD_RS and one of them is r5, select it as the source because it cannot be the destination.
                        // Check rules in table 6.1.1: https://github.com/tevador/RandomX/blob/master/doc/specs.md#61-instructions
<span style = "background-color:#dfd">                        if (instruction.type() == SuperscalarInstructionType::IADD_RS &amp;&amp; needRegisterDisplacement(available_registers)) {
                            instruction.src_value = instruction.src_register = Register_Needs_Displacement;
                            break;</span>
                        }

<span style = "background-color:#dfd">                        instruction.src_register = selectRegister(available_registers);
                        instruction.src_value = instruction.srcRegisterAsSrcValue() ? instruction.src_register : std::nullopt;
                    }</span>
                }


                // Find a destination register that will be ready when this instruction executes
                // according to rules in: https://github.com/tevador/RandomX/blob/master/doc/specs.md#634-operand-assignment
<span style = "background-color:#dfd">                if (op_index == instruction.dstOpIndex()) {
                    uint32_t forward{ 0 };
                    for (; forward &lt; Rx_Superscalar_Op_Max_Latency; ++forward) {
                        available_registers.clear();</span>

<span style = "background-color:#dfd">                        for (reg_idx_t i = 0; i &lt; registers.size(); ++i) {</span>
                            // Register must be available to use at given cycle.
<span style = "background-color:#dfd">                            if (registers[i].availability_cycle &gt; schedule_cycle) {
                                continue;</span>
                            }

                            // R5 cannot be used as destination for IADD_RS.
<span style = "background-color:#dfd">                            if (instruction.type() == SuperscalarInstructionType::IADD_RS &amp;&amp; i == Register_Needs_Displacement) {
                                continue;</span>
                            }

                            // Cannot be the same as src_register unless instruction allows for that.
<span style = "background-color:#dfd">                            if (i == instruction.src_register &amp;&amp; !instruction.dstRegisterAsSrcRegister()) {
                                continue;</span>
                            }

                            // Cannot perform current operation on given register
                            // if it belongs to the same group and is using the same src_value as a previous operation on this register.
<span style = "background-color:#dfd">                            if (registers[i].last_group == instruction.group() &amp;&amp; registers[i].last_src_value == instruction.src_value) {
                                continue;</span>
                            }

                            // Cannot perform another multiplication on given register unless throwaway counter is greater than 0.
<span style = "background-color:#dfd">                            if (ctx.throwaway_count == 0 &amp;&amp; instruction.group() == SuperscalarInstructionType::IMUL_R &amp;&amp; registers[i].last_group == SuperscalarInstructionType::IMUL_R) {
                                continue;</span>
                            }

<span style = "background-color:#dfd">                            available_registers.push_back(i);
                        }</span>

                        // No available registers, try next cycle.
<span style = "background-color:#dfd">                        if (available_registers.empty()) {
                            ++ctx.cycle;
                            ++schedule_cycle;
                            continue;</span>
                        }

<span style = "background-color:#dfd">                        instruction.dst_register = selectRegister(available_registers);
                        break;</span>
<span style = "background-color:#fdd">                    }</span>

<span style = "background-color:#dfd">                    if (forward == Rx_Superscalar_Op_Max_Latency) {
                        if (ctx.throwaway_count &lt; Max_Throwaway_Count) {
                            instruction.invalidate();
                            --decode_buffer_slot; // Instruction invalidated, but we dont want to skip current buffer slot.
                            ++ctx.throwaway_count;</span>

                            // Try another instruction for this slot.
<span style = "background-color:#dfd">                            continue;</span>
                        }

                        // Max throwaway count reached for current slot.
                        // Abort this decode buffer completely and go to next decode cycle.
<span style = "background-color:#fdd">                        instruction.invalidate();
                        break;</span>
                    }
                }

<span style = "background-color:#dfd">                ctx.throwaway_count = 0;</span>

                // Recalculate when the instruction can be scheduled for execution based on operand availability.
<span style = "background-color:#dfd">                const auto&amp; [recalculated_schedule_ports, recalculated_schedule_cycle] { scheduleOp(ports, op, schedule_cycle, ctx.dependency_cycle) };
                if (!recalculated_schedule_cycle.has_value()) {</span>
<span style = "background-color:#fdd">                    return prog; // Cannot schedule instr anymore, ports are saturated.</span>
                }
<span style = "background-color:#dfd">                schedule_cycle = recalculated_schedule_cycle.value();</span>

                // Update port availability.
<span style = "background-color:#dfd">                ports[static_cast&lt;uint8_t&gt;(recalculated_schedule_ports[0])][schedule_cycle] = true;
                ports[static_cast&lt;uint8_t&gt;(recalculated_schedule_ports[1])][schedule_cycle] = true;</span>

                // Calculate when the result will be ready.
<span style = "background-color:#dfd">                ctx.dependency_cycle = schedule_cycle + op.latency;</span>

                // If this instruction writes the result, modify destination register information.
<span style = "background-color:#dfd">                if (op_index == instruction.resultOpIndex()) {
                    Register&amp; reg{ registers[instruction.dst_register] };
                    reg.availability_cycle = ctx.dependency_cycle; // At this point dependency_cycle is equal to retire cycle.
                    reg.last_group = instruction.group();
                    reg.last_src_value = instruction.src_value;</span>
                }

<span style = "background-color:#dfd">                ctx.cycle = top_cycle;
                ctx.ports_saturated |= (schedule_cycle &gt;= Rx_Superscalar_Latency);</span>

                // When all macro-ops of the current instruction have been issued, vadd instruction into the program.
<span style = "background-color:#dfd">                if (instruction.issued()) {
                    prog.instructions[ctx.program_size++] = instruction;
                    prog.size = ctx.program_size;</span>

<span style = "background-color:#dfd">                    updateAsicContext(asic_ctx, instruction);
                    prog.address_register = asic_ctx.max_latency_register;</span>

<span style = "background-color:#dfd">                    ctx.mul_count += isMultiplication(instruction.type());</span>
                }
<span style = "background-color:#dfd">            }
        }</span>

<span style = "background-color:#dfd">        return prog;
    }</span>

<span style = "background-color:#dfd">    const DecodeBuffer&amp; Superscalar::selectDecodeBuffer(const SuperscalarInstructionType type, const uint32_t decode_cycle, const uint32_t mul_count) noexcept {</span>
        // If the current RandomX instruction is "IMULH", the next fetch configuration must be 3-3-10
        // because the full 128-bit multiplication instruction is 3 bytes long and decodes to 2 uOPs on Intel CPUs.
        // Intel CPUs can decode at most 4 uOPs per cycle, so this requires a 2-1-1 configuration for a total of 3 macro ops.
<span style = "background-color:#dfd">        if (type == SuperscalarInstructionType::IMULH_R || type == SuperscalarInstructionType::ISMULH_R) {
            return Decode_Buffers[5];</span>
        }

        // To make sure that the multiplication port is saturated, a 4-4-4-4 configuration is generated if the number of multiplications
        // is lower than the number of cycles.
<span style = "background-color:#dfd">        if (mul_count &lt; decode_cycle + 1) {
            return Decode_Buffers[4];</span>
        }

        // If the current RandomX instruction is "IMUL_RCP", the next buffer must begin with a 4-byte slot for multiplication.
<span style = "background-color:#dfd">        if (type == SuperscalarInstructionType::IMUL_RCP) {
            return blakeRNG.getUint8() % 2 ? Decode_Buffers[0] : Decode_Buffers[3];</span>
        }

        // Default: select a random fetch configuration (pick one of: 0, 1, 2, 3).
<span style = "background-color:#dfd">        return Decode_Buffers[blakeRNG.getUint8() % 4];
    }</span>

<span style = "background-color:#dfd">    SuperscalarInstructionType Superscalar::selectInstructionTypeForDecodeBuffer(const DecodeBuffer&amp; decode_buffer, const uint32_t buffer_index) noexcept {
        constexpr std::array&lt;SuperscalarInstructionType, 4&gt; slot_3{ SuperscalarInstructionType::ISUB_R, SuperscalarInstructionType::IXOR_R, SuperscalarInstructionType::IMULH_R, SuperscalarInstructionType::ISMULH_R };
        constexpr std::array&lt;SuperscalarInstructionType, 2&gt; slot_4{ SuperscalarInstructionType::IROR_C, SuperscalarInstructionType::IADD_RS };
        constexpr std::array&lt;SuperscalarInstructionType, 2&gt; slot_7{ SuperscalarInstructionType::IXOR_C7, SuperscalarInstructionType::IADD_C7 };
        constexpr std::array&lt;SuperscalarInstructionType, 2&gt; slot_8{ SuperscalarInstructionType::IXOR_C8, SuperscalarInstructionType::IADD_C8 };
        constexpr std::array&lt;SuperscalarInstructionType, 2&gt; slot_9{ SuperscalarInstructionType::IXOR_C9, SuperscalarInstructionType::IADD_C9 };</span>

        // Not all decode buffer configurations contain 4 slots, but for simplicity it is implemented
        // as an array of 4 elements, instead of vector with variable size, thus second condition is needed.
<span style = "background-color:#dfd">        const bool is_last_index{ (buffer_index + 1 == decode_buffer.size()) || (decode_buffer[buffer_index + 1] == 0) };</span>

<span style = "background-color:#dfd">        switch (decode_buffer[buffer_index]) {</span>
        case 3:
<span style = "background-color:#dfd">            if (is_last_index) {</span>
                // If its last index in buffer, it can also select `IMULH` instructions, thus modulo 4.
<span style = "background-color:#dfd">                return slot_3[blakeRNG.getUint8() % 4];</span>
            }

            // For any other buffer index it can only select between ISUB and IXOR.
<span style = "background-color:#dfd">            return slot_3[blakeRNG.getUint8() % 2];</span>
        case 4:
            // If this is the 4-4-4-4 buffer, issue multiplications as the first 3 instructions.
<span style = "background-color:#dfd">            if (decode_buffer == Decode_Buffers[4] &amp;&amp; !is_last_index) {
                return SuperscalarInstructionType::IMUL_R;</span>
            }

<span style = "background-color:#dfd">            return slot_4[blakeRNG.getUint8() % 2];</span>
        case 7:
<span style = "background-color:#dfd">            return slot_7[blakeRNG.getUint8() % 2];</span>
        case 8:
<span style = "background-color:#dfd">            return slot_8[blakeRNG.getUint8() % 2];</span>
        case 9:
<span style = "background-color:#dfd">            return slot_9[blakeRNG.getUint8() % 2];</span>
        case 10:
<span style = "background-color:#dfd">            return SuperscalarInstructionType::IMUL_RCP;</span>
        default:
<span style = "background-color:#fdd">            std::unreachable();</span>
        }
<span style = "background-color:#dfd">    }</span>

<span style = "background-color:#dfd">    SuperscalarInstruction Superscalar::initializeInstruction(const SuperscalarInstructionType type) noexcept {</span>
        SuperscalarInstruction instruction{
<span style = "background-color:#dfd">            .info{ &amp;isa[static_cast&lt;uint8_t&gt;(type)] },</span>
        };

<span style = "background-color:#dfd">        switch (type) {</span>
        case SuperscalarInstructionType::ISUB_R: [[fallthrough]];
        case SuperscalarInstructionType::IXOR_R: [[fallthrough]];
        case SuperscalarInstructionType::IMUL_R: [[fallthrough]];
        case SuperscalarInstructionType::INVALID: // Do nothing for these instructions.
<span style = "background-color:#dfd">            break;</span>
        case SuperscalarInstructionType::IADD_RS:
<span style = "background-color:#dfd">            instruction.mod = blakeRNG.getUint8();
            break;</span>
        case SuperscalarInstructionType::IROR_C:
<span style = "background-color:#dfd">            do { instruction.imm32 = blakeRNG.getUint8() % 64; } while (instruction.imm32 == 0);
            break;</span>
        case SuperscalarInstructionType::IADD_C7: [[fallthrough]];
        case SuperscalarInstructionType::IADD_C8: [[fallthrough]];
        case SuperscalarInstructionType::IADD_C9: [[fallthrough]];
        case SuperscalarInstructionType::IXOR_C7: [[fallthrough]];
        case SuperscalarInstructionType::IXOR_C8: [[fallthrough]];
        case SuperscalarInstructionType::IXOR_C9:
<span style = "background-color:#dfd">            instruction.imm32 = blakeRNG.getUint32();
            break;</span>
        case SuperscalarInstructionType::IMULH_R: [[fallthrough]];
        case SuperscalarInstructionType::ISMULH_R:
            // For some reason it takes 4 bytes, instead of 1 from blake2b generator (which would be suitable for picking register idx).
            // Additionally for other instructions src_value defines only if instruction use constant value or value from one of registers as a source
            // and is used for choosing destination register, but not used during execution.
            // However, for some reason it may assign any uint32 value to src_value, not only those in range 0-7,
            // but greater values are invalid (as register indexes) anyway. Those greater values cannot be treated
            // as a single constant source (thus nullopt like in other instructions), because it could possibly 
            // change behaviour in deciding about destination register.
            //
            // This seems like an overlook in original implementation or i dont understand something.
            // Anyway it has to stay this way.
<span style = "background-color:#dfd">            instruction.src_value = blakeRNG.getUint32(); 
            break;</span>
        case SuperscalarInstructionType::IMUL_RCP:
<span style = "background-color:#dfd">            do { instruction.imm32 = blakeRNG.getUint32(); } while (instruction.imm32 == 0 || std::has_single_bit(instruction.imm32));
            instruction.reciprocal = reciprocal(instruction.imm32);
            break;</span>
        default:
<span style = "background-color:#fdd">            std::unreachable();</span>
        }

<span style = "background-color:#dfd">        return instruction;
    }</span>

<span style = "background-color:#dfd">    uint8_t Superscalar::selectRegister(const_span&lt;reg_idx_t&gt; available_registers) noexcept {
        return available_registers.size() == 1 ? available_registers[0] : available_registers[blakeRNG.getUint32() % available_registers.size()];
    }</span>

    namespace {
        // Returns up to two ExecutionPort and a cycle for which given macro-op should be scheduled according to rules: https://github.com/tevador/RandomX/blob/master/doc/specs.md#633-port-assignment
<span style = "background-color:#dfd">        std::pair&lt;std::array&lt;ExecutionPort, 2&gt;, std::optional&lt;uint32_t&gt;&gt; scheduleOp(const PortsSchedule&amp; ports, const MacroOp&amp; op, const uint32_t cycle, const uint32_t dependency_cycle) noexcept {</span>
            // Operations that does not require any execution port are eliminated, eg. MOV R,R does not need to occupy any execution unit (mov elimination).
<span style = "background-color:#dfd">            if (!op.requiresPort()) {
                return std::make_pair(std::array&lt;ExecutionPort, 2&gt;{ ExecutionPort::NONE, ExecutionPort::NONE }, cycle);</span>
            }

            // If this macro-op depends on the previous one, increase the starting cycle if needed.
            // Only IMUL_RCP are dependent and this handles an explicit dependency chain in IMUL_RCP.
<span style = "background-color:#dfd">            uint32_t schedule_cycle{ op.dependent ? std::max(cycle, dependency_cycle) : cycle };</span>

            // Operations with single uOp need to check availability of only one execution port.
<span style = "background-color:#dfd">            if (!op.fused()) {
                const auto&amp; [uop_port, uop_schedule_cycle] { scheduleUop(ports, op.ports[0], schedule_cycle) };
                return std::make_pair(std::array&lt;ExecutionPort, 2&gt;{ uop_port, ExecutionPort::NONE }, uop_schedule_cycle);</span>
            }

            // Macro-ops with 2 uOps are scheduled conservatively by requiring both uOps to execute in the same cycle
<span style = "background-color:#dfd">            while (schedule_cycle &lt; Rx_Superscalar_Max_Schedule_Cycle) {
                const auto&amp; [uop1_port, uop1_schedule_cycle] { scheduleUop(ports, op.ports[0], schedule_cycle) };
                const auto&amp; [uop2_port, uop2_schedule_cycle] { scheduleUop(ports, op.ports[1], schedule_cycle) };</span>

<span style = "background-color:#dfd">                if (uop1_schedule_cycle != uop2_schedule_cycle || !uop1_schedule_cycle.has_value()) {
                    ++schedule_cycle;
                    continue;</span>
                }

<span style = "background-color:#dfd">                return std::make_pair(std::array&lt;ExecutionPort, 2&gt;{ uop1_port, uop2_port }, uop1_schedule_cycle);</span>
<span style = "background-color:#fdd">            }</span>

<span style = "background-color:#fdd">            return std::make_pair(std::array&lt;ExecutionPort, 2&gt;{ ExecutionPort::NONE, ExecutionPort::NONE }, std::nullopt);</span>
<span style = "background-color:#dfd">        }</span>

        // Return single ExecutionPort and cycle for which given uOp should be scheduled according to rules: https://github.com/tevador/RandomX/blob/master/doc/specs.md#633-port-assignment
        // The scheduling here is done optimistically by checking port availability in order P5 -&gt; P0 -&gt; P1 to not overload
        // port P1 (multiplication) by instructions that can go to any port.
<span style = "background-color:#dfd">        std::pair&lt;ExecutionPort, std::optional&lt;uint32_t&gt;&gt; scheduleUop(const PortsSchedule&amp; ports, const ExecutionPort uop_port, const uint32_t cycle) noexcept {
            auto schedule_cycle{ cycle };</span>

<span style = "background-color:#dfd">            const auto canScheduleToPort = [&amp;](const ExecutionPort port) noexcept {
                const bool can_schedule{ (static_cast&lt;uint8_t&gt;(port) &amp; static_cast&lt;uint8_t&gt;(uop_port)) != static_cast&lt;uint8_t&gt;(ExecutionPort::NONE) };
                const bool is_busy{ ports[static_cast&lt;uint8_t&gt;(port)][schedule_cycle] };</span>

<span style = "background-color:#dfd">                return can_schedule &amp;&amp; !is_busy;
            };</span>

<span style = "background-color:#dfd">            while (schedule_cycle &lt; Rx_Superscalar_Max_Schedule_Cycle) {
                if (canScheduleToPort(ExecutionPort::P5)) {
                    return std::make_pair(ExecutionPort::P5, schedule_cycle);</span>
                }

<span style = "background-color:#dfd">                if (canScheduleToPort(ExecutionPort::P0)) {
                    return std::make_pair(ExecutionPort::P0, schedule_cycle);</span>
                }

<span style = "background-color:#dfd">                if (canScheduleToPort(ExecutionPort::P1)) {
                    return std::make_pair(ExecutionPort::P1, schedule_cycle);</span>
                }

<span style = "background-color:#dfd">                ++schedule_cycle;
            }</span>

<span style = "background-color:#fdd">            return std::make_pair(ExecutionPort::NONE, std::nullopt);</span>
<span style = "background-color:#dfd">        }</span>

        // Fills available_registers vector with registers indexes that are ready for given cycle (included).
        // Used to refresh list of ready registers before selecting one as a source or desination.
<span style = "background-color:#dfd">        void findAvailableRegisters(std::vector&lt;reg_idx_t&gt;&amp; available_registers, const RegisterFile&amp; registers, const uint32_t cycle) noexcept {
            available_registers.clear();</span>

<span style = "background-color:#dfd">            for (reg_idx_t i = 0; i &lt; registers.size(); ++i) {
                if (registers[i].availability_cycle &lt;= cycle) {
                    available_registers.push_back(i);</span>
                }
<span style = "background-color:#dfd">            }
        }</span>

        // Returns true if there are only two available registers and one of them cannot be selected as a destination register.
        // Used to select proper source register.
<span style = "background-color:#dfd">        bool needRegisterDisplacement(const_span&lt;reg_idx_t&gt; available_registers) noexcept {
            return available_registers.size() == 2 &amp;&amp; (available_registers[0] == Register_Needs_Displacement || available_registers[1] == Register_Needs_Displacement);
        }</span>
        
        // Should be called immediately after last macro-op of given instruction was issued.
<span style = "background-color:#dfd">        void updateAsicContext(AsicContext&amp; asic_ctx, const SuperscalarInstruction&amp; instr) noexcept {</span>
            // Pick max latency between source and destination.
<span style = "background-color:#dfd">            const auto src_register{ instr.src_register.has_value() ? instr.src_register.value() : instr.dst_register};
            const uint32_t dst_latency{ asic_ctx.latencies[instr.dst_register] + 1 };
            const uint32_t src_latency{ instr.dst_register != src_register ? asic_ctx.latencies[src_register] + 1 : 0 };
            asic_ctx.latencies[instr.dst_register] = std::max(dst_latency, src_latency);</span>

            // Update max latency register.
<span style = "background-color:#dfd">            const bool greater_latency{ asic_ctx.latencies[instr.dst_register] &gt; asic_ctx.max_latency };
            const bool equal_latency_and_lesser_idx{ asic_ctx.latencies[instr.dst_register] == asic_ctx.max_latency &amp;&amp; instr.dst_register &lt; asic_ctx.max_latency_register };</span>

<span style = "background-color:#dfd">            if (greater_latency || equal_latency_and_lesser_idx) {
                asic_ctx.max_latency_register = instr.dst_register;
                asic_ctx.max_latency = asic_ctx.latencies[instr.dst_register];</span>
            }
<span style = "background-color:#dfd">        };</span>
    }
}</pre>
        <hr />
        <table width="100%">
            <thead>
                <tr>
                    <th align="center">
                        <small>Generated by</small>
                        <a href="https://github.com/OpenCppCoverage/OpenCppCoverage/releases">
                            <strong>OpenCppCoverage (Version: 0.9.9.0)</strong>
                        </a>
                    </th>
                </tr>
            </thead>
        </table>
    </body>
</html>