{
  "Top": "cabac_top",
  "RtlTop": "cabac_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "cabac_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "globalCtx": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ctx",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "globalCtx_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "globalCtx_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bitStream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "bitStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bitOut": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "bitOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "initd": {
      "index": "3",
      "direction": "in",
      "srcType": "_initData_t",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "initd",
          "name": "initd",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/akhilkushe\/Desktop\/Projects\/Vivado_proj\/cls_incr\/kernel_exp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top cabac_top -name cabac_top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cabac_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cabac_top",
    "Version": "1.0",
    "DisplayName": "Cabac_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cabac_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/arith_dec.cpp",
      "..\/..\/src\/initializer.cpp",
      "..\/..\/src\/top.cpp",
      "..\/..\/src\/utils.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_13_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_11.vhd",
      "impl\/vhdl\/cabac_top_control_s_axi.vhd",
      "impl\/vhdl\/cabac_top_ctx_m_axi.vhd",
      "impl\/vhdl\/cabac_top_ctxTables_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_decode_decision.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_lpsTable_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_Pipeline_VITIS_LOOP_53_1.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_transLPS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_transMPS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_fifo_w8_d512_A.vhd",
      "impl\/vhdl\/cabac_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cabac_top_mul_7s_6ns_13_1_1.vhd",
      "impl\/vhdl\/cabac_top_mux_42_8_1_1.vhd",
      "impl\/vhdl\/cabac_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_13_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_11.v",
      "impl\/verilog\/cabac_top_control_s_axi.v",
      "impl\/verilog\/cabac_top_ctx_m_axi.v",
      "impl\/verilog\/cabac_top_ctxTables_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_decode_decision.v",
      "impl\/verilog\/cabac_top_decode_decision_lpsTable_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_decision_lpsTable_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_decision_Pipeline_VITIS_LOOP_53_1.v",
      "impl\/verilog\/cabac_top_decode_decision_transLPS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_decision_transLPS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_decision_transMPS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_decision_transMPS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_fifo_w8_d512_A.v",
      "impl\/verilog\/cabac_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cabac_top_mul_7s_6ns_13_1_1.v",
      "impl\/verilog\/cabac_top_mux_42_8_1_1.v",
      "impl\/verilog\/cabac_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cabac_top_v1_0\/data\/cabac_top.mdd",
      "impl\/misc\/drivers\/cabac_top_v1_0\/data\/cabac_top.tcl",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top.c",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top.h",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top_hw.h",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top_linux.c",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cabac_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_ctx",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "globalCtx_1",
          "access": "W",
          "description": "Data signal of globalCtx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "globalCtx",
              "access": "W",
              "description": "Bit 31 to 0 of globalCtx"
            }]
        },
        {
          "offset": "0x14",
          "name": "globalCtx_2",
          "access": "W",
          "description": "Data signal of globalCtx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "globalCtx",
              "access": "W",
              "description": "Bit 63 to 32 of globalCtx"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "globalCtx"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_ctx",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_ctx": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_ctx_",
      "paramPrefix": "C_M_AXI_CTX_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ctx_ARADDR",
        "m_axi_ctx_ARBURST",
        "m_axi_ctx_ARCACHE",
        "m_axi_ctx_ARID",
        "m_axi_ctx_ARLEN",
        "m_axi_ctx_ARLOCK",
        "m_axi_ctx_ARPROT",
        "m_axi_ctx_ARQOS",
        "m_axi_ctx_ARREADY",
        "m_axi_ctx_ARREGION",
        "m_axi_ctx_ARSIZE",
        "m_axi_ctx_ARUSER",
        "m_axi_ctx_ARVALID",
        "m_axi_ctx_AWADDR",
        "m_axi_ctx_AWBURST",
        "m_axi_ctx_AWCACHE",
        "m_axi_ctx_AWID",
        "m_axi_ctx_AWLEN",
        "m_axi_ctx_AWLOCK",
        "m_axi_ctx_AWPROT",
        "m_axi_ctx_AWQOS",
        "m_axi_ctx_AWREADY",
        "m_axi_ctx_AWREGION",
        "m_axi_ctx_AWSIZE",
        "m_axi_ctx_AWUSER",
        "m_axi_ctx_AWVALID",
        "m_axi_ctx_BID",
        "m_axi_ctx_BREADY",
        "m_axi_ctx_BRESP",
        "m_axi_ctx_BUSER",
        "m_axi_ctx_BVALID",
        "m_axi_ctx_RDATA",
        "m_axi_ctx_RID",
        "m_axi_ctx_RLAST",
        "m_axi_ctx_RREADY",
        "m_axi_ctx_RRESP",
        "m_axi_ctx_RUSER",
        "m_axi_ctx_RVALID",
        "m_axi_ctx_WDATA",
        "m_axi_ctx_WID",
        "m_axi_ctx_WLAST",
        "m_axi_ctx_WREADY",
        "m_axi_ctx_WSTRB",
        "m_axi_ctx_WUSER",
        "m_axi_ctx_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "globalCtx"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "globalCtx"
        }
      ]
    },
    "bitStream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "bitStream_",
      "portMap": {
        "bitStream_dout": "RD_DATA",
        "bitStream_empty_n": "EMPTY_N",
        "bitStream_read": "RD_EN"
      },
      "ports": [
        "bitStream_dout",
        "bitStream_empty_n",
        "bitStream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "bitStream"
        }]
    },
    "bitOut": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "bitOut_",
      "portMap": {
        "bitOut_din": "WR_DATA",
        "bitOut_full_n": "FULL_N",
        "bitOut_write": "WR_EN"
      },
      "ports": [
        "bitOut_din",
        "bitOut_full_n",
        "bitOut_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "bitOut"
        }]
    },
    "initd": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"initd": "DATA"},
      "ports": ["initd"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "initd"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ctx_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ctx_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ctx_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ctx_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ctx_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_ctx_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ctx_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ctx_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "bitStream_dout": {
      "dir": "in",
      "width": "8"
    },
    "bitStream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "bitStream_read": {
      "dir": "out",
      "width": "1"
    },
    "bitOut_din": {
      "dir": "out",
      "width": "32"
    },
    "bitOut_full_n": {
      "dir": "in",
      "width": "1"
    },
    "bitOut_write": {
      "dir": "out",
      "width": "1"
    },
    "initd": {
      "dir": "in",
      "width": "128"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cabac_top",
      "Instances": [
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_40_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187"
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_29_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201"
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_7_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209"
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_40_11",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217"
        },
        {
          "ModuleName": "decode_decision",
          "InstanceName": "grp_decode_decision_fu_227",
          "Instances": [{
              "ModuleName": "decode_decision_Pipeline_VITIS_LOOP_53_1",
              "InstanceName": "grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354"
            }]
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_13_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261"
        }
      ]
    },
    "Info": {
      "cabac_top_Pipeline_VITIS_LOOP_29_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_7_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_40_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decode_decision_Pipeline_VITIS_LOOP_53_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decode_decision": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_13_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cabac_top_Pipeline_VITIS_LOOP_29_1": {
        "Latency": {
          "LatencyBest": "584",
          "LatencyAvg": "584",
          "LatencyWorst": "584",
          "PipelineII": "584",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "512",
            "Latency": "513",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "429",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.151"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "5",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "86",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "228",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_7_1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "",
          "LatencyWorst": "514",
          "PipelineIIMin": "7",
          "PipelineIIMax": "514",
          "PipelineII": "7 ~ 514",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.872"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "512",
            "Latency": "5 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_40_11": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.477"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decode_decision_Pipeline_VITIS_LOOP_53_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "115",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "461",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decode_decision": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.757"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "670",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1401",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_13_1": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "",
          "LatencyWorst": "582",
          "PipelineIIMin": "75",
          "PipelineIIMax": "582",
          "PipelineII": "75 ~ 582",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "",
            "LatencyMin": "6",
            "LatencyMax": "513",
            "Latency": "6 ~ 513",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "413",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.576"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "2049",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "4084",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-30 10:47:58 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
