# üåç RISC-V SoC Tapeout Program VSD
## ‚è∞ Pre-Layout Timing Analysis & Importance of Good Clock Tree


# Pre-Layout Timing Analysis, DRC Verification & Clock Tree Importance ‚Äî Detailed Theory

## 1. Introduction
This document explains the theory behind the lab performed for validating a standard cell (inverter) before inserting it into an OpenLane-based RISC-V SoC implementation flow.  
The steps include DRC checks, routing-grid alignment, track-pitch verification, and understanding why proper cell design is critical for timing analysis and clock tree synthesis.

## 2. Importance of Standard Cell Validation
Before any SoC can be synthesized, placed, routed, and taped-out, every standard cell in the library must satisfy:

- DRC correctness  
- Grid alignment  
- Proper track-pitch dimensions  
- Power-rail alignment (VDD, VSS)  
- Routing-friendly pin placement  
- Accurate device geometry for reliable timing

A single misalignment can break:
- routing automation  
- timing closure  
- parasitic extraction  
- LVS  
- clock tree synthesis  
- final chip manufacturability

Thus, verifying standard cell geometry is a **critical pre-layout task**.

## 3. DRC Fixes & Track Grid Verification

### 3.1 Loading the Layout in Magic
The inverter layout is opened using:

```bash
magic -T sky130A.tech sky130_inv.mag &
```

The routing grid is visualized using:

```
grid 0.46um 0.34um 0.23um 0.17um
```

These values correspond to the **Sky130 routing grid specifications**.

## 4. Verification Conditions

### 4.1 Condition 1: Horizontal Track Pitch Alignment
- Horizontal track pitch: **0.46 ¬µm**  
- Standard cell width: **0.34 ¬µm**

The width must align with the routing grid so that:
- routers can drop vias correctly  
- pins fall on valid routing tracks  
- no off-grid routing errors occur

If misaligned, router will fail or produce DRC violations.

### 4.2 Condition 2: Vertical Track Pitch Alignment
- Vertical track pitch: **0.46 ¬µm**  
- Standard cell height: **8 √ó 0.34 ¬µm = 2.72 ¬µm**

Proper height ensures:
- uniform power rail alignment (VDD/VSS)  
- seamless cell abutment  
- consistent row placement  
- vertical routing predictability  

Incorrect height = placement/routing breakdown.

### 4.3 Condition 3: Pin Alignment on Routing Grid
Every I/O pin (A, Y, VPWR, VGND, etc.) must lie **exactly on a routing track intersection**.

This ensures:
- routers can connect pins without metal jumps  
- no misplaced vias  
- no missed connections  
- accurate timing extraction  

Pin misalignment leads to major routing and timing failures.

## 5. Saving the Verified Layout
After all checks pass:

```bash
save sky130_vsdinv.mag
```

This creates the final version of the inverter cell, fully compliant with Sky130 PDK rules.

## 6. Relationship to Pre-Layout Timing Analysis
Pre-layout timing depends heavily on:
- exact MOSFET lengths  
- diffusion dimensions  
- intrinsic delay  
- input/output capacitances  
- parasitic estimations  

If the physical cell layout deviates from the characterized .lib model, it results in:

- incorrect delay values  
- setup/hold violations  
- mismatched STA vs silicon behavior  
- reduced frequency performance  
- potentially non-functional chip  

Thus, physical correctness ensures **timing correctness**.

## 7. Importance of a Good Clock Tree
The clock tree is the most critical and sensitive network in the SoC.  
It requires:

- precise routing  
- correct buffer insertion  
- minimal skew  
- predictable insertion delay  
- robust timing closure

If standard cells are not grid-aligned:
- clock buffers place incorrectly  
- skew increases  
- hold violations appear  
- CTS fails  
- chip timing becomes unreliable  

A good clock tree **cannot exist** without correct standard cells.

## 8. Summary
This lab demonstrates the essential verification steps before using a custom-designed standard cell in a full RISC-V SoC flow:

- ‚úî Performed DRC validation  
- ‚úî Verified routing grid alignment  
- ‚úî Verified width/height track-pitch correctness  
- ‚úî Ensured pin alignment for routing  
- ‚úî Saved the cell for OpenLane flow  
- ‚úî Ensured readiness for CTS & STA  

A properly validated standard cell guarantees:
- smooth integration in automated tools  
- accurate timing analysis  
- clean routing  
- robust clock distribution  
- successful tape-out  

This forms the foundation of professional VLSI physical design methodologies.
