# Reading pref.tcl
# vsim -gui . 
# Start time: 14:09:10 on Feb 15,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 14:09:10 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui work.joytoled_tb
# vsim -gui work.joytoled_tb 
# Start time: 14:09:19 on Feb 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.joytoled_tb(joytoled_tb_arch)
# ** Error: (vsim-13) Recompile work.joytoled(joytoled_arch) because work.joytoled has changed.
# Load interrupted
# Error loading design
# End time: 14:09:20 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:25 on Feb 15,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): Signal [mode IN port] "rightJoy" is type ieee.std_logic_1164.STD_LOGIC; expecting type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(22): Signal [mode IN port] "leftJoy" is type ieee.std_logic_1164.STD_LOGIC; expecting type std.STANDARD.BOOLEAN.
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): VHDL Compiler exiting
# End time: 14:09:25 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:10:12 on Feb 15,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# End time: 14:10:12 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:10:18 on Feb 15,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(32): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 14:10:19 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim -gui work.joytoled_tb
# vsim -gui work.joytoled_tb 
# Start time: 14:10:24 on Feb 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.joytoled_tb(joytoled_tb_arch)
# Loading work.joytoled(joytoled_arch)
add wave -position end  sim:/joytoled_tb/clock
add wave -position end  sim:/joytoled_tb/switches
add wave -position end  sim:/joytoled_tb/outputLed
add wave -position end  sim:/joytoled_tb/leftJoy
add wave -position end  sim:/joytoled_tb/rightJoy
run -all
# Break in Process line__26 at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd line 32
