/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [56:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [31:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(in_data[2] ? celloutsig_0_0z[12] : celloutsig_0_1z);
  assign celloutsig_0_4z = !(celloutsig_0_0z[5] ? celloutsig_0_0z[10] : celloutsig_0_1z);
  assign celloutsig_1_1z = ~in_data[96];
  assign celloutsig_0_8z = ~celloutsig_0_5z[3];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z } + in_data[179:175];
  reg [3:0] _05_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_25z;
  assign out_data[35:32] = _05_;
  assign celloutsig_1_2z = { in_data[134:132], celloutsig_1_1z } & { celloutsig_1_0z[6:4], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[130] & ~(celloutsig_1_0z[11]);
  assign celloutsig_0_7z = celloutsig_0_6z[1] & ~(in_data[72]);
  assign celloutsig_0_11z = celloutsig_0_8z & ~(celloutsig_0_9z[20]);
  assign celloutsig_1_7z = celloutsig_1_4z % { 1'h1, celloutsig_1_3z[7:4] };
  assign celloutsig_1_15z = { celloutsig_1_0z[7:2], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z } % { 1'h1, celloutsig_1_0z[15:8] };
  assign celloutsig_1_3z = celloutsig_1_0z[17:3] * { in_data[178:168], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[124:119], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } * in_data[149:118];
  assign celloutsig_0_15z = in_data[58:2] * { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[82:75] * celloutsig_0_0z[14:7];
  assign celloutsig_1_12z = { celloutsig_1_0z[10], celloutsig_1_9z } != { celloutsig_1_7z[4:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[69:68], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z } != celloutsig_0_9z[19:14];
  assign celloutsig_1_10z = celloutsig_1_4z[2] & celloutsig_1_1z;
  assign celloutsig_0_0z = in_data[80:65] << in_data[63:48];
  assign celloutsig_1_0z = in_data[130:111] >> in_data[119:100];
  assign celloutsig_1_11z = in_data[107:102] >> { celloutsig_1_4z[2], celloutsig_1_9z };
  assign celloutsig_0_6z = { celloutsig_0_5z[4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } >> celloutsig_0_0z[13:9];
  assign celloutsig_0_9z = { celloutsig_0_0z[14:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } >> { celloutsig_0_0z[15:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_10z = in_data[81:73] >> { celloutsig_0_2z[5:4], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_13z = celloutsig_0_10z[5:1] >> { celloutsig_0_6z[4:1], celloutsig_0_4z };
  assign celloutsig_0_25z = celloutsig_0_15z[22:19] >> celloutsig_0_13z[3:0];
  assign celloutsig_1_9z = celloutsig_1_4z <<< celloutsig_1_0z[10:6];
  assign celloutsig_1_14z = celloutsig_1_6z[3:0] <<< celloutsig_1_0z[3:0];
  assign celloutsig_1_16z = { in_data[135:134], celloutsig_1_14z } <<< { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_1_17z = in_data[116:108] <<< { celloutsig_1_15z[7:4], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[22:17], celloutsig_1_5z, celloutsig_1_11z } <<< { celloutsig_1_17z[6:1], celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_5z = celloutsig_0_2z[5:0] <<< celloutsig_0_2z[6:1];
  assign celloutsig_0_14z = celloutsig_0_13z[3:1] ~^ celloutsig_0_2z[6:4];
  assign celloutsig_0_29z = in_data[52:47] ^ celloutsig_0_9z[20:15];
  assign celloutsig_1_19z = ~((celloutsig_1_0z[0] & in_data[134]) | (celloutsig_1_18z[4] & celloutsig_1_1z));
  assign celloutsig_0_1z = ~((in_data[85] & in_data[94]) | (celloutsig_0_0z[14] & celloutsig_0_0z[10]));
  assign { out_data[140:128], out_data[96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z };
endmodule
