clock_bd_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"incdir="../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
clock_bd_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.v,incdir="$ref_dir/../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"incdir="../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
clock_bd_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/clock_bd/ip/clock_bd_util_vector_logic_0_0/sim/clock_bd_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"incdir="../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
clock_bd.vhd,vhdl,xil_defaultlib,../../../bd/clock_bd/hdl/clock_bd.vhd,incdir="$ref_dir/../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"incdir="../../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
glbl.v,Verilog,xil_defaultlib,glbl.v
