GPIO_INTERRUPT_EDGE	,	V_86
gpiochip_remove	,	F_71
pistachio_pinmux_get_functions_count	,	F_18
functions	,	V_26
GPIO_OUTPUT	,	V_74
pinctrl_find_gpio_range_from_pin	,	F_25
scenarios	,	V_41
GPIO_INTERRUPT_EDGE_DUAL	,	V_90
bank	,	V_11
GPIO_INTERRUPT_STATUS	,	V_78
dev	,	V_37
pistachio_gpio_get	,	F_46
irq_desc	,	V_98
gpio_readl	,	F_9
ARRAY_SIZE	,	F_22
PIN_CONFIG_BIAS_HIGH_IMPEDANCE	,	V_52
pinconf_to_config_packed	,	F_37
"gpio-controller"	,	L_7
PIN_CONFIG_INPUT_SCHMITT_ENABLE	,	V_51
IRQ_TYPE_LEVEL_LOW	,	V_93
pistachio_pinctrl_get_group_name	,	F_16
node	,	V_104
of_node	,	V_105
GFP_KERNEL	,	V_119
pistachio_gpio_banks	,	V_125
nscenarios	,	V_42
pistachio_pinctrl_get_groups_count	,	F_14
PADS_SLEW_RATE_BIT	,	F_33
PADS_SCHMITT_EN_REG	,	F_28
pistachio_pinctrl_desc	,	V_126
handle_level_irq	,	V_96
gpiochip_irqchip_add	,	F_70
device_node	,	V_103
pctl_readl	,	F_1
"Failed to add GPIO range %u: %d\n"	,	L_12
irq_data_get_irq_chip_data	,	F_8
arg	,	V_50
ENOTSUPP	,	V_68
PIN_CONFIG_BIAS_PULL_DOWN	,	V_57
chip	,	V_72
devm_ioremap_resource	,	F_79
d	,	V_10
pinctrl_request_gpio	,	F_41
i	,	V_34
pistachio_pinconf_get	,	F_26
irq	,	V_95
pistachio_gpio_irq_unmask	,	F_52
pinctrl_dev	,	V_15
of_get_child_by_name	,	F_65
config	,	V_47
platform_device	,	V_115
pistachio_gpio_bank	,	V_6
GPIO_OUTPUT_EN	,	V_73
irq_linear_revmap	,	F_62
PADS_PU_PD_DOWN	,	V_58
scenario_reg	,	V_43
dev_dbg	,	F_36
"Failed to add IRQ chip %u: %d\n"	,	L_11
PIN_CONFIG_SLEW_RATE	,	V_61
pistachio_gpio_irq_handler	,	F_56
GPIO_INTERRUPT_TYPE	,	V_84
reg	,	V_3
mux_option	,	V_36
PIN_CONFIG_BIAS_PULL_UP	,	V_55
"Property %u not supported\n"	,	L_2
ret	,	V_106
res	,	V_118
gc_to_bank	,	F_5
npins	,	V_114
pctldev	,	V_16
name	,	V_20
GPIO_BANK_BASE	,	F_68
generic_handle_irq	,	F_61
PADS_DRIVE_STRENGTH_REG	,	F_34
platform_get_resource	,	F_78
GPIO_INPUT_POLARITY	,	V_83
desc	,	V_99
child	,	V_109
dev_set_drvdata	,	F_77
pistachio_pin_group	,	V_28
PADS_PU_PD_MASK	,	V_53
pistachio_pinctrl_get_group_pins	,	F_17
PADS_SCHMITT_EN_BIT	,	F_29
irq_get_chip	,	F_58
chained_irq_exit	,	F_63
pending	,	V_101
mux_shift	,	V_40
dev_err	,	F_23
pistachio_gpio_irq_mask	,	F_51
param	,	V_49
pinctrl_unregister	,	F_83
pinctrl_register	,	F_82
gc	,	V_8
handle_edge_irq	,	V_97
ngroups	,	V_17
BIT	,	F_45
pctl_writel	,	F_3
PADS_DRIVE_STRENGTH_4MA	,	V_65
func	,	V_25
gpio_disable	,	F_13
base	,	V_4
of_find_property	,	F_66
ENOMEM	,	V_120
"No node for bank %u\n"	,	L_6
pinctrl_gpio_range	,	V_32
hwirq	,	V_79
pistachio_pins	,	V_122
bit	,	V_12
child_name	,	V_108
gpio_writel	,	F_10
"No IRQ for bank %u: %d\n"	,	L_9
pistachio_gpio_set	,	F_47
"Cannot mux pin %u to function %u\n"	,	L_1
pinconf_to_config_param	,	F_27
gpio_banks	,	V_112
val	,	V_5
gpio_enable	,	F_12
"gpio%d"	,	L_5
pin_base	,	V_46
"gpioXX"	,	L_4
GPIO_BIT_EN	,	V_14
IRQ_TYPE_LEVEL_HIGH	,	V_91
GPIO_INTERRUPT_EN	,	V_80
chained_irq_enter	,	F_59
irq_data	,	V_9
pistachio_functions	,	V_123
pinconf_to_config_argument	,	F_39
ENODEV	,	V_110
pistachio_pinctrl_driver	,	V_127
IRQ_TYPE_NONE	,	V_113
range	,	V_33
pins	,	V_21
GPIO_INTERRUPT_TYPE_LEVEL	,	V_92
pinctrl_free_gpio	,	F_43
irq_get_handler_data	,	F_57
nbanks	,	V_107
IRQ_TYPE_EDGE_BOTH	,	V_89
pistachio_gpio_irq_set_type	,	F_54
__irq_set_handler_locked	,	F_55
for_each_set_bit	,	F_60
"No gpio-controller property for bank %u\n"	,	L_8
pistachio_pinmux_get_function_name	,	F_19
PADS_PU_PD_UP	,	V_56
err	,	V_111
pistachio_pinconf_set	,	F_38
pistachio_pinctrl	,	V_1
pin_config_param	,	V_48
PADS_DRIVE_STRENGTH_2MA	,	V_64
IRQ_TYPE_EDGE_RISING	,	V_82
EINVAL	,	V_38
GPIO_INPUT	,	V_75
__init	,	T_2
pistachio_gpio_get_direction	,	F_44
"Failed to register pinctrl device\n"	,	L_13
num_configs	,	V_70
"Drive strength %umA not supported\n"	,	L_3
data	,	V_77
IRQ_TYPE_EDGE_FALLING	,	V_88
pinctrl_dev_get_drvdata	,	F_15
pistachio_function	,	V_30
gpiochip_add	,	F_69
pistachio_pinmux_enable	,	F_21
PIN_CONFIG_DRIVE_STRENGTH	,	V_62
pdev	,	V_116
PADS_DRIVE_STRENGTH_MASK	,	V_63
pin	,	V_23
u32	,	T_1
pistachio_pinctrl_probe	,	F_75
pctl	,	V_2
group	,	V_18
gpiochip_add_pin_range	,	F_73
offset	,	V_13
resource	,	V_117
platform_driver_register	,	F_85
drv	,	V_71
pistachio_groups	,	V_124
"Failed to add GPIO chip %u: %d\n"	,	L_10
PTR_ERR	,	F_81
pistachio_gpio_free	,	F_42
irqd_to_bank	,	F_7
pistachio_gpio_request	,	F_40
mux_mask	,	V_39
IRQ_TYPE_SENSE_MASK	,	V_81
GPIO_INTERRUPT_EDGE_SINGLE	,	V_87
irq_of_parse_and_map	,	F_67
PIN_CONFIG_BIAS_BUS_HOLD	,	V_59
nfunctions	,	V_24
devm_kzalloc	,	F_76
configs	,	V_69
pistachio_gpio_direction_output	,	F_49
irqdomain	,	V_102
pistachio_gpio_register	,	F_64
PADS_PU_PD_REG	,	F_30
num_groups	,	V_27
PADS_SLEW_RATE_REG	,	F_32
mux_reg	,	V_35
PADS_DRIVE_STRENGTH_8MA	,	V_66
scenario_shift	,	V_45
gpio_mask_writel	,	F_11
IORESOURCE_MEM	,	V_121
value	,	V_76
irq_chip	,	V_100
gpiochip_set_chained_irqchip	,	F_72
pistachio_gpio_irq_startup	,	F_53
dev_name	,	F_74
pistachio_gpio_direction_input	,	F_48
readl	,	F_2
PADS_PU_PD_SHIFT	,	F_31
GPIO_INTERRUPT_TYPE_EDGE	,	V_85
writel	,	F_4
pistachio_pinctrl_register	,	F_84
PADS_DRIVE_STRENGTH_12MA	,	V_67
groups	,	V_19
WARN_ON	,	F_24
scenario_mask	,	V_44
pistachio_gpio_irq_ack	,	F_50
IRQ_TYPE_LEVEL_MASK	,	V_94
gpio_chip	,	V_7
container_of	,	F_6
pf	,	V_31
pistachio_pinmux_get_function_groups	,	F_20
pg	,	V_29
PADS_DRIVE_STRENGTH_SHIFT	,	F_35
num_pins	,	V_22
PADS_PU_PD_HIGHZ	,	V_54
PADS_PU_PD_BUS	,	V_60
IS_ERR	,	F_80
