0.7
2020.1
May 27 2020
20:09:33
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.sim/sim_1/synth/func/xsim/test_func_synth.v,1678934660,verilog,,,,glbl;structural,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sim_1/new/test.vhd,1678934251,vhdl,,,,test,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sources_1/new/behavioral.vhd,1678926779,vhdl,,,,behavioral,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sources_1/new/dataFlow.vhd,1678926795,vhdl,,,,dataflow,,,,,,,,
