{
  "module_name": "gfx_v6_0.c",
  "hash_id": "f5b8e0baff01cff6f4a466642f620d9f854481e74ec6633eb8c85f5e23ce5c06",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c",
  "human_readable_source": " \n#include <linux/firmware.h>\n#include <linux/module.h>\n\n#include \"amdgpu.h\"\n#include \"amdgpu_ih.h\"\n#include \"amdgpu_gfx.h\"\n#include \"amdgpu_ucode.h\"\n#include \"clearstate_si.h\"\n#include \"bif/bif_3_0_d.h\"\n#include \"bif/bif_3_0_sh_mask.h\"\n#include \"oss/oss_1_0_d.h\"\n#include \"oss/oss_1_0_sh_mask.h\"\n#include \"gca/gfx_6_0_d.h\"\n#include \"gca/gfx_6_0_sh_mask.h\"\n#include \"gmc/gmc_6_0_d.h\"\n#include \"gmc/gmc_6_0_sh_mask.h\"\n#include \"dce/dce_6_0_d.h\"\n#include \"dce/dce_6_0_sh_mask.h\"\n#include \"gca/gfx_7_2_enum.h\"\n#include \"si_enums.h\"\n#include \"si.h\"\n\nstatic void gfx_v6_0_set_ring_funcs(struct amdgpu_device *adev);\nstatic void gfx_v6_0_set_irq_funcs(struct amdgpu_device *adev);\nstatic void gfx_v6_0_get_cu_info(struct amdgpu_device *adev);\n\nMODULE_FIRMWARE(\"amdgpu/tahiti_pfp.bin\");\nMODULE_FIRMWARE(\"amdgpu/tahiti_me.bin\");\nMODULE_FIRMWARE(\"amdgpu/tahiti_ce.bin\");\nMODULE_FIRMWARE(\"amdgpu/tahiti_rlc.bin\");\n\nMODULE_FIRMWARE(\"amdgpu/pitcairn_pfp.bin\");\nMODULE_FIRMWARE(\"amdgpu/pitcairn_me.bin\");\nMODULE_FIRMWARE(\"amdgpu/pitcairn_ce.bin\");\nMODULE_FIRMWARE(\"amdgpu/pitcairn_rlc.bin\");\n\nMODULE_FIRMWARE(\"amdgpu/verde_pfp.bin\");\nMODULE_FIRMWARE(\"amdgpu/verde_me.bin\");\nMODULE_FIRMWARE(\"amdgpu/verde_ce.bin\");\nMODULE_FIRMWARE(\"amdgpu/verde_rlc.bin\");\n\nMODULE_FIRMWARE(\"amdgpu/oland_pfp.bin\");\nMODULE_FIRMWARE(\"amdgpu/oland_me.bin\");\nMODULE_FIRMWARE(\"amdgpu/oland_ce.bin\");\nMODULE_FIRMWARE(\"amdgpu/oland_rlc.bin\");\n\nMODULE_FIRMWARE(\"amdgpu/hainan_pfp.bin\");\nMODULE_FIRMWARE(\"amdgpu/hainan_me.bin\");\nMODULE_FIRMWARE(\"amdgpu/hainan_ce.bin\");\nMODULE_FIRMWARE(\"amdgpu/hainan_rlc.bin\");\n\nstatic u32 gfx_v6_0_get_csb_size(struct amdgpu_device *adev);\nstatic void gfx_v6_0_get_csb_buffer(struct amdgpu_device *adev, volatile u32 *buffer);\n\nstatic void gfx_v6_0_init_pg(struct amdgpu_device *adev);\n\n#define ARRAY_MODE(x)\t\t\t\t\t((x) << GB_TILE_MODE0__ARRAY_MODE__SHIFT)\n#define PIPE_CONFIG(x)\t\t\t\t\t((x) << GB_TILE_MODE0__PIPE_CONFIG__SHIFT)\n#define TILE_SPLIT(x)\t\t\t\t\t((x) << GB_TILE_MODE0__TILE_SPLIT__SHIFT)\n#define MICRO_TILE_MODE(x)\t\t\t\t((x) << 0)\n#define SAMPLE_SPLIT(x)\t\t\t\t\t((x) << GB_TILE_MODE0__SAMPLE_SPLIT__SHIFT)\n#define BANK_WIDTH(x)\t\t\t\t\t((x) << 14)\n#define BANK_HEIGHT(x)\t\t\t\t\t((x) << 16)\n#define MACRO_TILE_ASPECT(x)\t\t\t\t((x) << 18)\n#define NUM_BANKS(x)\t\t\t\t\t((x) << 20)\n\nstatic const u32 verde_rlc_save_restore_register_list[] =\n{\n\t(0x8000 << 16) | (0x98f4 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x98f4 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0xe80 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0xe80 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x89bc >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x89bc >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x8c1c >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x8c1c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x98f0 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xe7c >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x9148 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x9148 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9150 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x897c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8d8c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xac54 >> 2),\n\t0X00000000,\n\t0x3,\n\t(0x9c00 << 16) | (0x98f8 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9910 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9914 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9918 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x991c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9920 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9924 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9928 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x992c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9930 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9934 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9938 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x993c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9940 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9944 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9948 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x994c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9950 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9954 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9958 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x995c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9960 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9964 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9968 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x996c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9970 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9974 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9978 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x997c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9980 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9984 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9988 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x998c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8c00 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8c14 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8c04 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8c08 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x9b7c >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x9b7c >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0xe84 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0xe84 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x89c0 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x89c0 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x914c >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x914c >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x8c20 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x8c20 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x9354 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x9354 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9060 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9364 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9100 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x913c >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x90e0 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x90e4 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x90e8 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x90e0 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x90e4 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x90e8 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8bcc >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8b24 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x88c4 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8e50 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8c0c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8e58 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8e5c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9508 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x950c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9494 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xac0c >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xac10 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xac14 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xae00 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0xac08 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x88d4 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x88c8 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x88cc >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x89b0 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8b10 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x8a14 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9830 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9834 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9838 >> 2),\n\t0x00000000,\n\t(0x9c00 << 16) | (0x9a10 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x9870 >> 2),\n\t0x00000000,\n\t(0x8000 << 16) | (0x9874 >> 2),\n\t0x00000000,\n\t(0x8001 << 16) | (0x9870 >> 2),\n\t0x00000000,\n\t(0x8001 << 16) | (0x9874 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x9870 >> 2),\n\t0x00000000,\n\t(0x8040 << 16) | (0x9874 >> 2),\n\t0x00000000,\n\t(0x8041 << 16) | (0x9870 >> 2),\n\t0x00000000,\n\t(0x8041 << 16) | (0x9874 >> 2),\n\t0x00000000,\n\t0x00000000\n};\n\nstatic int gfx_v6_0_init_microcode(struct amdgpu_device *adev)\n{\n\tconst char *chip_name;\n\tchar fw_name[30];\n\tint err;\n\tconst struct gfx_firmware_header_v1_0 *cp_hdr;\n\tconst struct rlc_firmware_header_v1_0 *rlc_hdr;\n\n\tDRM_DEBUG(\"\\n\");\n\n\tswitch (adev->asic_type) {\n\tcase CHIP_TAHITI:\n\t\tchip_name = \"tahiti\";\n\t\tbreak;\n\tcase CHIP_PITCAIRN:\n\t\tchip_name = \"pitcairn\";\n\t\tbreak;\n\tcase CHIP_VERDE:\n\t\tchip_name = \"verde\";\n\t\tbreak;\n\tcase CHIP_OLAND:\n\t\tchip_name = \"oland\";\n\t\tbreak;\n\tcase CHIP_HAINAN:\n\t\tchip_name = \"hainan\";\n\t\tbreak;\n\tdefault: BUG();\n\t}\n\n\tsnprintf(fw_name, sizeof(fw_name), \"amdgpu/%s_pfp.bin\", chip_name);\n\terr = amdgpu_ucode_request(adev, &adev->gfx.pfp_fw, fw_name);\n\tif (err)\n\t\tgoto out;\n\tcp_hdr = (const struct gfx_firmware_header_v1_0 *)adev->gfx.pfp_fw->data;\n\tadev->gfx.pfp_fw_version = le32_to_cpu(cp_hdr->header.ucode_version);\n\tadev->gfx.pfp_feature_version = le32_to_cpu(cp_hdr->ucode_feature_version);\n\n\tsnprintf(fw_name, sizeof(fw_name), \"amdgpu/%s_me.bin\", chip_name);\n\terr = amdgpu_ucode_request(adev, &adev->gfx.me_fw, fw_name);\n\tif (err)\n\t\tgoto out;\n\tcp_hdr = (const struct gfx_firmware_header_v1_0 *)adev->gfx.me_fw->data;\n\tadev->gfx.me_fw_version = le32_to_cpu(cp_hdr->header.ucode_version);\n\tadev->gfx.me_feature_version = le32_to_cpu(cp_hdr->ucode_feature_version);\n\n\tsnprintf(fw_name, sizeof(fw_name), \"amdgpu/%s_ce.bin\", chip_name);\n\terr = amdgpu_ucode_request(adev, &adev->gfx.ce_fw, fw_name);\n\tif (err)\n\t\tgoto out;\n\tcp_hdr = (const struct gfx_firmware_header_v1_0 *)adev->gfx.ce_fw->data;\n\tadev->gfx.ce_fw_version = le32_to_cpu(cp_hdr->header.ucode_version);\n\tadev->gfx.ce_feature_version = le32_to_cpu(cp_hdr->ucode_feature_version);\n\n\tsnprintf(fw_name, sizeof(fw_name), \"amdgpu/%s_rlc.bin\", chip_name);\n\terr = amdgpu_ucode_request(adev, &adev->gfx.rlc_fw, fw_name);\n\tif (err)\n\t\tgoto out;\n\trlc_hdr = (const struct rlc_firmware_header_v1_0 *)adev->gfx.rlc_fw->data;\n\tadev->gfx.rlc_fw_version = le32_to_cpu(rlc_hdr->header.ucode_version);\n\tadev->gfx.rlc_feature_version = le32_to_cpu(rlc_hdr->ucode_feature_version);\n\nout:\n\tif (err) {\n\t\tpr_err(\"gfx6: Failed to load firmware \\\"%s\\\"\\n\", fw_name);\n\t\tamdgpu_ucode_release(&adev->gfx.pfp_fw);\n\t\tamdgpu_ucode_release(&adev->gfx.me_fw);\n\t\tamdgpu_ucode_release(&adev->gfx.ce_fw);\n\t\tamdgpu_ucode_release(&adev->gfx.rlc_fw);\n\t}\n\treturn err;\n}\n\nstatic void gfx_v6_0_tiling_mode_table_init(struct amdgpu_device *adev)\n{\n\tconst u32 num_tile_mode_states = ARRAY_SIZE(adev->gfx.config.tile_mode_array);\n\tu32 reg_offset, split_equal_to_row_size, *tilemode;\n\n\tmemset(adev->gfx.config.tile_mode_array, 0, sizeof(adev->gfx.config.tile_mode_array));\n\ttilemode = adev->gfx.config.tile_mode_array;\n\n\tswitch (adev->gfx.config.mem_row_size_in_kb) {\n\tcase 1:\n\t\tsplit_equal_to_row_size = ADDR_SURF_TILE_SPLIT_1KB;\n\t\tbreak;\n\tcase 2:\n\tdefault:\n\t\tsplit_equal_to_row_size = ADDR_SURF_TILE_SPLIT_2KB;\n\t\tbreak;\n\tcase 4:\n\t\tsplit_equal_to_row_size = ADDR_SURF_TILE_SPLIT_4KB;\n\t\tbreak;\n\t}\n\n\tif (adev->asic_type == CHIP_VERDE) {\n\t\ttilemode[0] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[1] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[2] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[3] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[4] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16);\n\t\ttilemode[5] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[6] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[7] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[8] =   ARRAY_MODE(ARRAY_LINEAR_ALIGNED);\n\t\ttilemode[9] =   MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16);\n\t\ttilemode[10] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[11] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[12] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[13] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16);\n\t\ttilemode[14] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[15] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[16] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[17] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[18] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16);\n\t\ttilemode[19] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_XTHICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[20] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[21] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[22] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[23] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[24] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[25] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[26] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[27] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[28] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[29] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[30] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\tfor (reg_offset = 0; reg_offset < num_tile_mode_states; reg_offset++)\n\t\t\tWREG32(mmGB_TILE_MODE0 + reg_offset, tilemode[reg_offset]);\n\t} else if (adev->asic_type == CHIP_OLAND) {\n\t\ttilemode[0] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[1] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[2] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[3] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[4] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[5] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[6] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[7] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[8] =   MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_LINEAR_ALIGNED) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[9] =   MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[10] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[11] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[12] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[13] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[14] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[15] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[16] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[17] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[18] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16);\n\t\ttilemode[19] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_XTHICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[20] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[21] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_2) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[22] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4);\n\t\ttilemode[23] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[24] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2);\n\t\ttilemode[25] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1);\n\t\tfor (reg_offset = 0; reg_offset < num_tile_mode_states; reg_offset++)\n\t\t\tWREG32(mmGB_TILE_MODE0 + reg_offset, tilemode[reg_offset]);\n\t} else if (adev->asic_type == CHIP_HAINAN) {\n\t\ttilemode[0] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[1] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[2] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[3] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[4] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2);\n\t\ttilemode[5] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[6] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[7] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[8] =   ARRAY_MODE(ARRAY_LINEAR_ALIGNED);\n\t\ttilemode[9] =   MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2);\n\t\ttilemode[10] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[11] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[12] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[13] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2);\n\t\ttilemode[14] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[15] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[16] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[17] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[18] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2);\n\t\ttilemode[19] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_XTHICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[20] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[21] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_2) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[22] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_2) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[23] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[24] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_8_BANK);\n\t\ttilemode[25] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[26] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[27] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[28] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[29] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[30] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P2) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\tfor (reg_offset = 0; reg_offset < num_tile_mode_states; reg_offset++)\n\t\t\tWREG32(mmGB_TILE_MODE0 + reg_offset, tilemode[reg_offset]);\n\t} else if ((adev->asic_type == CHIP_TAHITI) || (adev->asic_type == CHIP_PITCAIRN)) {\n\t\ttilemode[0] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[1] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[2] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[3] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[4] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16);\n\t\ttilemode[5] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[6] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_8) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[7] =   MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[8] =   ARRAY_MODE(ARRAY_LINEAR_ALIGNED);\n\t\ttilemode[9] =   MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16);\n\t\ttilemode[10] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[11] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[12] =  MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[13] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16);\n\t\ttilemode[14] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[15] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[16] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK);\n\t\ttilemode[17] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[18] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_1D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16);\n\t\ttilemode[19] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_XTHICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[20] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THICK) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_16_BANK) |\n\t\t\t\tTILE_SPLIT(split_equal_to_row_size);\n\t\ttilemode[21] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_8) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[22] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_4_BANK);\n\t\ttilemode[23] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_8) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[24] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[25] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[26] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[27] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[28] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[29] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\ttilemode[30] =  MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |\n\t\t\t\tARRAY_MODE(ARRAY_2D_TILED_THIN1) |\n\t\t\t\tPIPE_CONFIG(ADDR_SURF_P4_8x16) |\n\t\t\t\tTILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) |\n\t\t\t\tBANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |\n\t\t\t\tBANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |\n\t\t\t\tMACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1) |\n\t\t\t\tNUM_BANKS(ADDR_SURF_2_BANK);\n\t\tfor (reg_offset = 0; reg_offset < num_tile_mode_states; reg_offset++)\n\t\t\tWREG32(mmGB_TILE_MODE0 + reg_offset, tilemode[reg_offset]);\n\t} else {\n\t\tDRM_ERROR(\"unknown asic: 0x%x\\n\", adev->asic_type);\n\t}\n}\n\nstatic void gfx_v6_0_select_se_sh(struct amdgpu_device *adev, u32 se_num,\n\t\t\t\t  u32 sh_num, u32 instance, int xcc_id)\n{\n\tu32 data;\n\n\tif (instance == 0xffffffff)\n\t\tdata = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1);\n\telse\n\t\tdata = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, instance);\n\n\tif ((se_num == 0xffffffff) && (sh_num == 0xffffffff))\n\t\tdata |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK |\n\t\t\tGRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK;\n\telse if (se_num == 0xffffffff)\n\t\tdata |= GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK |\n\t\t\t(sh_num << GRBM_GFX_INDEX__SH_INDEX__SHIFT);\n\telse if (sh_num == 0xffffffff)\n\t\tdata |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK |\n\t\t\t(se_num << GRBM_GFX_INDEX__SE_INDEX__SHIFT);\n\telse\n\t\tdata |= (sh_num << GRBM_GFX_INDEX__SH_INDEX__SHIFT) |\n\t\t\t(se_num << GRBM_GFX_INDEX__SE_INDEX__SHIFT);\n\tWREG32(mmGRBM_GFX_INDEX, data);\n}\n\nstatic u32 gfx_v6_0_get_rb_active_bitmap(struct amdgpu_device *adev)\n{\n\tu32 data, mask;\n\n\tdata = RREG32(mmCC_RB_BACKEND_DISABLE) |\n\t\tRREG32(mmGC_USER_RB_BACKEND_DISABLE);\n\n\tdata = REG_GET_FIELD(data, GC_USER_RB_BACKEND_DISABLE, BACKEND_DISABLE);\n\n\tmask = amdgpu_gfx_create_bitmask(adev->gfx.config.max_backends_per_se/\n\t\t\t\t\t adev->gfx.config.max_sh_per_se);\n\n\treturn ~data & mask;\n}\n\nstatic void gfx_v6_0_raster_config(struct amdgpu_device *adev, u32 *rconf)\n{\n\tswitch (adev->asic_type) {\n\tcase CHIP_TAHITI:\n\tcase CHIP_PITCAIRN:\n\t\t*rconf |=\n\t\t\t   (2 << PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT) |\n\t\t\t   (1 << PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT) |\n\t\t\t   (2 << PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT) |\n\t\t\t   (1 << PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT) |\n\t\t\t   (2 << PA_SC_RASTER_CONFIG__SE_MAP__SHIFT) |\n\t\t\t   (2 << PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT) |\n\t\t\t   (2 << PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT);\n\t\tbreak;\n\tcase CHIP_VERDE:\n\t\t*rconf |=\n\t\t\t   (1 << PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT) |\n\t\t\t   (2 << PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT) |\n\t\t\t   (1 << PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT);\n\t\tbreak;\n\tcase CHIP_OLAND:\n\t\t*rconf |= (1 << PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT);\n\t\tbreak;\n\tcase CHIP_HAINAN:\n\t\t*rconf |= 0x0;\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"unknown asic: 0x%x\\n\", adev->asic_type);\n\t\tbreak;\n\t}\n}\n\nstatic void gfx_v6_0_write_harvested_raster_configs(struct amdgpu_device *adev,\n\t\t\t\t\t\t    u32 raster_config, unsigned rb_mask,\n\t\t\t\t\t\t    unsigned num_rb)\n{\n\tunsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1);\n\tunsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1);\n\tunsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2);\n\tunsigned rb_per_se = num_rb / num_se;\n\tunsigned se_mask[4];\n\tunsigned se;\n\n\tse_mask[0] = ((1 << rb_per_se) - 1) & rb_mask;\n\tse_mask[1] = (se_mask[0] << rb_per_se) & rb_mask;\n\tse_mask[2] = (se_mask[1] << rb_per_se) & rb_mask;\n\tse_mask[3] = (se_mask[2] << rb_per_se) & rb_mask;\n\n\tWARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4));\n\tWARN_ON(!(sh_per_se == 1 || sh_per_se == 2));\n\tWARN_ON(!(rb_per_pkr == 1 || rb_per_pkr == 2));\n\n\tfor (se = 0; se < num_se; se++) {\n\t\tunsigned raster_config_se = raster_config;\n\t\tunsigned pkr0_mask = ((1 << rb_per_pkr) - 1) << (se * rb_per_se);\n\t\tunsigned pkr1_mask = pkr0_mask << rb_per_pkr;\n\t\tint idx = (se / 2) * 2;\n\n\t\tif ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) {\n\t\t\traster_config_se &= ~PA_SC_RASTER_CONFIG__SE_MAP_MASK;\n\n\t\t\tif (!se_mask[idx])\n\t\t\t\traster_config_se |= RASTER_CONFIG_SE_MAP_3 << PA_SC_RASTER_CONFIG__SE_MAP__SHIFT;\n\t\t\telse\n\t\t\t\traster_config_se |= RASTER_CONFIG_SE_MAP_0 << PA_SC_RASTER_CONFIG__SE_MAP__SHIFT;\n\t\t}\n\n\t\tpkr0_mask &= rb_mask;\n\t\tpkr1_mask &= rb_mask;\n\t\tif (rb_per_se > 2 && (!pkr0_mask || !pkr1_mask)) {\n\t\t\traster_config_se &= ~PA_SC_RASTER_CONFIG__PKR_MAP_MASK;\n\n\t\t\tif (!pkr0_mask)\n\t\t\t\traster_config_se |= RASTER_CONFIG_PKR_MAP_3 << PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT;\n\t\t\telse\n\t\t\t\traster_config_se |= RASTER_CONFIG_PKR_MAP_0 << PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT;\n\t\t}\n\n\t\tif (rb_per_se >= 2) {\n\t\t\tunsigned rb0_mask = 1 << (se * rb_per_se);\n\t\t\tunsigned rb1_mask = rb0_mask << 1;\n\n\t\t\trb0_mask &= rb_mask;\n\t\t\trb1_mask &= rb_mask;\n\t\t\tif (!rb0_mask || !rb1_mask) {\n\t\t\t\traster_config_se &= ~PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK;\n\n\t\t\t\tif (!rb0_mask)\n\t\t\t\t\traster_config_se |=\n\t\t\t\t\t\tRASTER_CONFIG_RB_MAP_3 << PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT;\n\t\t\t\telse\n\t\t\t\t\traster_config_se |=\n\t\t\t\t\t\tRASTER_CONFIG_RB_MAP_0 << PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT;\n\t\t\t}\n\n\t\t\tif (rb_per_se > 2) {\n\t\t\t\trb0_mask = 1 << (se * rb_per_se + rb_per_pkr);\n\t\t\t\trb1_mask = rb0_mask << 1;\n\t\t\t\trb0_mask &= rb_mask;\n\t\t\t\trb1_mask &= rb_mask;\n\t\t\t\tif (!rb0_mask || !rb1_mask) {\n\t\t\t\t\traster_config_se &= ~PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK;\n\n\t\t\t\t\tif (!rb0_mask)\n\t\t\t\t\t\traster_config_se |=\n\t\t\t\t\t\t\tRASTER_CONFIG_RB_MAP_3 << PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT;\n\t\t\t\t\telse\n\t\t\t\t\t\traster_config_se |=\n\t\t\t\t\t\t\tRASTER_CONFIG_RB_MAP_0 << PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tgfx_v6_0_select_se_sh(adev, se, 0xffffffff, 0xffffffff, 0);\n\t\tWREG32(mmPA_SC_RASTER_CONFIG, raster_config_se);\n\t}\n\n\t \n\tgfx_v6_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);\n}\n\nstatic void gfx_v6_0_setup_rb(struct amdgpu_device *adev)\n{\n\tint i, j;\n\tu32 data;\n\tu32 raster_config = 0;\n\tu32 active_rbs = 0;\n\tu32 rb_bitmap_width_per_sh = adev->gfx.config.max_backends_per_se /\n\t\t\t\t\tadev->gfx.config.max_sh_per_se;\n\tunsigned num_rb_pipes;\n\n\tmutex_lock(&adev->grbm_idx_mutex);\n\tfor (i = 0; i < adev->gfx.config.max_shader_engines; i++) {\n\t\tfor (j = 0; j < adev->gfx.config.max_sh_per_se; j++) {\n\t\t\tgfx_v6_0_select_se_sh(adev, i, j, 0xffffffff, 0);\n\t\t\tdata = gfx_v6_0_get_rb_active_bitmap(adev);\n\t\t\tactive_rbs |= data <<\n\t\t\t\t((i * adev->gfx.config.max_sh_per_se + j) *\n\t\t\t\t rb_bitmap_width_per_sh);\n\t\t}\n\t}\n\tgfx_v6_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);\n\n\tadev->gfx.config.backend_enable_mask = active_rbs;\n\tadev->gfx.config.num_rbs = hweight32(active_rbs);\n\n\tnum_rb_pipes = min_t(unsigned, adev->gfx.config.max_backends_per_se *\n\t\t\t     adev->gfx.config.max_shader_engines, 16);\n\n\tgfx_v6_0_raster_config(adev, &raster_config);\n\n\tif (!adev->gfx.config.backend_enable_mask ||\n\t     adev->gfx.config.num_rbs >= num_rb_pipes)\n\t\tWREG32(mmPA_SC_RASTER_CONFIG, raster_config);\n\telse\n\t\tgfx_v6_0_write_harvested_raster_configs(adev, raster_config,\n\t\t\t\t\t\t\tadev->gfx.config.backend_enable_mask,\n\t\t\t\t\t\t\tnum_rb_pipes);\n\n\t \n\tfor (i = 0; i < adev->gfx.config.max_shader_engines; i++) {\n\t\tfor (j = 0; j < adev->gfx.config.max_sh_per_se; j++) {\n\t\t\tgfx_v6_0_select_se_sh(adev, i, j, 0xffffffff, 0);\n\t\t\tadev->gfx.config.rb_config[i][j].rb_backend_disable =\n\t\t\t\tRREG32(mmCC_RB_BACKEND_DISABLE);\n\t\t\tadev->gfx.config.rb_config[i][j].user_rb_backend_disable =\n\t\t\t\tRREG32(mmGC_USER_RB_BACKEND_DISABLE);\n\t\t\tadev->gfx.config.rb_config[i][j].raster_config =\n\t\t\t\tRREG32(mmPA_SC_RASTER_CONFIG);\n\t\t}\n\t}\n\tgfx_v6_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);\n\tmutex_unlock(&adev->grbm_idx_mutex);\n}\n\nstatic void gfx_v6_0_set_user_cu_inactive_bitmap(struct amdgpu_device *adev,\n\t\t\t\t\t\t u32 bitmap)\n{\n\tu32 data;\n\n\tif (!bitmap)\n\t\treturn;\n\n\tdata = bitmap << GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT;\n\tdata &= GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK;\n\n\tWREG32(mmGC_USER_SHADER_ARRAY_CONFIG, data);\n}\n\nstatic u32 gfx_v6_0_get_cu_enabled(struct amdgpu_device *adev)\n{\n\tu32 data, mask;\n\n\tdata = RREG32(mmCC_GC_SHADER_ARRAY_CONFIG) |\n\t\tRREG32(mmGC_USER_SHADER_ARRAY_CONFIG);\n\n\tmask = amdgpu_gfx_create_bitmask(adev->gfx.config.max_cu_per_sh);\n\treturn ~REG_GET_FIELD(data, CC_GC_SHADER_ARRAY_CONFIG, INACTIVE_CUS) & mask;\n}\n\n\nstatic void gfx_v6_0_setup_spi(struct amdgpu_device *adev)\n{\n\tint i, j, k;\n\tu32 data, mask;\n\tu32 active_cu = 0;\n\n\tmutex_lock(&adev->grbm_idx_mutex);\n\tfor (i = 0; i < adev->gfx.config.max_shader_engines; i++) {\n\t\tfor (j = 0; j < adev->gfx.config.max_sh_per_se; j++) {\n\t\t\tgfx_v6_0_select_se_sh(adev, i, j, 0xffffffff, 0);\n\t\t\tdata = RREG32(mmSPI_STATIC_THREAD_MGMT_3);\n\t\t\tactive_cu = gfx_v6_0_get_cu_enabled(adev);\n\n\t\t\tmask = 1;\n\t\t\tfor (k = 0; k < 16; k++) {\n\t\t\t\tmask <<= k;\n\t\t\t\tif (active_cu & mask) {\n\t\t\t\t\tdata &= ~mask;\n\t\t\t\t\tWREG32(mmSPI_STATIC_THREAD_MGMT_3, data);\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n\tgfx_v6_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);\n\tmutex_unlock(&adev->grbm_idx_mutex);\n}\n\nstatic void gfx_v6_0_config_init(struct amdgpu_device *adev)\n{\n\tadev->gfx.config.double_offchip_lds_buf = 0;\n}\n\nstatic void gfx_v6_0_constants_init(struct amdgpu_device *adev)\n{\n\tu32 gb_addr_config = 0;\n\tu32 mc_arb_ramcfg;\n\tu32 sx_debug_1;\n\tu32 hdp_host_path_cntl;\n\tu32 tmp;\n\n\tswitch (adev->asic_type) {\n\tcase CHIP_TAHITI:\n\t\tadev->gfx.config.max_shader_engines = 2;\n\t\tadev->gfx.config.max_tile_pipes = 12;\n\t\tadev->gfx.config.max_cu_per_sh = 8;\n\t\tadev->gfx.config.max_sh_per_se = 2;\n\t\tadev->gfx.config.max_backends_per_se = 4;\n\t\tadev->gfx.config.max_texture_channel_caches = 12;\n\t\tadev->gfx.config.max_gprs = 256;\n\t\tadev->gfx.config.max_gs_threads = 32;\n\t\tadev->gfx.config.max_hw_contexts = 8;\n\n\t\tadev->gfx.config.sc_prim_fifo_size_frontend = 0x20;\n\t\tadev->gfx.config.sc_prim_fifo_size_backend = 0x100;\n\t\tadev->gfx.config.sc_hiz_tile_fifo_size = 0x30;\n\t\tadev->gfx.config.sc_earlyz_tile_fifo_size = 0x130;\n\t\tgb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN;\n\t\tbreak;\n\tcase CHIP_PITCAIRN:\n\t\tadev->gfx.config.max_shader_engines = 2;\n\t\tadev->gfx.config.max_tile_pipes = 8;\n\t\tadev->gfx.config.max_cu_per_sh = 5;\n\t\tadev->gfx.config.max_sh_per_se = 2;\n\t\tadev->gfx.config.max_backends_per_se = 4;\n\t\tadev->gfx.config.max_texture_channel_caches = 8;\n\t\tadev->gfx.config.max_gprs = 256;\n\t\tadev->gfx.config.max_gs_threads = 32;\n\t\tadev->gfx.config.max_hw_contexts = 8;\n\n\t\tadev->gfx.config.sc_prim_fifo_size_frontend = 0x20;\n\t\tadev->gfx.config.sc_prim_fifo_size_backend = 0x100;\n\t\tadev->gfx.config.sc_hiz_tile_fifo_size = 0x30;\n\t\tadev->gfx.config.sc_earlyz_tile_fifo_size = 0x130;\n\t\tgb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN;\n\t\tbreak;\n\tcase CHIP_VERDE:\n\t\tadev->gfx.config.max_shader_engines = 1;\n\t\tadev->gfx.config.max_tile_pipes = 4;\n\t\tadev->gfx.config.max_cu_per_sh = 5;\n\t\tadev->gfx.config.max_sh_per_se = 2;\n\t\tadev->gfx.config.max_backends_per_se = 4;\n\t\tadev->gfx.config.max_texture_channel_caches = 4;\n\t\tadev->gfx.config.max_gprs = 256;\n\t\tadev->gfx.config.max_gs_threads = 32;\n\t\tadev->gfx.config.max_hw_contexts = 8;\n\n\t\tadev->gfx.config.sc_prim_fifo_size_frontend = 0x20;\n\t\tadev->gfx.config.sc_prim_fifo_size_backend = 0x40;\n\t\tadev->gfx.config.sc_hiz_tile_fifo_size = 0x30;\n\t\tadev->gfx.config.sc_earlyz_tile_fifo_size = 0x130;\n\t\tgb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN;\n\t\tbreak;\n\tcase CHIP_OLAND:\n\t\tadev->gfx.config.max_shader_engines = 1;\n\t\tadev->gfx.config.max_tile_pipes = 4;\n\t\tadev->gfx.config.max_cu_per_sh = 6;\n\t\tadev->gfx.config.max_sh_per_se = 1;\n\t\tadev->gfx.config.max_backends_per_se = 2;\n\t\tadev->gfx.config.max_texture_channel_caches = 4;\n\t\tadev->gfx.config.max_gprs = 256;\n\t\tadev->gfx.config.max_gs_threads = 16;\n\t\tadev->gfx.config.max_hw_contexts = 8;\n\n\t\tadev->gfx.config.sc_prim_fifo_size_frontend = 0x20;\n\t\tadev->gfx.config.sc_prim_fifo_size_backend = 0x40;\n\t\tadev->gfx.config.sc_hiz_tile_fifo_size = 0x30;\n\t\tadev->gfx.config.sc_earlyz_tile_fifo_size = 0x130;\n\t\tgb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN;\n\t\tbreak;\n\tcase CHIP_HAINAN:\n\t\tadev->gfx.config.max_shader_engines = 1;\n\t\tadev->gfx.config.max_tile_pipes = 4;\n\t\tadev->gfx.config.max_cu_per_sh = 5;\n\t\tadev->gfx.config.max_sh_per_se = 1;\n\t\tadev->gfx.config.max_backends_per_se = 1;\n\t\tadev->gfx.config.max_texture_channel_caches = 2;\n\t\tadev->gfx.config.max_gprs = 256;\n\t\tadev->gfx.config.max_gs_threads = 16;\n\t\tadev->gfx.config.max_hw_contexts = 8;\n\n\t\tadev->gfx.config.sc_prim_fifo_size_frontend = 0x20;\n\t\tadev->gfx.config.sc_prim_fifo_size_backend = 0x40;\n\t\tadev->gfx.config.sc_hiz_tile_fifo_size = 0x30;\n\t\tadev->gfx.config.sc_earlyz_tile_fifo_size = 0x130;\n\t\tgb_addr_config = HAINAN_GB_ADDR_CONFIG_GOLDEN;\n\t\tbreak;\n\tdefault:\n\t\tBUG();\n\t\tbreak;\n\t}\n\n\tWREG32(mmGRBM_CNTL, (0xff << GRBM_CNTL__READ_TIMEOUT__SHIFT));\n\tWREG32(mmSRBM_INT_CNTL, 1);\n\tWREG32(mmSRBM_INT_ACK, 1);\n\n\tWREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK);\n\n\tadev->gfx.config.mc_arb_ramcfg = RREG32(mmMC_ARB_RAMCFG);\n\tmc_arb_ramcfg = adev->gfx.config.mc_arb_ramcfg;\n\n\tadev->gfx.config.num_tile_pipes = adev->gfx.config.max_tile_pipes;\n\tadev->gfx.config.mem_max_burst_length_bytes = 256;\n\ttmp = (mc_arb_ramcfg & MC_ARB_RAMCFG__NOOFCOLS_MASK) >> MC_ARB_RAMCFG__NOOFCOLS__SHIFT;\n\tadev->gfx.config.mem_row_size_in_kb = (4 * (1 << (8 + tmp))) / 1024;\n\tif (adev->gfx.config.mem_row_size_in_kb > 4)\n\t\tadev->gfx.config.mem_row_size_in_kb = 4;\n\tadev->gfx.config.shader_engine_tile_size = 32;\n\tadev->gfx.config.num_gpus = 1;\n\tadev->gfx.config.multi_gpu_tile_size = 64;\n\n\tgb_addr_config &= ~GB_ADDR_CONFIG__ROW_SIZE_MASK;\n\tswitch (adev->gfx.config.mem_row_size_in_kb) {\n\tcase 1:\n\tdefault:\n\t\tgb_addr_config |= 0 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT;\n\t\tbreak;\n\tcase 2:\n\t\tgb_addr_config |= 1 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT;\n\t\tbreak;\n\tcase 4:\n\t\tgb_addr_config |= 2 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT;\n\t\tbreak;\n\t}\n\tgb_addr_config &= ~GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK;\n\tif (adev->gfx.config.max_shader_engines == 2)\n\t\tgb_addr_config |= 1 << GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT;\n\tadev->gfx.config.gb_addr_config = gb_addr_config;\n\n\tWREG32(mmGB_ADDR_CONFIG, gb_addr_config);\n\tWREG32(mmDMIF_ADDR_CONFIG, gb_addr_config);\n\tWREG32(mmDMIF_ADDR_CALC, gb_addr_config);\n\tWREG32(mmHDP_ADDR_CONFIG, gb_addr_config);\n\tWREG32(mmDMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config);\n\tWREG32(mmDMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config);\n\n#if 0\n\tif (adev->has_uvd) {\n\t\tWREG32(mmUVD_UDEC_ADDR_CONFIG, gb_addr_config);\n\t\tWREG32(mmUVD_UDEC_DB_ADDR_CONFIG, gb_addr_config);\n\t\tWREG32(mmUVD_UDEC_DBW_ADDR_CONFIG, gb_addr_config);\n\t}\n#endif\n\tgfx_v6_0_tiling_mode_table_init(adev);\n\n\tgfx_v6_0_setup_rb(adev);\n\n\tgfx_v6_0_setup_spi(adev);\n\n\tgfx_v6_0_get_cu_info(adev);\n\tgfx_v6_0_config_init(adev);\n\n\tWREG32(mmCP_QUEUE_THRESHOLDS, ((0x16 << CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT) |\n\t\t\t\t       (0x2b << CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT)));\n\tWREG32(mmCP_MEQ_THRESHOLDS, (0x30 << CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT) |\n\t\t\t\t    (0x60 << CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT));\n\n\tsx_debug_1 = RREG32(mmSX_DEBUG_1);\n\tWREG32(mmSX_DEBUG_1, sx_debug_1);\n\n\tWREG32(mmSPI_CONFIG_CNTL_1, (4 << SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT));\n\n\tWREG32(mmPA_SC_FIFO_SIZE, ((adev->gfx.config.sc_prim_fifo_size_frontend << PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT) |\n\t\t\t\t   (adev->gfx.config.sc_prim_fifo_size_backend << PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT) |\n\t\t\t\t   (adev->gfx.config.sc_hiz_tile_fifo_size << PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT) |\n\t\t\t\t   (adev->gfx.config.sc_earlyz_tile_fifo_size << PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT)));\n\n\tWREG32(mmVGT_NUM_INSTANCES, 1);\n\tWREG32(mmCP_PERFMON_CNTL, 0);\n\tWREG32(mmSQ_CONFIG, 0);\n\tWREG32(mmPA_SC_FORCE_EOV_MAX_CNTS, ((4095 << PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT) |\n\t\t\t\t\t  (255 << PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT)));\n\n\tWREG32(mmVGT_CACHE_INVALIDATION,\n\t\t(VC_AND_TC << VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT) |\n\t\t(ES_AND_GS_AUTO << VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT));\n\n\tWREG32(mmVGT_GS_VERTEX_REUSE, 16);\n\tWREG32(mmPA_SC_LINE_STIPPLE_STATE, 0);\n\n\tWREG32(mmCB_PERFCOUNTER0_SELECT0, 0);\n\tWREG32(mmCB_PERFCOUNTER0_SELECT1, 0);\n\tWREG32(mmCB_PERFCOUNTER1_SELECT0, 0);\n\tWREG32(mmCB_PERFCOUNTER1_SELECT1, 0);\n\tWREG32(mmCB_PERFCOUNTER2_SELECT0, 0);\n\tWREG32(mmCB_PERFCOUNTER2_SELECT1, 0);\n\tWREG32(mmCB_PERFCOUNTER3_SELECT0, 0);\n\tWREG32(mmCB_PERFCOUNTER3_SELECT1, 0);\n\n\thdp_host_path_cntl = RREG32(mmHDP_HOST_PATH_CNTL);\n\tWREG32(mmHDP_HOST_PATH_CNTL, hdp_host_path_cntl);\n\n\tWREG32(mmPA_CL_ENHANCE, PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK |\n\t\t\t\t(3 << PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT));\n\n\tudelay(50);\n}\n\nstatic int gfx_v6_0_ring_test_ring(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tuint32_t tmp = 0;\n\tunsigned i;\n\tint r;\n\n\tWREG32(mmSCRATCH_REG0, 0xCAFEDEAD);\n\n\tr = amdgpu_ring_alloc(ring, 3);\n\tif (r)\n\t\treturn r;\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));\n\tamdgpu_ring_write(ring, mmSCRATCH_REG0 - PACKET3_SET_CONFIG_REG_START);\n\tamdgpu_ring_write(ring, 0xDEADBEEF);\n\tamdgpu_ring_commit(ring);\n\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\ttmp = RREG32(mmSCRATCH_REG0);\n\t\tif (tmp == 0xDEADBEEF)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\n\tif (i >= adev->usec_timeout)\n\t\tr = -ETIMEDOUT;\n\treturn r;\n}\n\nstatic void gfx_v6_0_ring_emit_vgt_flush(struct amdgpu_ring *ring)\n{\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE, 0));\n\tamdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) |\n\t\tEVENT_INDEX(0));\n}\n\nstatic void gfx_v6_0_ring_emit_fence(struct amdgpu_ring *ring, u64 addr,\n\t\t\t\t     u64 seq, unsigned flags)\n{\n\tbool write64bit = flags & AMDGPU_FENCE_FLAG_64BIT;\n\tbool int_sel = flags & AMDGPU_FENCE_FLAG_INT;\n\t \n\tamdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));\n\tamdgpu_ring_write(ring, (mmCP_COHER_CNTL2 - PACKET3_SET_CONFIG_REG_START));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));\n\tamdgpu_ring_write(ring, PACKET3_TCL1_ACTION_ENA |\n\t\t\t  PACKET3_TC_ACTION_ENA |\n\t\t\t  PACKET3_SH_KCACHE_ACTION_ENA |\n\t\t\t  PACKET3_SH_ICACHE_ACTION_ENA);\n\tamdgpu_ring_write(ring, 0xFFFFFFFF);\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring, 10);  \n\t \n\tamdgpu_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE_EOP, 4));\n\tamdgpu_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5));\n\tamdgpu_ring_write(ring, addr & 0xfffffffc);\n\tamdgpu_ring_write(ring, (upper_32_bits(addr) & 0xffff) |\n\t\t\t\t((write64bit ? 2 : 1) << CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT) |\n\t\t\t\t((int_sel ? 2 : 0) << CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT));\n\tamdgpu_ring_write(ring, lower_32_bits(seq));\n\tamdgpu_ring_write(ring, upper_32_bits(seq));\n}\n\nstatic void gfx_v6_0_ring_emit_ib(struct amdgpu_ring *ring,\n\t\t\t\t  struct amdgpu_job *job,\n\t\t\t\t  struct amdgpu_ib *ib,\n\t\t\t\t  uint32_t flags)\n{\n\tunsigned vmid = AMDGPU_JOB_GET_VMID(job);\n\tu32 header, control = 0;\n\n\t \n\tif (flags & AMDGPU_HAVE_CTX_SWITCH) {\n\t\tamdgpu_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t}\n\n\tif (ib->flags & AMDGPU_IB_FLAG_CE)\n\t\theader = PACKET3(PACKET3_INDIRECT_BUFFER_CONST, 2);\n\telse\n\t\theader = PACKET3(PACKET3_INDIRECT_BUFFER, 2);\n\n\tcontrol |= ib->length_dw | (vmid << 24);\n\n\tamdgpu_ring_write(ring, header);\n\tamdgpu_ring_write(ring,\n#ifdef __BIG_ENDIAN\n\t\t\t  (2 << 0) |\n#endif\n\t\t\t  (ib->gpu_addr & 0xFFFFFFFC));\n\tamdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr) & 0xFFFF);\n\tamdgpu_ring_write(ring, control);\n}\n\n \nstatic int gfx_v6_0_ring_test_ib(struct amdgpu_ring *ring, long timeout)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tstruct dma_fence *f = NULL;\n\tstruct amdgpu_ib ib;\n\tuint32_t tmp = 0;\n\tlong r;\n\n\tWREG32(mmSCRATCH_REG0, 0xCAFEDEAD);\n\tmemset(&ib, 0, sizeof(ib));\n\tr = amdgpu_ib_get(adev, NULL, 256, AMDGPU_IB_POOL_DIRECT, &ib);\n\tif (r)\n\t\treturn r;\n\n\tib.ptr[0] = PACKET3(PACKET3_SET_CONFIG_REG, 1);\n\tib.ptr[1] = mmSCRATCH_REG0 - PACKET3_SET_CONFIG_REG_START;\n\tib.ptr[2] = 0xDEADBEEF;\n\tib.length_dw = 3;\n\n\tr = amdgpu_ib_schedule(ring, 1, &ib, NULL, &f);\n\tif (r)\n\t\tgoto error;\n\n\tr = dma_fence_wait_timeout(f, false, timeout);\n\tif (r == 0) {\n\t\tr = -ETIMEDOUT;\n\t\tgoto error;\n\t} else if (r < 0) {\n\t\tgoto error;\n\t}\n\ttmp = RREG32(mmSCRATCH_REG0);\n\tif (tmp == 0xDEADBEEF)\n\t\tr = 0;\n\telse\n\t\tr = -EINVAL;\n\nerror:\n\tamdgpu_ib_free(adev, &ib, NULL);\n\tdma_fence_put(f);\n\treturn r;\n}\n\nstatic void gfx_v6_0_cp_gfx_enable(struct amdgpu_device *adev, bool enable)\n{\n\tif (enable) {\n\t\tWREG32(mmCP_ME_CNTL, 0);\n\t} else {\n\t\tWREG32(mmCP_ME_CNTL, (CP_ME_CNTL__ME_HALT_MASK |\n\t\t\t\t      CP_ME_CNTL__PFP_HALT_MASK |\n\t\t\t\t      CP_ME_CNTL__CE_HALT_MASK));\n\t\tWREG32(mmSCRATCH_UMSK, 0);\n\t}\n\tudelay(50);\n}\n\nstatic int gfx_v6_0_cp_gfx_load_microcode(struct amdgpu_device *adev)\n{\n\tunsigned i;\n\tconst struct gfx_firmware_header_v1_0 *pfp_hdr;\n\tconst struct gfx_firmware_header_v1_0 *ce_hdr;\n\tconst struct gfx_firmware_header_v1_0 *me_hdr;\n\tconst __le32 *fw_data;\n\tu32 fw_size;\n\n\tif (!adev->gfx.me_fw || !adev->gfx.pfp_fw || !adev->gfx.ce_fw)\n\t\treturn -EINVAL;\n\n\tgfx_v6_0_cp_gfx_enable(adev, false);\n\tpfp_hdr = (const struct gfx_firmware_header_v1_0 *)adev->gfx.pfp_fw->data;\n\tce_hdr = (const struct gfx_firmware_header_v1_0 *)adev->gfx.ce_fw->data;\n\tme_hdr = (const struct gfx_firmware_header_v1_0 *)adev->gfx.me_fw->data;\n\n\tamdgpu_ucode_print_gfx_hdr(&pfp_hdr->header);\n\tamdgpu_ucode_print_gfx_hdr(&ce_hdr->header);\n\tamdgpu_ucode_print_gfx_hdr(&me_hdr->header);\n\n\t \n\tfw_data = (const __le32 *)\n\t\t(adev->gfx.pfp_fw->data + le32_to_cpu(pfp_hdr->header.ucode_array_offset_bytes));\n\tfw_size = le32_to_cpu(pfp_hdr->header.ucode_size_bytes) / 4;\n\tWREG32(mmCP_PFP_UCODE_ADDR, 0);\n\tfor (i = 0; i < fw_size; i++)\n\t\tWREG32(mmCP_PFP_UCODE_DATA, le32_to_cpup(fw_data++));\n\tWREG32(mmCP_PFP_UCODE_ADDR, 0);\n\n\t \n\tfw_data = (const __le32 *)\n\t\t(adev->gfx.ce_fw->data + le32_to_cpu(ce_hdr->header.ucode_array_offset_bytes));\n\tfw_size = le32_to_cpu(ce_hdr->header.ucode_size_bytes) / 4;\n\tWREG32(mmCP_CE_UCODE_ADDR, 0);\n\tfor (i = 0; i < fw_size; i++)\n\t\tWREG32(mmCP_CE_UCODE_DATA, le32_to_cpup(fw_data++));\n\tWREG32(mmCP_CE_UCODE_ADDR, 0);\n\n\t \n\tfw_data = (const __be32 *)\n\t\t(adev->gfx.me_fw->data + le32_to_cpu(me_hdr->header.ucode_array_offset_bytes));\n\tfw_size = le32_to_cpu(me_hdr->header.ucode_size_bytes) / 4;\n\tWREG32(mmCP_ME_RAM_WADDR, 0);\n\tfor (i = 0; i < fw_size; i++)\n\t\tWREG32(mmCP_ME_RAM_DATA, le32_to_cpup(fw_data++));\n\tWREG32(mmCP_ME_RAM_WADDR, 0);\n\n\tWREG32(mmCP_PFP_UCODE_ADDR, 0);\n\tWREG32(mmCP_CE_UCODE_ADDR, 0);\n\tWREG32(mmCP_ME_RAM_WADDR, 0);\n\tWREG32(mmCP_ME_RAM_RADDR, 0);\n\treturn 0;\n}\n\nstatic int gfx_v6_0_cp_gfx_start(struct amdgpu_device *adev)\n{\n\tconst struct cs_section_def *sect = NULL;\n\tconst struct cs_extent_def *ext = NULL;\n\tstruct amdgpu_ring *ring = &adev->gfx.gfx_ring[0];\n\tint r, i;\n\n\tr = amdgpu_ring_alloc(ring, 7 + 4);\n\tif (r) {\n\t\tDRM_ERROR(\"amdgpu: cp failed to lock ring (%d).\\n\", r);\n\t\treturn r;\n\t}\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5));\n\tamdgpu_ring_write(ring, 0x1);\n\tamdgpu_ring_write(ring, 0x0);\n\tamdgpu_ring_write(ring, adev->gfx.config.max_hw_contexts - 1);\n\tamdgpu_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring, 0);\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_SET_BASE, 2));\n\tamdgpu_ring_write(ring, PACKET3_BASE_INDEX(CE_PARTITION_BASE));\n\tamdgpu_ring_write(ring, 0xc000);\n\tamdgpu_ring_write(ring, 0xe000);\n\tamdgpu_ring_commit(ring);\n\n\tgfx_v6_0_cp_gfx_enable(adev, true);\n\n\tr = amdgpu_ring_alloc(ring, gfx_v6_0_get_csb_size(adev) + 10);\n\tif (r) {\n\t\tDRM_ERROR(\"amdgpu: cp failed to lock ring (%d).\\n\", r);\n\t\treturn r;\n\t}\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));\n\tamdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);\n\n\tfor (sect = adev->gfx.rlc.cs_data; sect->section != NULL; ++sect) {\n\t\tfor (ext = sect->section; ext->extent != NULL; ++ext) {\n\t\t\tif (sect->id == SECT_CONTEXT) {\n\t\t\t\tamdgpu_ring_write(ring,\n\t\t\t\t\t\t  PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));\n\t\t\t\tamdgpu_ring_write(ring, ext->reg_index - PACKET3_SET_CONTEXT_REG_START);\n\t\t\t\tfor (i = 0; i < ext->reg_count; i++)\n\t\t\t\t\tamdgpu_ring_write(ring, ext->extent[i]);\n\t\t\t}\n\t\t}\n\t}\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));\n\tamdgpu_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE);\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0));\n\tamdgpu_ring_write(ring, 0);\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));\n\tamdgpu_ring_write(ring, 0x00000316);\n\tamdgpu_ring_write(ring, 0x0000000e);\n\tamdgpu_ring_write(ring, 0x00000010);\n\n\tamdgpu_ring_commit(ring);\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_cp_gfx_resume(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tu32 tmp;\n\tu32 rb_bufsz;\n\tint r;\n\tu64 rptr_addr;\n\n\tWREG32(mmCP_SEM_WAIT_TIMER, 0x0);\n\tWREG32(mmCP_SEM_INCOMPLETE_TIMER_CNTL, 0x0);\n\n\t \n\tWREG32(mmCP_RB_WPTR_DELAY, 0);\n\n\tWREG32(mmCP_DEBUG, 0);\n\tWREG32(mmSCRATCH_ADDR, 0);\n\n\t \n\t \n\tring = &adev->gfx.gfx_ring[0];\n\trb_bufsz = order_base_2(ring->ring_size / 8);\n\ttmp = (order_base_2(AMDGPU_GPU_PAGE_SIZE/8) << 8) | rb_bufsz;\n\n#ifdef __BIG_ENDIAN\n\ttmp |= BUF_SWAP_32BIT;\n#endif\n\tWREG32(mmCP_RB0_CNTL, tmp);\n\n\t \n\tWREG32(mmCP_RB0_CNTL, tmp | CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK);\n\tring->wptr = 0;\n\tWREG32(mmCP_RB0_WPTR, ring->wptr);\n\n\t \n\trptr_addr = ring->rptr_gpu_addr;\n\tWREG32(mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr));\n\tWREG32(mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF);\n\n\tWREG32(mmSCRATCH_UMSK, 0);\n\n\tmdelay(1);\n\tWREG32(mmCP_RB0_CNTL, tmp);\n\n\tWREG32(mmCP_RB0_BASE, ring->gpu_addr >> 8);\n\n\t \n\tgfx_v6_0_cp_gfx_start(adev);\n\tr = amdgpu_ring_test_helper(ring);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\nstatic u64 gfx_v6_0_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\treturn *ring->rptr_cpu_addr;\n}\n\nstatic u64 gfx_v6_0_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->gfx.gfx_ring[0])\n\t\treturn RREG32(mmCP_RB0_WPTR);\n\telse if (ring == &adev->gfx.compute_ring[0])\n\t\treturn RREG32(mmCP_RB1_WPTR);\n\telse if (ring == &adev->gfx.compute_ring[1])\n\t\treturn RREG32(mmCP_RB2_WPTR);\n\telse\n\t\tBUG();\n}\n\nstatic void gfx_v6_0_ring_set_wptr_gfx(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tWREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr));\n\t(void)RREG32(mmCP_RB0_WPTR);\n}\n\nstatic void gfx_v6_0_ring_set_wptr_compute(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->gfx.compute_ring[0]) {\n\t\tWREG32(mmCP_RB1_WPTR, lower_32_bits(ring->wptr));\n\t\t(void)RREG32(mmCP_RB1_WPTR);\n\t} else if (ring == &adev->gfx.compute_ring[1]) {\n\t\tWREG32(mmCP_RB2_WPTR, lower_32_bits(ring->wptr));\n\t\t(void)RREG32(mmCP_RB2_WPTR);\n\t} else {\n\t\tBUG();\n\t}\n\n}\n\nstatic int gfx_v6_0_cp_compute_resume(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tu32 tmp;\n\tu32 rb_bufsz;\n\tint i, r;\n\tu64 rptr_addr;\n\n\t \n\t \n\n\tring = &adev->gfx.compute_ring[0];\n\trb_bufsz = order_base_2(ring->ring_size / 8);\n\ttmp = (order_base_2(AMDGPU_GPU_PAGE_SIZE/8) << 8) | rb_bufsz;\n#ifdef __BIG_ENDIAN\n\ttmp |= BUF_SWAP_32BIT;\n#endif\n\tWREG32(mmCP_RB1_CNTL, tmp);\n\n\tWREG32(mmCP_RB1_CNTL, tmp | CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK);\n\tring->wptr = 0;\n\tWREG32(mmCP_RB1_WPTR, ring->wptr);\n\n\trptr_addr = ring->rptr_gpu_addr;\n\tWREG32(mmCP_RB1_RPTR_ADDR, lower_32_bits(rptr_addr));\n\tWREG32(mmCP_RB1_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF);\n\n\tmdelay(1);\n\tWREG32(mmCP_RB1_CNTL, tmp);\n\tWREG32(mmCP_RB1_BASE, ring->gpu_addr >> 8);\n\n\tring = &adev->gfx.compute_ring[1];\n\trb_bufsz = order_base_2(ring->ring_size / 8);\n\ttmp = (order_base_2(AMDGPU_GPU_PAGE_SIZE/8) << 8) | rb_bufsz;\n#ifdef __BIG_ENDIAN\n\ttmp |= BUF_SWAP_32BIT;\n#endif\n\tWREG32(mmCP_RB2_CNTL, tmp);\n\n\tWREG32(mmCP_RB2_CNTL, tmp | CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK);\n\tring->wptr = 0;\n\tWREG32(mmCP_RB2_WPTR, ring->wptr);\n\trptr_addr = ring->rptr_gpu_addr;\n\tWREG32(mmCP_RB2_RPTR_ADDR, lower_32_bits(rptr_addr));\n\tWREG32(mmCP_RB2_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF);\n\n\tmdelay(1);\n\tWREG32(mmCP_RB2_CNTL, tmp);\n\tWREG32(mmCP_RB2_BASE, ring->gpu_addr >> 8);\n\n\n\tfor (i = 0; i < 2; i++) {\n\t\tr = amdgpu_ring_test_helper(&adev->gfx.compute_ring[i]);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\treturn 0;\n}\n\nstatic void gfx_v6_0_cp_enable(struct amdgpu_device *adev, bool enable)\n{\n\tgfx_v6_0_cp_gfx_enable(adev, enable);\n}\n\nstatic int gfx_v6_0_cp_load_microcode(struct amdgpu_device *adev)\n{\n\treturn gfx_v6_0_cp_gfx_load_microcode(adev);\n}\n\nstatic void gfx_v6_0_enable_gui_idle_interrupt(struct amdgpu_device *adev,\n\t\t\t\t\t       bool enable)\n{\n\tu32 tmp = RREG32(mmCP_INT_CNTL_RING0);\n\tu32 mask;\n\tint i;\n\n\tif (enable)\n\t\ttmp |= (CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK |\n\t\t\tCP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK);\n\telse\n\t\ttmp &= ~(CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK |\n\t\t\t CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK);\n\tWREG32(mmCP_INT_CNTL_RING0, tmp);\n\n\tif (!enable) {\n\t\t \n\t\ttmp = RREG32(mmDB_DEPTH_INFO);\n\n\t\tmask = RLC_BUSY_STATUS | GFX_POWER_STATUS | GFX_CLOCK_STATUS | GFX_LS_STATUS;\n\t\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\t\tif ((RREG32(mmRLC_STAT) & mask) == (GFX_CLOCK_STATUS | GFX_POWER_STATUS))\n\t\t\t\tbreak;\n\t\t\tudelay(1);\n\t\t}\n\t}\n}\n\nstatic int gfx_v6_0_cp_resume(struct amdgpu_device *adev)\n{\n\tint r;\n\n\tgfx_v6_0_enable_gui_idle_interrupt(adev, false);\n\n\tr = gfx_v6_0_cp_load_microcode(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = gfx_v6_0_cp_gfx_resume(adev);\n\tif (r)\n\t\treturn r;\n\tr = gfx_v6_0_cp_compute_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tgfx_v6_0_enable_gui_idle_interrupt(adev, true);\n\n\treturn 0;\n}\n\nstatic void gfx_v6_0_ring_emit_pipeline_sync(struct amdgpu_ring *ring)\n{\n\tint usepfp = (ring->funcs->type == AMDGPU_RING_TYPE_GFX);\n\tuint32_t seq = ring->fence_drv.sync_seq;\n\tuint64_t addr = ring->fence_drv.gpu_addr;\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5));\n\tamdgpu_ring_write(ring, (WAIT_REG_MEM_MEM_SPACE(1) |  \n\t\t\t\t WAIT_REG_MEM_FUNCTION(3) |  \n\t\t\t\t WAIT_REG_MEM_ENGINE(usepfp)));    \n\tamdgpu_ring_write(ring, addr & 0xfffffffc);\n\tamdgpu_ring_write(ring, upper_32_bits(addr) & 0xffffffff);\n\tamdgpu_ring_write(ring, seq);\n\tamdgpu_ring_write(ring, 0xffffffff);\n\tamdgpu_ring_write(ring, 4);  \n\n\tif (usepfp) {\n\t\t \n\t\tamdgpu_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t\tamdgpu_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t}\n}\n\nstatic void gfx_v6_0_ring_emit_vm_flush(struct amdgpu_ring *ring,\n\t\t\t\t\tunsigned vmid, uint64_t pd_addr)\n{\n\tint usepfp = (ring->funcs->type == AMDGPU_RING_TYPE_GFX);\n\n\tamdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);\n\n\t \n\tamdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5));\n\tamdgpu_ring_write(ring, (WAIT_REG_MEM_FUNCTION(0) |   \n\t\t\t\t WAIT_REG_MEM_ENGINE(0)));  \n\tamdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST);\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring, 0);  \n\tamdgpu_ring_write(ring, 0);  \n\tamdgpu_ring_write(ring, 0x20);  \n\n\tif (usepfp) {\n\t\t \n\t\tamdgpu_ring_write(ring, PACKET3(PACKET3_PFP_SYNC_ME, 0));\n\t\tamdgpu_ring_write(ring, 0x0);\n\n\t\t \n\t\tamdgpu_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t\tamdgpu_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t}\n}\n\nstatic void gfx_v6_0_ring_emit_wreg(struct amdgpu_ring *ring,\n\t\t\t\t    uint32_t reg, uint32_t val)\n{\n\tint usepfp = (ring->funcs->type == AMDGPU_RING_TYPE_GFX);\n\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));\n\tamdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(usepfp) |\n\t\t\t\t WRITE_DATA_DST_SEL(0)));\n\tamdgpu_ring_write(ring, reg);\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring, val);\n}\n\nstatic int gfx_v6_0_rlc_init(struct amdgpu_device *adev)\n{\n\tconst u32 *src_ptr;\n\tvolatile u32 *dst_ptr;\n\tu32 dws;\n\tu64 reg_list_mc_addr;\n\tconst struct cs_section_def *cs_data;\n\tint r;\n\n\tadev->gfx.rlc.reg_list = verde_rlc_save_restore_register_list;\n\tadev->gfx.rlc.reg_list_size =\n\t\t\t(u32)ARRAY_SIZE(verde_rlc_save_restore_register_list);\n\n\tadev->gfx.rlc.cs_data = si_cs_data;\n\tsrc_ptr = adev->gfx.rlc.reg_list;\n\tdws = adev->gfx.rlc.reg_list_size;\n\tcs_data = adev->gfx.rlc.cs_data;\n\n\tif (src_ptr) {\n\t\t \n\t\tr = amdgpu_gfx_rlc_init_sr(adev, dws);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tif (cs_data) {\n\t\t \n\t\tadev->gfx.rlc.clear_state_size = gfx_v6_0_get_csb_size(adev);\n\t\tdws = adev->gfx.rlc.clear_state_size + (256 / 4);\n\n\t\tr = amdgpu_bo_create_reserved(adev, dws * 4, PAGE_SIZE,\n\t\t\t\t\t      AMDGPU_GEM_DOMAIN_VRAM |\n\t\t\t\t\t      AMDGPU_GEM_DOMAIN_GTT,\n\t\t\t\t\t      &adev->gfx.rlc.clear_state_obj,\n\t\t\t\t\t      &adev->gfx.rlc.clear_state_gpu_addr,\n\t\t\t\t\t      (void **)&adev->gfx.rlc.cs_ptr);\n\t\tif (r) {\n\t\t\tdev_warn(adev->dev, \"(%d) create RLC c bo failed\\n\", r);\n\t\t\tamdgpu_gfx_rlc_fini(adev);\n\t\t\treturn r;\n\t\t}\n\n\t\t \n\t\tdst_ptr = adev->gfx.rlc.cs_ptr;\n\t\treg_list_mc_addr = adev->gfx.rlc.clear_state_gpu_addr + 256;\n\t\tdst_ptr[0] = cpu_to_le32(upper_32_bits(reg_list_mc_addr));\n\t\tdst_ptr[1] = cpu_to_le32(lower_32_bits(reg_list_mc_addr));\n\t\tdst_ptr[2] = cpu_to_le32(adev->gfx.rlc.clear_state_size);\n\t\tgfx_v6_0_get_csb_buffer(adev, &dst_ptr[(256/4)]);\n\t\tamdgpu_bo_kunmap(adev->gfx.rlc.clear_state_obj);\n\t\tamdgpu_bo_unreserve(adev->gfx.rlc.clear_state_obj);\n\t}\n\n\treturn 0;\n}\n\nstatic void gfx_v6_0_enable_lbpw(struct amdgpu_device *adev, bool enable)\n{\n\tWREG32_FIELD(RLC_LB_CNTL, LOAD_BALANCE_ENABLE, enable ? 1 : 0);\n\n\tif (!enable) {\n\t\tgfx_v6_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);\n\t\tWREG32(mmSPI_LB_CU_MASK, 0x00ff);\n\t}\n}\n\nstatic void gfx_v6_0_wait_for_rlc_serdes(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\tif (RREG32(mmRLC_SERDES_MASTER_BUSY_0) == 0)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\tif (RREG32(mmRLC_SERDES_MASTER_BUSY_1) == 0)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n}\n\nstatic void gfx_v6_0_update_rlc(struct amdgpu_device *adev, u32 rlc)\n{\n\tu32 tmp;\n\n\ttmp = RREG32(mmRLC_CNTL);\n\tif (tmp != rlc)\n\t\tWREG32(mmRLC_CNTL, rlc);\n}\n\nstatic u32 gfx_v6_0_halt_rlc(struct amdgpu_device *adev)\n{\n\tu32 data, orig;\n\n\torig = data = RREG32(mmRLC_CNTL);\n\n\tif (data & RLC_CNTL__RLC_ENABLE_F32_MASK) {\n\t\tdata &= ~RLC_CNTL__RLC_ENABLE_F32_MASK;\n\t\tWREG32(mmRLC_CNTL, data);\n\n\t\tgfx_v6_0_wait_for_rlc_serdes(adev);\n\t}\n\n\treturn orig;\n}\n\nstatic void gfx_v6_0_rlc_stop(struct amdgpu_device *adev)\n{\n\tWREG32(mmRLC_CNTL, 0);\n\n\tgfx_v6_0_enable_gui_idle_interrupt(adev, false);\n\tgfx_v6_0_wait_for_rlc_serdes(adev);\n}\n\nstatic void gfx_v6_0_rlc_start(struct amdgpu_device *adev)\n{\n\tWREG32(mmRLC_CNTL, RLC_CNTL__RLC_ENABLE_F32_MASK);\n\n\tgfx_v6_0_enable_gui_idle_interrupt(adev, true);\n\n\tudelay(50);\n}\n\nstatic void gfx_v6_0_rlc_reset(struct amdgpu_device *adev)\n{\n\tWREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 1);\n\tudelay(50);\n\tWREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 0);\n\tudelay(50);\n}\n\nstatic bool gfx_v6_0_lbpw_supported(struct amdgpu_device *adev)\n{\n\tu32 tmp;\n\n\t \n\ttmp = RREG32(mmMC_SEQ_MISC0);\n\tif ((tmp & 0xF0000000) == 0xB0000000)\n\t\treturn true;\n\treturn false;\n}\n\nstatic void gfx_v6_0_init_cg(struct amdgpu_device *adev)\n{\n}\n\nstatic int gfx_v6_0_rlc_resume(struct amdgpu_device *adev)\n{\n\tu32 i;\n\tconst struct rlc_firmware_header_v1_0 *hdr;\n\tconst __le32 *fw_data;\n\tu32 fw_size;\n\n\n\tif (!adev->gfx.rlc_fw)\n\t\treturn -EINVAL;\n\n\tadev->gfx.rlc.funcs->stop(adev);\n\tadev->gfx.rlc.funcs->reset(adev);\n\tgfx_v6_0_init_pg(adev);\n\tgfx_v6_0_init_cg(adev);\n\n\tWREG32(mmRLC_RL_BASE, 0);\n\tWREG32(mmRLC_RL_SIZE, 0);\n\tWREG32(mmRLC_LB_CNTL, 0);\n\tWREG32(mmRLC_LB_CNTR_MAX, 0xffffffff);\n\tWREG32(mmRLC_LB_CNTR_INIT, 0);\n\tWREG32(mmRLC_LB_INIT_CU_MASK, 0xffffffff);\n\n\tWREG32(mmRLC_MC_CNTL, 0);\n\tWREG32(mmRLC_UCODE_CNTL, 0);\n\n\thdr = (const struct rlc_firmware_header_v1_0 *)adev->gfx.rlc_fw->data;\n\tfw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;\n\tfw_data = (const __le32 *)\n\t\t(adev->gfx.rlc_fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));\n\n\tamdgpu_ucode_print_rlc_hdr(&hdr->header);\n\n\tfor (i = 0; i < fw_size; i++) {\n\t\tWREG32(mmRLC_UCODE_ADDR, i);\n\t\tWREG32(mmRLC_UCODE_DATA, le32_to_cpup(fw_data++));\n\t}\n\tWREG32(mmRLC_UCODE_ADDR, 0);\n\n\tgfx_v6_0_enable_lbpw(adev, gfx_v6_0_lbpw_supported(adev));\n\tadev->gfx.rlc.funcs->start(adev);\n\n\treturn 0;\n}\n\nstatic void gfx_v6_0_enable_cgcg(struct amdgpu_device *adev, bool enable)\n{\n\tu32 data, orig, tmp;\n\n\torig = data = RREG32(mmRLC_CGCG_CGLS_CTRL);\n\n\tif (enable && (adev->cg_flags & AMD_CG_SUPPORT_GFX_CGCG)) {\n\t\tgfx_v6_0_enable_gui_idle_interrupt(adev, true);\n\n\t\tWREG32(mmRLC_GCPM_GENERAL_3, 0x00000080);\n\n\t\ttmp = gfx_v6_0_halt_rlc(adev);\n\n\t\tWREG32(mmRLC_SERDES_WR_MASTER_MASK_0, 0xffffffff);\n\t\tWREG32(mmRLC_SERDES_WR_MASTER_MASK_1, 0xffffffff);\n\t\tWREG32(mmRLC_SERDES_WR_CTRL, 0x00b000ff);\n\n\t\tgfx_v6_0_wait_for_rlc_serdes(adev);\n\t\tgfx_v6_0_update_rlc(adev, tmp);\n\n\t\tWREG32(mmRLC_SERDES_WR_CTRL, 0x007000ff);\n\n\t\tdata |= RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK | RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK;\n\t} else {\n\t\tgfx_v6_0_enable_gui_idle_interrupt(adev, false);\n\n\t\tRREG32(mmCB_CGTT_SCLK_CTRL);\n\t\tRREG32(mmCB_CGTT_SCLK_CTRL);\n\t\tRREG32(mmCB_CGTT_SCLK_CTRL);\n\t\tRREG32(mmCB_CGTT_SCLK_CTRL);\n\n\t\tdata &= ~(RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK | RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK);\n\t}\n\n\tif (orig != data)\n\t\tWREG32(mmRLC_CGCG_CGLS_CTRL, data);\n\n}\n\nstatic void gfx_v6_0_enable_mgcg(struct amdgpu_device *adev, bool enable)\n{\n\n\tu32 data, orig, tmp = 0;\n\n\tif (enable && (adev->cg_flags & AMD_CG_SUPPORT_GFX_MGCG)) {\n\t\torig = data = RREG32(mmCGTS_SM_CTRL_REG);\n\t\tdata = 0x96940200;\n\t\tif (orig != data)\n\t\t\tWREG32(mmCGTS_SM_CTRL_REG, data);\n\n\t\tif (adev->cg_flags & AMD_CG_SUPPORT_GFX_CP_LS) {\n\t\t\torig = data = RREG32(mmCP_MEM_SLP_CNTL);\n\t\t\tdata |= CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK;\n\t\t\tif (orig != data)\n\t\t\t\tWREG32(mmCP_MEM_SLP_CNTL, data);\n\t\t}\n\n\t\torig = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE);\n\t\tdata &= 0xffffffc0;\n\t\tif (orig != data)\n\t\t\tWREG32(mmRLC_CGTT_MGCG_OVERRIDE, data);\n\n\t\ttmp = gfx_v6_0_halt_rlc(adev);\n\n\t\tWREG32(mmRLC_SERDES_WR_MASTER_MASK_0, 0xffffffff);\n\t\tWREG32(mmRLC_SERDES_WR_MASTER_MASK_1, 0xffffffff);\n\t\tWREG32(mmRLC_SERDES_WR_CTRL, 0x00d000ff);\n\n\t\tgfx_v6_0_update_rlc(adev, tmp);\n\t} else {\n\t\torig = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE);\n\t\tdata |= 0x00000003;\n\t\tif (orig != data)\n\t\t\tWREG32(mmRLC_CGTT_MGCG_OVERRIDE, data);\n\n\t\tdata = RREG32(mmCP_MEM_SLP_CNTL);\n\t\tif (data & CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK) {\n\t\t\tdata &= ~CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK;\n\t\t\tWREG32(mmCP_MEM_SLP_CNTL, data);\n\t\t}\n\t\torig = data = RREG32(mmCGTS_SM_CTRL_REG);\n\t\tdata |= CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK | CGTS_SM_CTRL_REG__OVERRIDE_MASK;\n\t\tif (orig != data)\n\t\t\tWREG32(mmCGTS_SM_CTRL_REG, data);\n\n\t\ttmp = gfx_v6_0_halt_rlc(adev);\n\n\t\tWREG32(mmRLC_SERDES_WR_MASTER_MASK_0, 0xffffffff);\n\t\tWREG32(mmRLC_SERDES_WR_MASTER_MASK_1, 0xffffffff);\n\t\tWREG32(mmRLC_SERDES_WR_CTRL, 0x00e000ff);\n\n\t\tgfx_v6_0_update_rlc(adev, tmp);\n\t}\n}\n \n\nstatic void gfx_v6_0_enable_sclk_slowdown_on_pu(struct amdgpu_device *adev,\n\t\t\t\t\t\tbool enable)\n{\n}\n\nstatic void gfx_v6_0_enable_sclk_slowdown_on_pd(struct amdgpu_device *adev,\n\t\t\t\t\t\tbool enable)\n{\n}\n\nstatic void gfx_v6_0_enable_cp_pg(struct amdgpu_device *adev, bool enable)\n{\n\tu32 data, orig;\n\n\torig = data = RREG32(mmRLC_PG_CNTL);\n\tif (enable && (adev->pg_flags & AMD_PG_SUPPORT_CP))\n\t\tdata &= ~0x8000;\n\telse\n\t\tdata |= 0x8000;\n\tif (orig != data)\n\t\tWREG32(mmRLC_PG_CNTL, data);\n}\n\nstatic void gfx_v6_0_enable_gds_pg(struct amdgpu_device *adev, bool enable)\n{\n}\n \nstatic void gfx_v6_0_enable_gfx_cgpg(struct amdgpu_device *adev,\n\t\t\t\t     bool enable)\n{\n\tif (enable && (adev->pg_flags & AMD_PG_SUPPORT_GFX_PG)) {\n\t\tWREG32(mmRLC_TTOP_D, RLC_PUD(0x10) | RLC_PDD(0x10) | RLC_TTPD(0x10) | RLC_MSD(0x10));\n\t\tWREG32_FIELD(RLC_PG_CNTL, GFX_POWER_GATING_ENABLE, 1);\n\t\tWREG32_FIELD(RLC_AUTO_PG_CTRL, AUTO_PG_EN, 1);\n\t} else {\n\t\tWREG32_FIELD(RLC_AUTO_PG_CTRL, AUTO_PG_EN, 0);\n\t\t(void)RREG32(mmDB_RENDER_CONTROL);\n\t}\n}\n\nstatic void gfx_v6_0_init_ao_cu_mask(struct amdgpu_device *adev)\n{\n\tu32 tmp;\n\n\tWREG32(mmRLC_PG_ALWAYS_ON_CU_MASK, adev->gfx.cu_info.ao_cu_mask);\n\n\ttmp = RREG32(mmRLC_MAX_PG_CU);\n\ttmp &= ~RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK;\n\ttmp |= (adev->gfx.cu_info.number << RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT);\n\tWREG32(mmRLC_MAX_PG_CU, tmp);\n}\n\nstatic void gfx_v6_0_enable_gfx_static_mgpg(struct amdgpu_device *adev,\n\t\t\t\t\t    bool enable)\n{\n\tu32 data, orig;\n\n\torig = data = RREG32(mmRLC_PG_CNTL);\n\tif (enable && (adev->pg_flags & AMD_PG_SUPPORT_GFX_SMG))\n\t\tdata |= RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK;\n\telse\n\t\tdata &= ~RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK;\n\tif (orig != data)\n\t\tWREG32(mmRLC_PG_CNTL, data);\n}\n\nstatic void gfx_v6_0_enable_gfx_dynamic_mgpg(struct amdgpu_device *adev,\n\t\t\t\t\t     bool enable)\n{\n\tu32 data, orig;\n\n\torig = data = RREG32(mmRLC_PG_CNTL);\n\tif (enable && (adev->pg_flags & AMD_PG_SUPPORT_GFX_DMG))\n\t\tdata |= RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK;\n\telse\n\t\tdata &= ~RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK;\n\tif (orig != data)\n\t\tWREG32(mmRLC_PG_CNTL, data);\n}\n\nstatic void gfx_v6_0_init_gfx_cgpg(struct amdgpu_device *adev)\n{\n\tu32 tmp;\n\n\tWREG32(mmRLC_SAVE_AND_RESTORE_BASE, adev->gfx.rlc.save_restore_gpu_addr >> 8);\n\tWREG32_FIELD(RLC_PG_CNTL, GFX_POWER_GATING_SRC, 1);\n\tWREG32(mmRLC_CLEAR_STATE_RESTORE_BASE, adev->gfx.rlc.clear_state_gpu_addr >> 8);\n\n\ttmp = RREG32(mmRLC_AUTO_PG_CTRL);\n\ttmp &= ~RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK;\n\ttmp |= (0x700 << RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT);\n\ttmp &= ~RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK;\n\tWREG32(mmRLC_AUTO_PG_CTRL, tmp);\n}\n\nstatic void gfx_v6_0_update_gfx_pg(struct amdgpu_device *adev, bool enable)\n{\n\tgfx_v6_0_enable_gfx_cgpg(adev, enable);\n\tgfx_v6_0_enable_gfx_static_mgpg(adev, enable);\n\tgfx_v6_0_enable_gfx_dynamic_mgpg(adev, enable);\n}\n\nstatic u32 gfx_v6_0_get_csb_size(struct amdgpu_device *adev)\n{\n\tu32 count = 0;\n\tconst struct cs_section_def *sect = NULL;\n\tconst struct cs_extent_def *ext = NULL;\n\n\tif (adev->gfx.rlc.cs_data == NULL)\n\t\treturn 0;\n\n\t \n\tcount += 2;\n\t \n\tcount += 3;\n\n\tfor (sect = adev->gfx.rlc.cs_data; sect->section != NULL; ++sect) {\n\t\tfor (ext = sect->section; ext->extent != NULL; ++ext) {\n\t\t\tif (sect->id == SECT_CONTEXT)\n\t\t\t\tcount += 2 + ext->reg_count;\n\t\t\telse\n\t\t\t\treturn 0;\n\t\t}\n\t}\n\t \n\tcount += 3;\n\t \n\tcount += 2;\n\t \n\tcount += 2;\n\n\treturn count;\n}\n\nstatic void gfx_v6_0_get_csb_buffer(struct amdgpu_device *adev,\n\t\t\t\t    volatile u32 *buffer)\n{\n\tu32 count = 0, i;\n\tconst struct cs_section_def *sect = NULL;\n\tconst struct cs_extent_def *ext = NULL;\n\n\tif (adev->gfx.rlc.cs_data == NULL)\n\t\treturn;\n\tif (buffer == NULL)\n\t\treturn;\n\n\tbuffer[count++] = cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL, 0));\n\tbuffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);\n\tbuffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1));\n\tbuffer[count++] = cpu_to_le32(0x80000000);\n\tbuffer[count++] = cpu_to_le32(0x80000000);\n\n\tfor (sect = adev->gfx.rlc.cs_data; sect->section != NULL; ++sect) {\n\t\tfor (ext = sect->section; ext->extent != NULL; ++ext) {\n\t\t\tif (sect->id == SECT_CONTEXT) {\n\t\t\t\tbuffer[count++] =\n\t\t\t\t\tcpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));\n\t\t\t\tbuffer[count++] = cpu_to_le32(ext->reg_index - 0xa000);\n\t\t\t\tfor (i = 0; i < ext->reg_count; i++)\n\t\t\t\t\tbuffer[count++] = cpu_to_le32(ext->extent[i]);\n\t\t\t} else {\n\t\t\t\treturn;\n\t\t\t}\n\t\t}\n\t}\n\n\tbuffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));\n\tbuffer[count++] = cpu_to_le32(mmPA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);\n\tbuffer[count++] = cpu_to_le32(adev->gfx.config.rb_config[0][0].raster_config);\n\n\tbuffer[count++] = cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL, 0));\n\tbuffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_END_CLEAR_STATE);\n\n\tbuffer[count++] = cpu_to_le32(PACKET3(PACKET3_CLEAR_STATE, 0));\n\tbuffer[count++] = cpu_to_le32(0);\n}\n\nstatic void gfx_v6_0_init_pg(struct amdgpu_device *adev)\n{\n\tif (adev->pg_flags & (AMD_PG_SUPPORT_GFX_PG |\n\t\t\t      AMD_PG_SUPPORT_GFX_SMG |\n\t\t\t      AMD_PG_SUPPORT_GFX_DMG |\n\t\t\t      AMD_PG_SUPPORT_CP |\n\t\t\t      AMD_PG_SUPPORT_GDS |\n\t\t\t      AMD_PG_SUPPORT_RLC_SMU_HS)) {\n\t\tgfx_v6_0_enable_sclk_slowdown_on_pu(adev, true);\n\t\tgfx_v6_0_enable_sclk_slowdown_on_pd(adev, true);\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_GFX_PG) {\n\t\t\tgfx_v6_0_init_gfx_cgpg(adev);\n\t\t\tgfx_v6_0_enable_cp_pg(adev, true);\n\t\t\tgfx_v6_0_enable_gds_pg(adev, true);\n\t\t} else {\n\t\t\tWREG32(mmRLC_SAVE_AND_RESTORE_BASE, adev->gfx.rlc.save_restore_gpu_addr >> 8);\n\t\t\tWREG32(mmRLC_CLEAR_STATE_RESTORE_BASE, adev->gfx.rlc.clear_state_gpu_addr >> 8);\n\n\t\t}\n\t\tgfx_v6_0_init_ao_cu_mask(adev);\n\t\tgfx_v6_0_update_gfx_pg(adev, true);\n\t} else {\n\n\t\tWREG32(mmRLC_SAVE_AND_RESTORE_BASE, adev->gfx.rlc.save_restore_gpu_addr >> 8);\n\t\tWREG32(mmRLC_CLEAR_STATE_RESTORE_BASE, adev->gfx.rlc.clear_state_gpu_addr >> 8);\n\t}\n}\n\nstatic void gfx_v6_0_fini_pg(struct amdgpu_device *adev)\n{\n\tif (adev->pg_flags & (AMD_PG_SUPPORT_GFX_PG |\n\t\t\t      AMD_PG_SUPPORT_GFX_SMG |\n\t\t\t      AMD_PG_SUPPORT_GFX_DMG |\n\t\t\t      AMD_PG_SUPPORT_CP |\n\t\t\t      AMD_PG_SUPPORT_GDS |\n\t\t\t      AMD_PG_SUPPORT_RLC_SMU_HS)) {\n\t\tgfx_v6_0_update_gfx_pg(adev, false);\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_GFX_PG) {\n\t\t\tgfx_v6_0_enable_cp_pg(adev, false);\n\t\t\tgfx_v6_0_enable_gds_pg(adev, false);\n\t\t}\n\t}\n}\n\nstatic uint64_t gfx_v6_0_get_gpu_clock_counter(struct amdgpu_device *adev)\n{\n\tuint64_t clock;\n\n\tmutex_lock(&adev->gfx.gpu_clock_mutex);\n\tWREG32(mmRLC_CAPTURE_GPU_CLOCK_COUNT, 1);\n\tclock = (uint64_t)RREG32(mmRLC_GPU_CLOCK_COUNT_LSB) |\n\t        ((uint64_t)RREG32(mmRLC_GPU_CLOCK_COUNT_MSB) << 32ULL);\n\tmutex_unlock(&adev->gfx.gpu_clock_mutex);\n\treturn clock;\n}\n\nstatic void gfx_v6_ring_emit_cntxcntl(struct amdgpu_ring *ring, uint32_t flags)\n{\n\tif (flags & AMDGPU_HAVE_CTX_SWITCH)\n\t\tgfx_v6_0_ring_emit_vgt_flush(ring);\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1));\n\tamdgpu_ring_write(ring, 0x80000000);\n\tamdgpu_ring_write(ring, 0);\n}\n\n\nstatic uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t address)\n{\n\tWREG32(mmSQ_IND_INDEX,\n\t\t(wave << SQ_IND_INDEX__WAVE_ID__SHIFT) |\n\t\t(simd << SQ_IND_INDEX__SIMD_ID__SHIFT) |\n\t\t(address << SQ_IND_INDEX__INDEX__SHIFT) |\n\t\t(SQ_IND_INDEX__FORCE_READ_MASK));\n\treturn RREG32(mmSQ_IND_DATA);\n}\n\nstatic void wave_read_regs(struct amdgpu_device *adev, uint32_t simd,\n\t\t\t   uint32_t wave, uint32_t thread,\n\t\t\t   uint32_t regno, uint32_t num, uint32_t *out)\n{\n\tWREG32(mmSQ_IND_INDEX,\n\t\t(wave << SQ_IND_INDEX__WAVE_ID__SHIFT) |\n\t\t(simd << SQ_IND_INDEX__SIMD_ID__SHIFT) |\n\t\t(regno << SQ_IND_INDEX__INDEX__SHIFT) |\n\t\t(thread << SQ_IND_INDEX__THREAD_ID__SHIFT) |\n\t\t(SQ_IND_INDEX__FORCE_READ_MASK) |\n\t\t(SQ_IND_INDEX__AUTO_INCR_MASK));\n\twhile (num--)\n\t\t*(out++) = RREG32(mmSQ_IND_DATA);\n}\n\nstatic void gfx_v6_0_read_wave_data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uint32_t wave, uint32_t *dst, int *no_fields)\n{\n\t \n\tdst[(*no_fields)++] = 0;\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_HW_ID);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW0);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_LDS_ALLOC);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_TRAPSTS);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_IB_STS);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_TBA_LO);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_TBA_HI);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_TMA_LO);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_TMA_HI);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_IB_DBG0);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_M0);\n\tdst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_MODE);\n}\n\nstatic void gfx_v6_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd,\n\t\t\t\t     uint32_t wave, uint32_t start,\n\t\t\t\t     uint32_t size, uint32_t *dst)\n{\n\twave_read_regs(\n\t\tadev, simd, wave, 0,\n\t\tstart + SQIND_WAVE_SGPRS_OFFSET, size, dst);\n}\n\nstatic void gfx_v6_0_select_me_pipe_q(struct amdgpu_device *adev,\n\t\t\t\t  u32 me, u32 pipe, u32 q, u32 vm, u32 xcc_id)\n{\n\tDRM_INFO(\"Not implemented\\n\");\n}\n\nstatic const struct amdgpu_gfx_funcs gfx_v6_0_gfx_funcs = {\n\t.get_gpu_clock_counter = &gfx_v6_0_get_gpu_clock_counter,\n\t.select_se_sh = &gfx_v6_0_select_se_sh,\n\t.read_wave_data = &gfx_v6_0_read_wave_data,\n\t.read_wave_sgprs = &gfx_v6_0_read_wave_sgprs,\n\t.select_me_pipe_q = &gfx_v6_0_select_me_pipe_q\n};\n\nstatic const struct amdgpu_rlc_funcs gfx_v6_0_rlc_funcs = {\n\t.init = gfx_v6_0_rlc_init,\n\t.resume = gfx_v6_0_rlc_resume,\n\t.stop = gfx_v6_0_rlc_stop,\n\t.reset = gfx_v6_0_rlc_reset,\n\t.start = gfx_v6_0_rlc_start\n};\n\nstatic int gfx_v6_0_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tadev->gfx.xcc_mask = 1;\n\tadev->gfx.num_gfx_rings = GFX6_NUM_GFX_RINGS;\n\tadev->gfx.num_compute_rings = min(amdgpu_gfx_get_num_kcq(adev),\n\t\t\t\t\t  GFX6_NUM_COMPUTE_RINGS);\n\tadev->gfx.funcs = &gfx_v6_0_gfx_funcs;\n\tadev->gfx.rlc.funcs = &gfx_v6_0_rlc_funcs;\n\tgfx_v6_0_set_ring_funcs(adev);\n\tgfx_v6_0_set_irq_funcs(adev);\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_sw_init(void *handle)\n{\n\tstruct amdgpu_ring *ring;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, r;\n\n\tr = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 181, &adev->gfx.eop_irq);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 184, &adev->gfx.priv_reg_irq);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 185, &adev->gfx.priv_inst_irq);\n\tif (r)\n\t\treturn r;\n\n\tr = gfx_v6_0_init_microcode(adev);\n\tif (r) {\n\t\tDRM_ERROR(\"Failed to load gfx firmware!\\n\");\n\t\treturn r;\n\t}\n\n\tr = adev->gfx.rlc.funcs->init(adev);\n\tif (r) {\n\t\tDRM_ERROR(\"Failed to init rlc BOs!\\n\");\n\t\treturn r;\n\t}\n\n\tfor (i = 0; i < adev->gfx.num_gfx_rings; i++) {\n\t\tring = &adev->gfx.gfx_ring[i];\n\t\tring->ring_obj = NULL;\n\t\tsprintf(ring->name, \"gfx\");\n\t\tr = amdgpu_ring_init(adev, ring, 2048,\n\t\t\t\t     &adev->gfx.eop_irq,\n\t\t\t\t     AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP,\n\t\t\t\t     AMDGPU_RING_PRIO_DEFAULT, NULL);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tfor (i = 0; i < adev->gfx.num_compute_rings; i++) {\n\t\tunsigned irq_type;\n\n\t\tif ((i >= 32) || (i >= AMDGPU_MAX_COMPUTE_RINGS)) {\n\t\t\tDRM_ERROR(\"Too many (%d) compute rings!\\n\", i);\n\t\t\tbreak;\n\t\t}\n\t\tring = &adev->gfx.compute_ring[i];\n\t\tring->ring_obj = NULL;\n\t\tring->use_doorbell = false;\n\t\tring->doorbell_index = 0;\n\t\tring->me = 1;\n\t\tring->pipe = i;\n\t\tring->queue = i;\n\t\tsprintf(ring->name, \"comp_%d.%d.%d\", ring->me, ring->pipe, ring->queue);\n\t\tirq_type = AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP + ring->pipe;\n\t\tr = amdgpu_ring_init(adev, ring, 1024,\n\t\t\t\t     &adev->gfx.eop_irq, irq_type,\n\t\t\t\t     AMDGPU_RING_PRIO_DEFAULT, NULL);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\treturn r;\n}\n\nstatic int gfx_v6_0_sw_fini(void *handle)\n{\n\tint i;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tfor (i = 0; i < adev->gfx.num_gfx_rings; i++)\n\t\tamdgpu_ring_fini(&adev->gfx.gfx_ring[i]);\n\tfor (i = 0; i < adev->gfx.num_compute_rings; i++)\n\t\tamdgpu_ring_fini(&adev->gfx.compute_ring[i]);\n\n\tamdgpu_gfx_rlc_fini(adev);\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_hw_init(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tgfx_v6_0_constants_init(adev);\n\n\tr = adev->gfx.rlc.funcs->resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = gfx_v6_0_cp_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tadev->gfx.ce_ram_size = 0x8000;\n\n\treturn r;\n}\n\nstatic int gfx_v6_0_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tgfx_v6_0_cp_enable(adev, false);\n\tadev->gfx.rlc.funcs->stop(adev);\n\tgfx_v6_0_fini_pg(adev);\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_suspend(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\treturn gfx_v6_0_hw_fini(adev);\n}\n\nstatic int gfx_v6_0_resume(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\treturn gfx_v6_0_hw_init(adev);\n}\n\nstatic bool gfx_v6_0_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (RREG32(mmGRBM_STATUS) & GRBM_STATUS__GUI_ACTIVE_MASK)\n\t\treturn false;\n\telse\n\t\treturn true;\n}\n\nstatic int gfx_v6_0_wait_for_idle(void *handle)\n{\n\tunsigned i;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\tif (gfx_v6_0_is_idle(handle))\n\t\t\treturn 0;\n\t\tudelay(1);\n\t}\n\treturn -ETIMEDOUT;\n}\n\nstatic int gfx_v6_0_soft_reset(void *handle)\n{\n\treturn 0;\n}\n\nstatic void gfx_v6_0_set_gfx_eop_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\t\t enum amdgpu_interrupt_state state)\n{\n\tu32 cp_int_cntl;\n\n\tswitch (state) {\n\tcase AMDGPU_IRQ_STATE_DISABLE:\n\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING0);\n\t\tcp_int_cntl &= ~CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK;\n\t\tWREG32(mmCP_INT_CNTL_RING0, cp_int_cntl);\n\t\tbreak;\n\tcase AMDGPU_IRQ_STATE_ENABLE:\n\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING0);\n\t\tcp_int_cntl |= CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK;\n\t\tWREG32(mmCP_INT_CNTL_RING0, cp_int_cntl);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic void gfx_v6_0_set_compute_eop_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\t\t     int ring,\n\t\t\t\t\t\t     enum amdgpu_interrupt_state state)\n{\n\tu32 cp_int_cntl;\n\tswitch (state){\n\tcase AMDGPU_IRQ_STATE_DISABLE:\n\t\tif (ring == 0) {\n\t\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING1);\n\t\t\tcp_int_cntl &= ~CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK;\n\t\t\tWREG32(mmCP_INT_CNTL_RING1, cp_int_cntl);\n\t\t\tbreak;\n\t\t} else {\n\t\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING2);\n\t\t\tcp_int_cntl &= ~CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK;\n\t\t\tWREG32(mmCP_INT_CNTL_RING2, cp_int_cntl);\n\t\t\tbreak;\n\n\t\t}\n\tcase AMDGPU_IRQ_STATE_ENABLE:\n\t\tif (ring == 0) {\n\t\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING1);\n\t\t\tcp_int_cntl |= CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK;\n\t\t\tWREG32(mmCP_INT_CNTL_RING1, cp_int_cntl);\n\t\t\tbreak;\n\t\t} else {\n\t\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING2);\n\t\t\tcp_int_cntl |= CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK;\n\t\t\tWREG32(mmCP_INT_CNTL_RING2, cp_int_cntl);\n\t\t\tbreak;\n\n\t\t}\n\n\tdefault:\n\t\tBUG();\n\t\tbreak;\n\n\t}\n}\n\nstatic int gfx_v6_0_set_priv_reg_fault_state(struct amdgpu_device *adev,\n\t\t\t\t\t     struct amdgpu_irq_src *src,\n\t\t\t\t\t     unsigned type,\n\t\t\t\t\t     enum amdgpu_interrupt_state state)\n{\n\tu32 cp_int_cntl;\n\n\tswitch (state) {\n\tcase AMDGPU_IRQ_STATE_DISABLE:\n\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING0);\n\t\tcp_int_cntl &= ~CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK;\n\t\tWREG32(mmCP_INT_CNTL_RING0, cp_int_cntl);\n\t\tbreak;\n\tcase AMDGPU_IRQ_STATE_ENABLE:\n\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING0);\n\t\tcp_int_cntl |= CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK;\n\t\tWREG32(mmCP_INT_CNTL_RING0, cp_int_cntl);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_set_priv_inst_fault_state(struct amdgpu_device *adev,\n\t\t\t\t\t      struct amdgpu_irq_src *src,\n\t\t\t\t\t      unsigned type,\n\t\t\t\t\t      enum amdgpu_interrupt_state state)\n{\n\tu32 cp_int_cntl;\n\n\tswitch (state) {\n\tcase AMDGPU_IRQ_STATE_DISABLE:\n\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING0);\n\t\tcp_int_cntl &= ~CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK;\n\t\tWREG32(mmCP_INT_CNTL_RING0, cp_int_cntl);\n\t\tbreak;\n\tcase AMDGPU_IRQ_STATE_ENABLE:\n\t\tcp_int_cntl = RREG32(mmCP_INT_CNTL_RING0);\n\t\tcp_int_cntl |= CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK;\n\t\tWREG32(mmCP_INT_CNTL_RING0, cp_int_cntl);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_set_eop_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\t    struct amdgpu_irq_src *src,\n\t\t\t\t\t    unsigned type,\n\t\t\t\t\t    enum amdgpu_interrupt_state state)\n{\n\tswitch (type) {\n\tcase AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP:\n\t\tgfx_v6_0_set_gfx_eop_interrupt_state(adev, state);\n\t\tbreak;\n\tcase AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP:\n\t\tgfx_v6_0_set_compute_eop_interrupt_state(adev, 0, state);\n\t\tbreak;\n\tcase AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP:\n\t\tgfx_v6_0_set_compute_eop_interrupt_state(adev, 1, state);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\treturn 0;\n}\n\nstatic int gfx_v6_0_eop_irq(struct amdgpu_device *adev,\n\t\t\t    struct amdgpu_irq_src *source,\n\t\t\t    struct amdgpu_iv_entry *entry)\n{\n\tswitch (entry->ring_id) {\n\tcase 0:\n\t\tamdgpu_fence_process(&adev->gfx.gfx_ring[0]);\n\t\tbreak;\n\tcase 1:\n\tcase 2:\n\t\tamdgpu_fence_process(&adev->gfx.compute_ring[entry->ring_id - 1]);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\treturn 0;\n}\n\nstatic void gfx_v6_0_fault(struct amdgpu_device *adev,\n\t\t\t   struct amdgpu_iv_entry *entry)\n{\n\tstruct amdgpu_ring *ring;\n\n\tswitch (entry->ring_id) {\n\tcase 0:\n\t\tring = &adev->gfx.gfx_ring[0];\n\t\tbreak;\n\tcase 1:\n\tcase 2:\n\t\tring = &adev->gfx.compute_ring[entry->ring_id - 1];\n\t\tbreak;\n\tdefault:\n\t\treturn;\n\t}\n\tdrm_sched_fault(&ring->sched);\n}\n\nstatic int gfx_v6_0_priv_reg_irq(struct amdgpu_device *adev,\n\t\t\t\t struct amdgpu_irq_src *source,\n\t\t\t\t struct amdgpu_iv_entry *entry)\n{\n\tDRM_ERROR(\"Illegal register access in command stream\\n\");\n\tgfx_v6_0_fault(adev, entry);\n\treturn 0;\n}\n\nstatic int gfx_v6_0_priv_inst_irq(struct amdgpu_device *adev,\n\t\t\t\t  struct amdgpu_irq_src *source,\n\t\t\t\t  struct amdgpu_iv_entry *entry)\n{\n\tDRM_ERROR(\"Illegal instruction in command stream\\n\");\n\tgfx_v6_0_fault(adev, entry);\n\treturn 0;\n}\n\nstatic int gfx_v6_0_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\tbool gate = false;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (state == AMD_CG_STATE_GATE)\n\t\tgate = true;\n\n\tgfx_v6_0_enable_gui_idle_interrupt(adev, false);\n\tif (gate) {\n\t\tgfx_v6_0_enable_mgcg(adev, true);\n\t\tgfx_v6_0_enable_cgcg(adev, true);\n\t} else {\n\t\tgfx_v6_0_enable_cgcg(adev, false);\n\t\tgfx_v6_0_enable_mgcg(adev, false);\n\t}\n\tgfx_v6_0_enable_gui_idle_interrupt(adev, true);\n\n\treturn 0;\n}\n\nstatic int gfx_v6_0_set_powergating_state(void *handle,\n\t\t\t\t\t  enum amd_powergating_state state)\n{\n\tbool gate = false;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (state == AMD_PG_STATE_GATE)\n\t\tgate = true;\n\n\tif (adev->pg_flags & (AMD_PG_SUPPORT_GFX_PG |\n\t\t\t      AMD_PG_SUPPORT_GFX_SMG |\n\t\t\t      AMD_PG_SUPPORT_GFX_DMG |\n\t\t\t      AMD_PG_SUPPORT_CP |\n\t\t\t      AMD_PG_SUPPORT_GDS |\n\t\t\t      AMD_PG_SUPPORT_RLC_SMU_HS)) {\n\t\tgfx_v6_0_update_gfx_pg(adev, gate);\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_GFX_PG) {\n\t\t\tgfx_v6_0_enable_cp_pg(adev, gate);\n\t\t\tgfx_v6_0_enable_gds_pg(adev, gate);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic void gfx_v6_0_emit_mem_sync(struct amdgpu_ring *ring)\n{\n\tamdgpu_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));\n\tamdgpu_ring_write(ring, PACKET3_TCL1_ACTION_ENA |\n\t\t\t  PACKET3_TC_ACTION_ENA |\n\t\t\t  PACKET3_SH_KCACHE_ACTION_ENA |\n\t\t\t  PACKET3_SH_ICACHE_ACTION_ENA);   \n\tamdgpu_ring_write(ring, 0xffffffff);   \n\tamdgpu_ring_write(ring, 0);   \n\tamdgpu_ring_write(ring, 0x0000000A);  \n}\n\nstatic const struct amd_ip_funcs gfx_v6_0_ip_funcs = {\n\t.name = \"gfx_v6_0\",\n\t.early_init = gfx_v6_0_early_init,\n\t.late_init = NULL,\n\t.sw_init = gfx_v6_0_sw_init,\n\t.sw_fini = gfx_v6_0_sw_fini,\n\t.hw_init = gfx_v6_0_hw_init,\n\t.hw_fini = gfx_v6_0_hw_fini,\n\t.suspend = gfx_v6_0_suspend,\n\t.resume = gfx_v6_0_resume,\n\t.is_idle = gfx_v6_0_is_idle,\n\t.wait_for_idle = gfx_v6_0_wait_for_idle,\n\t.soft_reset = gfx_v6_0_soft_reset,\n\t.set_clockgating_state = gfx_v6_0_set_clockgating_state,\n\t.set_powergating_state = gfx_v6_0_set_powergating_state,\n};\n\nstatic const struct amdgpu_ring_funcs gfx_v6_0_ring_funcs_gfx = {\n\t.type = AMDGPU_RING_TYPE_GFX,\n\t.align_mask = 0xff,\n\t.nop = 0x80000000,\n\t.support_64bit_ptrs = false,\n\t.get_rptr = gfx_v6_0_ring_get_rptr,\n\t.get_wptr = gfx_v6_0_ring_get_wptr,\n\t.set_wptr = gfx_v6_0_ring_set_wptr_gfx,\n\t.emit_frame_size =\n\t\t5 + 5 +  \n\t\t14 + 14 + 14 +  \n\t\t7 + 4 +  \n\t\tSI_FLUSH_GPU_TLB_NUM_WREG * 5 + 7 + 6 +  \n\t\t3 + 2 +  \n\t\t5,  \n\t.emit_ib_size = 6,  \n\t.emit_ib = gfx_v6_0_ring_emit_ib,\n\t.emit_fence = gfx_v6_0_ring_emit_fence,\n\t.emit_pipeline_sync = gfx_v6_0_ring_emit_pipeline_sync,\n\t.emit_vm_flush = gfx_v6_0_ring_emit_vm_flush,\n\t.test_ring = gfx_v6_0_ring_test_ring,\n\t.test_ib = gfx_v6_0_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.emit_cntxcntl = gfx_v6_ring_emit_cntxcntl,\n\t.emit_wreg = gfx_v6_0_ring_emit_wreg,\n\t.emit_mem_sync = gfx_v6_0_emit_mem_sync,\n};\n\nstatic const struct amdgpu_ring_funcs gfx_v6_0_ring_funcs_compute = {\n\t.type = AMDGPU_RING_TYPE_COMPUTE,\n\t.align_mask = 0xff,\n\t.nop = 0x80000000,\n\t.get_rptr = gfx_v6_0_ring_get_rptr,\n\t.get_wptr = gfx_v6_0_ring_get_wptr,\n\t.set_wptr = gfx_v6_0_ring_set_wptr_compute,\n\t.emit_frame_size =\n\t\t5 + 5 +  \n\t\t7 +  \n\t\tSI_FLUSH_GPU_TLB_NUM_WREG * 5 + 7 +  \n\t\t14 + 14 + 14 +  \n\t\t5,  \n\t.emit_ib_size = 6,  \n\t.emit_ib = gfx_v6_0_ring_emit_ib,\n\t.emit_fence = gfx_v6_0_ring_emit_fence,\n\t.emit_pipeline_sync = gfx_v6_0_ring_emit_pipeline_sync,\n\t.emit_vm_flush = gfx_v6_0_ring_emit_vm_flush,\n\t.test_ring = gfx_v6_0_ring_test_ring,\n\t.test_ib = gfx_v6_0_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.emit_wreg = gfx_v6_0_ring_emit_wreg,\n\t.emit_mem_sync = gfx_v6_0_emit_mem_sync,\n};\n\nstatic void gfx_v6_0_set_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->gfx.num_gfx_rings; i++)\n\t\tadev->gfx.gfx_ring[i].funcs = &gfx_v6_0_ring_funcs_gfx;\n\tfor (i = 0; i < adev->gfx.num_compute_rings; i++)\n\t\tadev->gfx.compute_ring[i].funcs = &gfx_v6_0_ring_funcs_compute;\n}\n\nstatic const struct amdgpu_irq_src_funcs gfx_v6_0_eop_irq_funcs = {\n\t.set = gfx_v6_0_set_eop_interrupt_state,\n\t.process = gfx_v6_0_eop_irq,\n};\n\nstatic const struct amdgpu_irq_src_funcs gfx_v6_0_priv_reg_irq_funcs = {\n\t.set = gfx_v6_0_set_priv_reg_fault_state,\n\t.process = gfx_v6_0_priv_reg_irq,\n};\n\nstatic const struct amdgpu_irq_src_funcs gfx_v6_0_priv_inst_irq_funcs = {\n\t.set = gfx_v6_0_set_priv_inst_fault_state,\n\t.process = gfx_v6_0_priv_inst_irq,\n};\n\nstatic void gfx_v6_0_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tadev->gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST;\n\tadev->gfx.eop_irq.funcs = &gfx_v6_0_eop_irq_funcs;\n\n\tadev->gfx.priv_reg_irq.num_types = 1;\n\tadev->gfx.priv_reg_irq.funcs = &gfx_v6_0_priv_reg_irq_funcs;\n\n\tadev->gfx.priv_inst_irq.num_types = 1;\n\tadev->gfx.priv_inst_irq.funcs = &gfx_v6_0_priv_inst_irq_funcs;\n}\n\nstatic void gfx_v6_0_get_cu_info(struct amdgpu_device *adev)\n{\n\tint i, j, k, counter, active_cu_number = 0;\n\tu32 mask, bitmap, ao_bitmap, ao_cu_mask = 0;\n\tstruct amdgpu_cu_info *cu_info = &adev->gfx.cu_info;\n\tunsigned disable_masks[4 * 2];\n\tu32 ao_cu_num;\n\n\tif (adev->flags & AMD_IS_APU)\n\t\tao_cu_num = 2;\n\telse\n\t\tao_cu_num = adev->gfx.config.max_cu_per_sh;\n\n\tmemset(cu_info, 0, sizeof(*cu_info));\n\n\tamdgpu_gfx_parse_disable_cu(disable_masks, 4, 2);\n\n\tmutex_lock(&adev->grbm_idx_mutex);\n\tfor (i = 0; i < adev->gfx.config.max_shader_engines; i++) {\n\t\tfor (j = 0; j < adev->gfx.config.max_sh_per_se; j++) {\n\t\t\tmask = 1;\n\t\t\tao_bitmap = 0;\n\t\t\tcounter = 0;\n\t\t\tgfx_v6_0_select_se_sh(adev, i, j, 0xffffffff, 0);\n\t\t\tif (i < 4 && j < 2)\n\t\t\t\tgfx_v6_0_set_user_cu_inactive_bitmap(\n\t\t\t\t\tadev, disable_masks[i * 2 + j]);\n\t\t\tbitmap = gfx_v6_0_get_cu_enabled(adev);\n\t\t\tcu_info->bitmap[0][i][j] = bitmap;\n\n\t\t\tfor (k = 0; k < adev->gfx.config.max_cu_per_sh; k++) {\n\t\t\t\tif (bitmap & mask) {\n\t\t\t\t\tif (counter < ao_cu_num)\n\t\t\t\t\t\tao_bitmap |= mask;\n\t\t\t\t\tcounter ++;\n\t\t\t\t}\n\t\t\t\tmask <<= 1;\n\t\t\t}\n\t\t\tactive_cu_number += counter;\n\t\t\tif (i < 2 && j < 2)\n\t\t\t\tao_cu_mask |= (ao_bitmap << (i * 16 + j * 8));\n\t\t\tcu_info->ao_cu_bitmap[i][j] = ao_bitmap;\n\t\t}\n\t}\n\n\tgfx_v6_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);\n\tmutex_unlock(&adev->grbm_idx_mutex);\n\n\tcu_info->number = active_cu_number;\n\tcu_info->ao_cu_mask = ao_cu_mask;\n}\n\nconst struct amdgpu_ip_block_version gfx_v6_0_ip_block =\n{\n\t.type = AMD_IP_BLOCK_TYPE_GFX,\n\t.major = 6,\n\t.minor = 0,\n\t.rev = 0,\n\t.funcs = &gfx_v6_0_ip_funcs,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}