void T_1 F_1 ( void )\r\n{\r\nT_2 V_1 , V_2 ;\r\nstruct V_3 V_4 [ 1 ] ;\r\nstruct V_5 V_6 ;\r\nswitch ( V_7 ) {\r\ncase V_8 :\r\ncase V_9 :\r\nreturn;\r\ndefault:\r\nbreak;\r\n}\r\nV_1 = F_2 ( V_10 ) ;\r\nV_2 = F_3 ( V_1 , L_1 ) ;\r\nif( ! V_2 ) {\r\nV_1 = F_3 ( V_1 , L_2 ) ;\r\nV_1 = F_2 ( V_1 ) ;\r\nV_2 = F_3 ( V_1 , L_3 ) ;\r\nif( ! V_2 ) {\r\n#ifdef F_4\r\nreturn;\r\n#else\r\nif( F_3 ( V_1 , L_4 ) ) {\r\nreturn;\r\n}\r\nF_5 ( L_5 ) ;\r\nF_6 () ;\r\n#endif\r\n}\r\n}\r\nif( F_7 ( V_2 , L_6 , ( char * ) V_4 , sizeof( V_4 ) ) <= 0 )\r\nreturn;\r\nF_8 ( V_4 , 0x1 ) ;\r\nV_6 . V_11 = V_4 [ 0 ] . V_12 & 0xF ;\r\nV_6 . V_13 = V_4 [ 0 ] . V_14 ;\r\nV_6 . V_15 = V_4 [ 0 ] . V_14 + V_4 [ 0 ] . V_16 - 1 ;\r\nV_17 = F_9 ( & V_6 , 0 , V_4 [ 0 ] . V_16 , L_3 ) ;\r\nif ( ( ( ( unsigned long ) V_4 [ 0 ] . V_14 ) & 3 ) == 3 )\r\nV_17 += ( 3 - ( ( unsigned long ) V_17 & 3 ) ) ;\r\nF_10 ( V_18 , 0 ) ;\r\n}\r\nunsigned char F_11 ( void )\r\n{\r\nif( V_17 )\r\nreturn F_12 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_10 ( unsigned char V_19 , unsigned char V_20 )\r\n{\r\nunsigned char V_21 ;\r\nunsigned long V_11 ;\r\nF_13 ( & V_22 , V_11 ) ;\r\nswitch ( V_7 ) {\r\ncase V_23 :\r\nif( ! V_17 )\r\nbreak;\r\nV_21 = F_12 ( V_17 ) ;\r\nF_14 ( ( ( V_21 | V_19 ) & ~ V_20 ) | V_24 ,\r\nV_17 ) ;\r\nbreak;\r\ncase V_9 :\r\nbreak;\r\ndefault:\r\nF_15 ( L_7 ) ;\r\n}\r\nF_16 ( & V_22 , V_11 ) ;\r\n}\r\nvoid T_1 F_17 ( void )\r\n{\r\nstruct V_3 V_25 ;\r\nT_2 V_1 ;\r\nstruct V_5 V_6 ;\r\nV_1 = F_2 ( V_10 ) ;\r\nV_1 = F_3 ( V_1 , L_2 ) ;\r\nV_1 = F_2 ( V_1 ) ;\r\nV_1 = F_3 ( V_1 , L_8 ) ;\r\nif ( V_1 == 0 || ( V_26 ) V_1 == - 1 )\r\nreturn;\r\nif ( F_7 ( V_1 , L_6 , ( char * ) & V_25 , sizeof( V_25 ) ) <= 0 )\r\nreturn;\r\nF_8 ( & V_25 , 1 ) ;\r\nmemset ( & V_6 , 0 , sizeof( V_6 ) ) ;\r\nV_6 . V_11 = V_25 . V_12 & 0xF ;\r\nV_6 . V_13 = V_25 . V_14 ;\r\nV_6 . V_15 = V_25 . V_14 + V_25 . V_16 - 1 ;\r\nV_27 =\r\n( V_28 V_29 * ) F_9 ( & V_6 , 0 , V_25 . V_16 , L_9 ) ;\r\nif ( V_27 )\r\nF_18 ( V_30 L_10 ) ;\r\n}
