// Seed: 1551639222
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5,
    output wire id_6,
    input tri id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_2;
  module_0();
endmodule
