/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0xa78)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x2ec)
#define image_0_flush_task_1st_wakeup_request        (0x950)
#define image_0_initialization_task        (0x8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0xa78)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x2ec)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x950)
#define image_0_start_task_initialization_task        (0x8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0xf88)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0xf88)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x29e)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0xbb)
#define image_0_flush_task_1st_wakeup_request        (0x254)
#define image_0_initialization_task        (0x2)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x29e)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0xbb)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x254)
#define image_0_start_task_initialization_task        (0x2)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x3e2)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x3e2)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_cpu_recycle_wakeup_request        (0x103c)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0xc94)
#define image_1_cpu_rx_copy_wakeup_request        (0x694)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xfbc)
#define image_1_cpu_rx_wakeup_request        (0xc94)
#define image_1_debug_routine        (0x48)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x1198)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x103c)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x694)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xfbc)
#define image_1_start_task_cpu_rx_wakeup_request        (0xc94)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x1198)

#else

#define image_1_cpu_recycle_wakeup_request        (0x40f)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0x325)
#define image_1_cpu_rx_copy_wakeup_request        (0x1a5)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x3ef)
#define image_1_cpu_rx_wakeup_request        (0x325)
#define image_1_debug_routine        (0x12)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x466)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x40f)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x1a5)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x3ef)
#define image_1_start_task_cpu_rx_wakeup_request        (0x325)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x466)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_budget_allocator_1st_wakeup_request        (0x17bc)
#define image_2_cpu_recycle_wakeup_request        (0xbd0)
#define image_2_cpu_tx_read_ring_indices        (0x550)
#define image_2_cpu_tx_wakeup_request        (0x550)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_flush_task_1st_wakeup_request        (0x1574)
#define image_2_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0xd2c)
#define image_2_scheduling_service_queues_call_scheduler_block        (0x11e8)
#define image_2_service_queues_tx_task_wakeup_request        (0x11e8)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0xf0c)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x17bc)
#define image_2_start_task_cpu_recycle_wakeup_request        (0xbd0)
#define image_2_start_task_cpu_tx_wakeup_request        (0x550)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_flush_task_1st_wakeup_request        (0x1574)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0xd2c)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x11e8)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0xf0c)
#define image_2_start_task_timer_common_task_wakeup_request        (0xda8)
#define image_2_timer_common_task_wakeup_request        (0xda8)

#else

#define image_2_budget_allocator_1st_wakeup_request        (0x5ef)
#define image_2_cpu_recycle_wakeup_request        (0x2f4)
#define image_2_cpu_tx_read_ring_indices        (0x154)
#define image_2_cpu_tx_wakeup_request        (0x154)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_flush_task_1st_wakeup_request        (0x55d)
#define image_2_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x34b)
#define image_2_scheduling_service_queues_call_scheduler_block        (0x47a)
#define image_2_service_queues_tx_task_wakeup_request        (0x47a)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x3c3)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x5ef)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x2f4)
#define image_2_start_task_cpu_tx_wakeup_request        (0x154)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_flush_task_1st_wakeup_request        (0x55d)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x34b)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x47a)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x3c3)
#define image_2_start_task_timer_common_task_wakeup_request        (0x36a)
#define image_2_timer_common_task_wakeup_request        (0x36a)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x1644)
#define image_3_debug_routine        (0x88)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0x1458)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1fbc)
#define image_3_flush_task_1st_wakeup_request        (0x153c)
#define image_3_gpon_control_wakeup_request        (0x154)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1b1c)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1644)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x1458)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1fbc)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x153c)
#define image_3_start_task_gpon_control_wakeup_request        (0x154)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1b1c)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1cd8)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x93c)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1cd8)
#define image_3_us_tx_task_1st_wakeup_request        (0x93c)
#define image_3_us_tx_task_wakeup_request        (0x93c)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x591)
#define image_3_debug_routine        (0x22)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x516)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x7ef)
#define image_3_flush_task_1st_wakeup_request        (0x54f)
#define image_3_gpon_control_wakeup_request        (0x55)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x6c7)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x591)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x516)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x7ef)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x54f)
#define image_3_start_task_gpon_control_wakeup_request        (0x55)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x6c7)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x736)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x24f)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x736)
#define image_3_us_tx_task_1st_wakeup_request        (0x24f)
#define image_3_us_tx_task_wakeup_request        (0x24f)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_gpe_cmd_copy_bits_16        (0x36d0)
#define image_4_gpe_cmd_replace_16        (0x3690)
#define image_4_gpe_cmd_replace_32        (0x3698)
#define image_4_gpe_cmd_replace_bits_16        (0x36b0)
#define image_4_gpe_cmd_skip_if        (0x3700)
#define image_4_gpe_vlan_action_cmd_drop        (0x3720)
#define image_4_gpe_vlan_action_cmd_dscp        (0x3724)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x3778)
#define image_4_initialization_task        (0x8)
#define image_4_processing_wakeup_request        (0x1868)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0x1868)
#define image_4_tcam_cmd_bc        (0x2e94)
#define image_4_tcam_cmd_dst_ip        (0x3040)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x3094)
#define image_4_tcam_cmd_dst_mac        (0x3124)
#define image_4_tcam_cmd_dst_port        (0x30e0)
#define image_4_tcam_cmd_ethertype        (0x2e1c)
#define image_4_tcam_cmd_gem_flow        (0x2f74)
#define image_4_tcam_cmd_generic_l2        (0x3150)
#define image_4_tcam_cmd_generic_l3        (0x3184)
#define image_4_tcam_cmd_generic_l4        (0x31b8)
#define image_4_tcam_cmd_ic_submit        (0x2da0)
#define image_4_tcam_cmd_ingress_port        (0x2f5c)
#define image_4_tcam_cmd_inner_pbit        (0x2e7c)
#define image_4_tcam_cmd_inner_tpid        (0x2e04)
#define image_4_tcam_cmd_inner_vid        (0x2e4c)
#define image_4_tcam_cmd_ip_protocol        (0x2ef4)
#define image_4_tcam_cmd_ipv6_label        (0x2f8c)
#define image_4_tcam_cmd_l3_protocol        (0x2f0c)
#define image_4_tcam_cmd_mc        (0x2eac)
#define image_4_tcam_cmd_mc_l3        (0x2ec4)
#define image_4_tcam_cmd_network_layer        (0x2f3c)
#define image_4_tcam_cmd_outer_pbit        (0x2e64)
#define image_4_tcam_cmd_outer_tpid        (0x2dec)
#define image_4_tcam_cmd_outer_vid        (0x2e34)
#define image_4_tcam_cmd_src_ip        (0x2fb8)
#define image_4_tcam_cmd_src_ipv6_masked        (0x300c)
#define image_4_tcam_cmd_src_mac        (0x30f8)
#define image_4_tcam_cmd_src_port        (0x30c8)
#define image_4_tcam_cmd_tos        (0x2f24)
#define image_4_tcam_cmd_vlan_num        (0x2edc)

#else

#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_gpe_cmd_copy_bits_16        (0xdb4)
#define image_4_gpe_cmd_replace_16        (0xda4)
#define image_4_gpe_cmd_replace_32        (0xda6)
#define image_4_gpe_cmd_replace_bits_16        (0xdac)
#define image_4_gpe_cmd_skip_if        (0xdc0)
#define image_4_gpe_vlan_action_cmd_drop        (0xdc8)
#define image_4_gpe_vlan_action_cmd_dscp        (0xdc9)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0xdde)
#define image_4_initialization_task        (0x2)
#define image_4_processing_wakeup_request        (0x61a)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x61a)
#define image_4_tcam_cmd_bc        (0xba5)
#define image_4_tcam_cmd_dst_ip        (0xc10)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xc25)
#define image_4_tcam_cmd_dst_mac        (0xc49)
#define image_4_tcam_cmd_dst_port        (0xc38)
#define image_4_tcam_cmd_ethertype        (0xb87)
#define image_4_tcam_cmd_gem_flow        (0xbdd)
#define image_4_tcam_cmd_generic_l2        (0xc54)
#define image_4_tcam_cmd_generic_l3        (0xc61)
#define image_4_tcam_cmd_generic_l4        (0xc6e)
#define image_4_tcam_cmd_ic_submit        (0xb68)
#define image_4_tcam_cmd_ingress_port        (0xbd7)
#define image_4_tcam_cmd_inner_pbit        (0xb9f)
#define image_4_tcam_cmd_inner_tpid        (0xb81)
#define image_4_tcam_cmd_inner_vid        (0xb93)
#define image_4_tcam_cmd_ip_protocol        (0xbbd)
#define image_4_tcam_cmd_ipv6_label        (0xbe3)
#define image_4_tcam_cmd_l3_protocol        (0xbc3)
#define image_4_tcam_cmd_mc        (0xbab)
#define image_4_tcam_cmd_mc_l3        (0xbb1)
#define image_4_tcam_cmd_network_layer        (0xbcf)
#define image_4_tcam_cmd_outer_pbit        (0xb99)
#define image_4_tcam_cmd_outer_tpid        (0xb7b)
#define image_4_tcam_cmd_outer_vid        (0xb8d)
#define image_4_tcam_cmd_src_ip        (0xbee)
#define image_4_tcam_cmd_src_ipv6_masked        (0xc03)
#define image_4_tcam_cmd_src_mac        (0xc3e)
#define image_4_tcam_cmd_src_port        (0xc32)
#define image_4_tcam_cmd_tos        (0xbc9)
#define image_4_tcam_cmd_vlan_num        (0xbb7)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e94}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3040}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3094}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3124}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30e0}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e1c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f74}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3150}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3184}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x31b8}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2da0}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f5c}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e7c}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e04}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e4c}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ef4}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f8c}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f0c}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2eac}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ec4}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f3c}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e64}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2dec}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e34}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2fb8}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x300c}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30f8}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30c8}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f24}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2edc}

#else

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xba5}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc10}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc25}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc49}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc38}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb87}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbdd}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc54}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc61}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc6e}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb68}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbd7}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb9f}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb81}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb93}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbbd}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbe3}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbc3}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbab}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbb1}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbcf}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb99}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb7b}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb8d}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbee}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc03}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc3e}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc32}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbc9}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbb7}

#endif


#endif

