// Seed: 574962957
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    output supply1 id_13
);
  wire id_15;
  always @(1 == id_6) begin : LABEL_0
    disable id_16;
    assign id_16 = 1 !== 1;
  end
  logic [-1 : 1] id_17;
  wire id_18;
  assign module_1.id_4 = 0;
  logic [-1 : 1] id_19;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2
    , id_7,
    input supply0 id_3,
    output tri1 id_4,
    input supply0 id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_4,
      id_3,
      id_4,
      id_5,
      id_4,
      id_4,
      id_3,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
