** Name: SimpleTwoStageOpAmp_SimpleOpAmp5_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp5_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=4e-6 W=20e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=2e-6 W=6e-6
mDiodeTransistorPmos4 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=2e-6 W=16e-6
mNormalTransistorNmos6 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=498e-6
mNormalTransistorNmos7 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=4e-6 W=430e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=10e-6 W=202e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=10e-6 W=202e-6
mNormalTransistorNmos10 FirstStageYinnerSourceLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=4e-6 W=430e-6
mNormalTransistorPmos11 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=2e-6 W=61e-6
mNormalTransistorPmos12 out inputVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=598e-6
mNormalTransistorPmos13 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=7e-6 W=323e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=2e-6 W=18e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=7e-6 W=323e-6
mNormalTransistorPmos16 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=2e-6 W=241e-6
mNormalTransistorPmos17 SecondStageYinnerStageBias ibias sourcePmos sourcePmos pmos4 L=2e-6 W=559e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp5_3

** Expected Performance Values: 
** Gain: 98 dB
** Power consumption: 8.06101 mW
** Area: 15000 (mu_m)^2
** Transit frequency: 51.2791 MHz
** Transit frequency with error factor: 51.1613 MHz
** Slew rate: 75.7193 V/mu_s
** Phase margin: 63.5984Â°
** CMRR: 89 dB
** negPSRR: 98 dB
** posPSRR: 233 dB
** VoutMax: 4.27001 V
** VoutMin: 0.150001 V
** VcmMax: 3.51001 V
** VcmMin: -0.219999 V


** Expected Currents: 
** NormalTransistorNmos: 99.8171 muA
** NormalTransistorPmos: -30.5989 muA
** NormalTransistorPmos: -103.199 muA
** NormalTransistorNmos: 204.845 muA
** NormalTransistorNmos: 204.846 muA
** NormalTransistorNmos: 204.847 muA
** NormalTransistorNmos: 204.846 muA
** NormalTransistorPmos: -409.689 muA
** NormalTransistorPmos: -204.844 muA
** NormalTransistorPmos: -204.844 muA
** NormalTransistorNmos: 948.951 muA
** NormalTransistorPmos: -948.95 muA
** NormalTransistorPmos: -948.951 muA
** DiodeTransistorNmos: 30.5981 muA
** DiodeTransistorNmos: 103.2 muA
** DiodeTransistorPmos: -99.8179 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.00201  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.900001  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 0.555001  V
** outVoltageBiasXXnXX0: 0.787001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 0.75  V
** innerTransistorStack1Load1: 0.345001  V
** innerTransistorStack2Load1: 0.345001  V
** sourceTransconductance: 3.56001  V
** innerStageBias: 4.54701  V


.END