// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty_11,
        empty_12,
        empty_13,
        empty_14,
        empty,
        boundary,
        inStream_dout,
        inStream_empty_n,
        inStream_read,
        compressdStream_din,
        compressdStream_full_n,
        compressdStream_write,
        compressdStream_num_data_valid,
        compressdStream_fifo_cap,
        outValue_4_out,
        outValue_4_out_ap_vld,
        outValue_3_out,
        outValue_3_out_ap_vld,
        outValue_2_out,
        outValue_2_out_ap_vld,
        outValue_1_out,
        outValue_1_out_ap_vld,
        outValue_out,
        outValue_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] empty_11;
input  [7:0] empty_12;
input  [7:0] empty_13;
input  [7:0] empty_14;
input  [7:0] empty;
input  [23:0] boundary;
input  [7:0] inStream_dout;
input   inStream_empty_n;
output   inStream_read;
output  [31:0] compressdStream_din;
input   compressdStream_full_n;
output   compressdStream_write;
input  [3:0] compressdStream_num_data_valid;
input  [3:0] compressdStream_fifo_cap;
output  [7:0] outValue_4_out;
output   outValue_4_out_ap_vld;
output  [7:0] outValue_3_out;
output   outValue_3_out_ap_vld;
output  [7:0] outValue_2_out;
output   outValue_2_out_ap_vld;
output  [7:0] outValue_1_out;
output   outValue_1_out_ap_vld;
output  [7:0] outValue_out;
output   outValue_out_ap_vld;

reg ap_idle;
reg inStream_read;
reg compressdStream_write;
reg outValue_4_out_ap_vld;
reg outValue_3_out_ap_vld;
reg outValue_2_out_ap_vld;
reg outValue_1_out_ap_vld;
reg outValue_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [0:0] icmp_ln88_fu_474_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [11:0] dict_address0;
wire   [431:0] dict_q0;
reg    inStream_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln88_reg_2666;
reg    compressdStream_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg   [23:0] i_2_reg_2612;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] outValue_1_load_reg_2618;
reg   [7:0] outValue_2_load_reg_2630;
reg   [7:0] outValue_3_load_reg_2642;
reg   [7:0] outValue_4_load_reg_2654;
reg   [7:0] outValue_load_1_reg_2670;
reg   [7:0] outValue_load_1_reg_2670_pp0_iter1_reg;
reg   [11:0] dict_addr_reg_2682;
wire   [24:0] zext_ln128_fu_602_p1;
reg   [24:0] zext_ln128_reg_2687;
reg    ap_block_state3_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [24:0] sub_ln156_fu_837_p2;
reg   [24:0] sub_ln156_reg_2693;
wire   [2:0] len_18_fu_891_p3;
reg   [2:0] len_18_reg_2698;
wire   [24:0] sub_ln156_1_fu_1136_p2;
reg   [24:0] sub_ln156_1_reg_2705;
wire   [2:0] len_19_fu_1190_p3;
reg   [2:0] len_19_reg_2710;
wire   [23:0] compareIdx_2_fu_1208_p2;
reg   [23:0] compareIdx_2_reg_2716;
wire   [0:0] icmp_ln142_12_fu_1224_p2;
reg   [0:0] icmp_ln142_12_reg_2721;
wire   [0:0] icmp_ln142_13_fu_1239_p2;
reg   [0:0] icmp_ln142_13_reg_2726;
wire   [0:0] icmp_ln142_14_fu_1254_p2;
reg   [0:0] icmp_ln142_14_reg_2731;
wire   [0:0] icmp_ln142_15_fu_1269_p2;
reg   [0:0] icmp_ln142_15_reg_2736;
wire   [0:0] icmp_ln142_16_fu_1284_p2;
reg   [0:0] icmp_ln142_16_reg_2741;
wire   [0:0] icmp_ln142_17_fu_1299_p2;
reg   [0:0] icmp_ln142_17_reg_2746;
wire   [0:0] icmp_ln156_4_fu_1305_p2;
reg   [0:0] icmp_ln156_4_reg_2751;
wire   [23:0] compareIdx_3_fu_1321_p2;
reg   [23:0] compareIdx_3_reg_2756;
wire   [0:0] icmp_ln142_18_fu_1337_p2;
reg   [0:0] icmp_ln142_18_reg_2761;
wire   [0:0] icmp_ln142_19_fu_1352_p2;
reg   [0:0] icmp_ln142_19_reg_2766;
wire   [0:0] icmp_ln142_20_fu_1367_p2;
reg   [0:0] icmp_ln142_20_reg_2771;
wire   [0:0] icmp_ln142_21_fu_1382_p2;
reg   [0:0] icmp_ln142_21_reg_2776;
wire   [0:0] icmp_ln142_22_fu_1397_p2;
reg   [0:0] icmp_ln142_22_reg_2781;
wire   [0:0] icmp_ln142_23_fu_1412_p2;
reg   [0:0] icmp_ln142_23_reg_2786;
wire   [0:0] icmp_ln156_6_fu_1418_p2;
reg   [0:0] icmp_ln156_6_reg_2791;
wire   [24:0] sub_ln156_4_fu_1661_p2;
reg   [24:0] sub_ln156_4_reg_2796;
wire   [2:0] len_22_fu_1715_p3;
reg   [2:0] len_22_reg_2801;
wire   [24:0] sub_ln156_5_fu_1960_p2;
reg   [24:0] sub_ln156_5_reg_2807;
wire   [2:0] len_17_fu_2014_p3;
reg   [2:0] len_17_reg_2812;
wire   [0:0] icmp_ln172_2_fu_2396_p2;
reg   [0:0] icmp_ln172_2_reg_2818;
wire   [0:0] icmp_ln172_3_fu_2410_p2;
reg   [0:0] icmp_ln172_3_reg_2823;
wire   [2:0] match_len_4_fu_2416_p3;
reg   [2:0] match_len_4_reg_2828;
wire   [15:0] select_ln172_3_fu_2458_p3;
reg   [15:0] select_ln172_3_reg_2834;
wire   [15:0] select_ln172_5_fu_2466_p3;
reg   [15:0] select_ln172_5_reg_2839;
wire   [63:0] zext_ln109_fu_536_p1;
wire    ap_block_pp0_stage1;
reg   [23:0] i_fu_308;
wire   [23:0] i_3_fu_541_p2;
wire    ap_loop_init;
reg   [7:0] outValue_fu_312;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
wire    ap_block_pp0_stage0_grp0;
reg   [7:0] outValue_1_fu_316;
reg   [7:0] outValue_2_fu_320;
reg   [7:0] outValue_3_fu_324;
reg   [7:0] outValue_4_fu_328;
reg    ap_block_pp0_stage0_01001_grp1;
wire    ap_block_pp0_stage0_01001_grp0;
reg    dict_ce0_local;
reg   [11:0] dict_address0_local;
reg    dict_we0_local;
wire   [431:0] dictWriteValue_fu_586_p9;
wire   [9:0] shl_ln105_2_fu_498_p3;
wire   [9:0] zext_ln105_fu_506_p1;
wire   [9:0] xor_ln105_fu_510_p2;
wire   [10:0] shl_ln105_1_fu_490_p3;
wire   [10:0] zext_ln105_1_fu_516_p1;
wire   [10:0] xor_ln105_1_fu_520_p2;
wire   [11:0] shl_ln_fu_482_p3;
wire   [11:0] zext_ln105_2_fu_526_p1;
wire   [11:0] hash_fu_530_p2;
wire   [359:0] trunc_ln110_fu_577_p1;
wire   [23:0] sub_ln115_fu_581_p2;
wire   [23:0] currIdx_fu_572_p2;
wire   [23:0] tmp_fu_606_p4;
wire   [7:0] cand_fu_622_p1;
wire   [7:0] cand_1_fu_631_p4;
wire   [7:0] cand_2_fu_646_p4;
wire   [7:0] cand_3_fu_661_p4;
wire   [7:0] cand_4_fu_676_p4;
wire   [7:0] cand_5_fu_691_p4;
wire   [0:0] icmp_ln142_5_fu_701_p2;
wire   [0:0] icmp_ln142_4_fu_686_p2;
wire   [0:0] icmp_ln142_3_fu_671_p2;
wire   [0:0] icmp_ln142_2_fu_656_p2;
wire   [0:0] icmp_ln142_1_fu_641_p2;
wire   [0:0] icmp_ln142_fu_626_p2;
wire   [5:0] eq_fu_707_p7;
wire   [5:0] add_ln147_fu_729_p2;
wire   [5:0] mm_fu_723_p2;
wire   [5:0] lowbit_fu_735_p2;
wire   [0:0] tmp_8_fu_741_p3;
wire   [1:0] tmp_5_fu_765_p4;
wire   [0:0] tmp_11_fu_749_p3;
wire   [1:0] select_ln152_fu_775_p3;
wire   [0:0] tmp_12_fu_757_p3;
wire   [2:0] select_ln152_1_fu_791_p3;
wire   [2:0] or_ln_fu_783_p3;
wire   [0:0] icmp_ln154_fu_805_p2;
wire   [2:0] len_fu_799_p2;
wire   [2:0] len_1_fu_811_p3;
wire   [23:0] compareIdx_fu_616_p2;
wire   [24:0] zext_ln166_fu_833_p1;
wire   [8:0] tmp_16_fu_843_p4;
wire   [0:0] icmp_ln156_fu_827_p2;
wire   [0:0] icmp_ln156_1_fu_853_p2;
wire   [0:0] and_ln156_fu_859_p2;
wire   [0:0] tmp_13_fu_819_p3;
wire   [24:0] add_ln157_fu_871_p2;
wire   [0:0] icmp_ln157_fu_877_p2;
wire   [0:0] and_ln156_1_fu_865_p2;
wire   [2:0] select_ln156_fu_883_p3;
wire   [23:0] tmp_3_fu_899_p4;
wire   [7:0] cand_6_fu_915_p4;
wire   [7:0] cand_7_fu_930_p4;
wire   [7:0] cand_8_fu_945_p4;
wire   [7:0] cand_9_fu_960_p4;
wire   [7:0] cand_10_fu_975_p4;
wire   [7:0] cand_11_fu_990_p4;
wire   [0:0] icmp_ln142_11_fu_1000_p2;
wire   [0:0] icmp_ln142_10_fu_985_p2;
wire   [0:0] icmp_ln142_9_fu_970_p2;
wire   [0:0] icmp_ln142_8_fu_955_p2;
wire   [0:0] icmp_ln142_7_fu_940_p2;
wire   [0:0] icmp_ln142_6_fu_925_p2;
wire   [5:0] eq_1_fu_1006_p7;
wire   [5:0] add_ln147_1_fu_1028_p2;
wire   [5:0] mm_1_fu_1022_p2;
wire   [5:0] lowbit_1_fu_1034_p2;
wire   [0:0] tmp_17_fu_1040_p3;
wire   [1:0] tmp_9_fu_1064_p4;
wire   [0:0] tmp_18_fu_1048_p3;
wire   [1:0] select_ln152_2_fu_1074_p3;
wire   [0:0] tmp_21_fu_1056_p3;
wire   [2:0] select_ln152_3_fu_1090_p3;
wire   [2:0] or_ln152_s_fu_1082_p3;
wire   [0:0] icmp_ln154_1_fu_1104_p2;
wire   [2:0] len_3_fu_1098_p2;
wire   [2:0] len_4_fu_1110_p3;
wire   [23:0] compareIdx_1_fu_909_p2;
wire   [24:0] zext_ln166_1_fu_1132_p1;
wire   [8:0] tmp_23_fu_1142_p4;
wire   [0:0] icmp_ln156_2_fu_1126_p2;
wire   [0:0] icmp_ln156_3_fu_1152_p2;
wire   [0:0] and_ln156_2_fu_1158_p2;
wire   [0:0] tmp_22_fu_1118_p3;
wire   [24:0] add_ln157_1_fu_1170_p2;
wire   [0:0] icmp_ln157_1_fu_1176_p2;
wire   [0:0] and_ln156_3_fu_1164_p2;
wire   [2:0] select_ln156_1_fu_1182_p3;
wire   [23:0] tmp_s_fu_1198_p4;
wire   [7:0] cand_12_fu_1214_p4;
wire   [7:0] cand_13_fu_1229_p4;
wire   [7:0] cand_14_fu_1244_p4;
wire   [7:0] cand_15_fu_1259_p4;
wire   [7:0] cand_16_fu_1274_p4;
wire   [7:0] cand_17_fu_1289_p4;
wire   [23:0] tmp_14_fu_1311_p4;
wire   [7:0] cand_18_fu_1327_p4;
wire   [7:0] cand_19_fu_1342_p4;
wire   [7:0] cand_20_fu_1357_p4;
wire   [7:0] cand_21_fu_1372_p4;
wire   [7:0] cand_22_fu_1387_p4;
wire   [7:0] cand_23_fu_1402_p4;
wire   [23:0] tmp_19_fu_1424_p4;
wire   [7:0] cand_24_fu_1440_p4;
wire   [7:0] cand_25_fu_1455_p4;
wire   [7:0] cand_26_fu_1470_p4;
wire   [7:0] cand_27_fu_1485_p4;
wire   [7:0] cand_28_fu_1500_p4;
wire   [7:0] cand_29_fu_1515_p4;
wire   [0:0] icmp_ln142_29_fu_1525_p2;
wire   [0:0] icmp_ln142_28_fu_1510_p2;
wire   [0:0] icmp_ln142_27_fu_1495_p2;
wire   [0:0] icmp_ln142_26_fu_1480_p2;
wire   [0:0] icmp_ln142_25_fu_1465_p2;
wire   [0:0] icmp_ln142_24_fu_1450_p2;
wire   [5:0] eq_4_fu_1531_p7;
wire   [5:0] add_ln147_4_fu_1553_p2;
wire   [5:0] mm_4_fu_1547_p2;
wire   [5:0] lowbit_4_fu_1559_p2;
wire   [0:0] tmp_37_fu_1565_p3;
wire   [1:0] tmp_20_fu_1589_p4;
wire   [0:0] tmp_38_fu_1573_p3;
wire   [1:0] select_ln152_8_fu_1599_p3;
wire   [0:0] tmp_39_fu_1581_p3;
wire   [2:0] select_ln152_9_fu_1615_p3;
wire   [2:0] or_ln152_6_fu_1607_p3;
wire   [0:0] icmp_ln154_4_fu_1629_p2;
wire   [2:0] len_12_fu_1623_p2;
wire   [2:0] len_13_fu_1635_p3;
wire   [23:0] compareIdx_4_fu_1434_p2;
wire   [24:0] zext_ln166_4_fu_1657_p1;
wire   [8:0] tmp_41_fu_1667_p4;
wire   [0:0] icmp_ln156_8_fu_1651_p2;
wire   [0:0] icmp_ln156_9_fu_1677_p2;
wire   [0:0] and_ln156_8_fu_1683_p2;
wire   [0:0] tmp_40_fu_1643_p3;
wire   [24:0] add_ln157_4_fu_1695_p2;
wire   [0:0] icmp_ln157_4_fu_1701_p2;
wire   [0:0] and_ln156_9_fu_1689_p2;
wire   [2:0] select_ln156_4_fu_1707_p3;
wire   [23:0] tmp_24_fu_1723_p4;
wire   [7:0] cand_30_fu_1739_p4;
wire   [7:0] cand_31_fu_1754_p4;
wire   [7:0] cand_32_fu_1769_p4;
wire   [7:0] cand_33_fu_1784_p4;
wire   [7:0] cand_34_fu_1799_p4;
wire   [7:0] cand_35_fu_1814_p4;
wire   [0:0] icmp_ln142_35_fu_1824_p2;
wire   [0:0] icmp_ln142_34_fu_1809_p2;
wire   [0:0] icmp_ln142_33_fu_1794_p2;
wire   [0:0] icmp_ln142_32_fu_1779_p2;
wire   [0:0] icmp_ln142_31_fu_1764_p2;
wire   [0:0] icmp_ln142_30_fu_1749_p2;
wire   [5:0] eq_5_fu_1830_p7;
wire   [5:0] add_ln147_5_fu_1852_p2;
wire   [5:0] mm_5_fu_1846_p2;
wire   [5:0] lowbit_5_fu_1858_p2;
wire   [0:0] tmp_42_fu_1864_p3;
wire   [1:0] tmp_25_fu_1888_p4;
wire   [0:0] tmp_43_fu_1872_p3;
wire   [1:0] select_ln152_10_fu_1898_p3;
wire   [0:0] tmp_44_fu_1880_p3;
wire   [2:0] select_ln152_11_fu_1914_p3;
wire   [2:0] or_ln152_8_fu_1906_p3;
wire   [0:0] icmp_ln154_5_fu_1928_p2;
wire   [2:0] len_15_fu_1922_p2;
wire   [2:0] len_16_fu_1934_p3;
wire   [23:0] compareIdx_5_fu_1733_p2;
wire   [24:0] zext_ln166_5_fu_1956_p1;
wire   [8:0] tmp_46_fu_1966_p4;
wire   [0:0] icmp_ln156_10_fu_1950_p2;
wire   [0:0] icmp_ln156_11_fu_1976_p2;
wire   [0:0] and_ln156_10_fu_1982_p2;
wire   [0:0] tmp_45_fu_1942_p3;
wire   [24:0] add_ln157_5_fu_1994_p2;
wire   [0:0] icmp_ln157_5_fu_2000_p2;
wire   [0:0] and_ln156_11_fu_1988_p2;
wire   [2:0] select_ln156_5_fu_2006_p3;
wire   [5:0] eq_2_fu_2027_p7;
wire   [5:0] add_ln147_2_fu_2043_p2;
wire   [5:0] mm_2_fu_2037_p2;
wire   [5:0] lowbit_2_fu_2049_p2;
wire   [0:0] tmp_26_fu_2055_p3;
wire   [1:0] tmp_10_fu_2079_p4;
wire   [0:0] tmp_27_fu_2063_p3;
wire   [1:0] select_ln152_4_fu_2089_p3;
wire   [0:0] tmp_28_fu_2071_p3;
wire   [2:0] select_ln152_5_fu_2105_p3;
wire   [2:0] or_ln152_2_fu_2097_p3;
wire   [0:0] icmp_ln154_2_fu_2119_p2;
wire   [2:0] len_6_fu_2113_p2;
wire   [2:0] len_7_fu_2125_p3;
wire   [24:0] zext_ln166_2_fu_2141_p1;
wire   [24:0] sub_ln156_2_fu_2144_p2;
wire   [8:0] tmp_31_fu_2149_p4;
wire   [0:0] icmp_ln156_5_fu_2159_p2;
wire   [0:0] and_ln156_4_fu_2165_p2;
wire   [0:0] tmp_30_fu_2133_p3;
wire   [24:0] add_ln157_2_fu_2176_p2;
wire   [0:0] icmp_ln157_2_fu_2182_p2;
wire   [0:0] and_ln156_5_fu_2170_p2;
wire   [2:0] select_ln156_2_fu_2188_p3;
wire   [5:0] eq_3_fu_2204_p7;
wire   [5:0] add_ln147_3_fu_2220_p2;
wire   [5:0] mm_3_fu_2214_p2;
wire   [5:0] lowbit_3_fu_2226_p2;
wire   [0:0] tmp_32_fu_2232_p3;
wire   [1:0] tmp_15_fu_2256_p4;
wire   [0:0] tmp_33_fu_2240_p3;
wire   [1:0] select_ln152_6_fu_2266_p3;
wire   [0:0] tmp_34_fu_2248_p3;
wire   [2:0] select_ln152_7_fu_2282_p3;
wire   [2:0] or_ln152_4_fu_2274_p3;
wire   [0:0] icmp_ln154_3_fu_2296_p2;
wire   [2:0] len_9_fu_2290_p2;
wire   [2:0] len_10_fu_2302_p3;
wire   [24:0] zext_ln166_3_fu_2318_p1;
wire   [24:0] sub_ln156_3_fu_2321_p2;
wire   [8:0] tmp_36_fu_2326_p4;
wire   [0:0] icmp_ln156_7_fu_2336_p2;
wire   [0:0] and_ln156_6_fu_2342_p2;
wire   [0:0] tmp_35_fu_2310_p3;
wire   [24:0] add_ln157_3_fu_2353_p2;
wire   [0:0] icmp_ln157_3_fu_2359_p2;
wire   [0:0] and_ln156_7_fu_2347_p2;
wire   [2:0] select_ln156_3_fu_2365_p3;
wire   [0:0] icmp_ln172_1_fu_2386_p2;
wire   [2:0] len_20_fu_2196_p3;
wire   [2:0] match_len_1_fu_2390_p3;
wire   [2:0] len_21_fu_2373_p3;
wire   [2:0] match_len_3_fu_2402_p3;
wire   [15:0] trunc_ln172_fu_2424_p1;
wire   [15:0] trunc_ln172_1_fu_2427_p1;
wire   [15:0] select_ln172_1_fu_2430_p3;
wire   [0:0] icmp_ln172_fu_2381_p2;
wire   [15:0] trunc_ln172_4_fu_2450_p1;
wire   [15:0] trunc_ln172_5_fu_2454_p1;
wire   [0:0] or_ln172_2_fu_2444_p2;
wire   [15:0] add_ln172_fu_2438_p2;
wire   [0:0] icmp_ln172_4_fu_2474_p2;
wire   [2:0] match_len_6_fu_2478_p3;
wire   [0:0] icmp_ln172_5_fu_2484_p2;
wire   [2:0] match_len_7_fu_2489_p3;
wire   [15:0] trunc_ln172_2_fu_2510_p1;
wire   [15:0] trunc_ln172_3_fu_2513_p1;
wire   [0:0] or_ln172_fu_2500_p2;
wire   [15:0] select_ln172_2_fu_2516_p3;
wire   [15:0] select_ln172_4_fu_2524_p3;
wire   [0:0] or_ln172_1_fu_2506_p2;
wire   [0:0] or_ln172_3_fu_2537_p2;
wire   [15:0] add_ln172_1_fu_2531_p2;
wire   [15:0] select_ln172_6_fu_2543_p3;
wire   [7:0] zext_ln172_fu_2496_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
reg    ap_block_pp0;
reg    ap_enable_operation_49;
reg    ap_enable_state2_pp0_iter0_stage1;
reg    ap_enable_operation_58;
reg    ap_enable_state3_pp0_iter1_stage0;
reg    ap_enable_operation_62;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1719;
reg    ap_condition_1723;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 i_fu_308 = 24'd0;
#0 outValue_fu_312 = 8'd0;
#0 outValue_1_fu_316 = 8'd0;
#0 outValue_2_fu_320 = 8'd0;
#0 outValue_3_fu_324 = 8'd0;
#0 outValue_4_fu_328 = 8'd0;
#0 ap_done_reg = 1'b0;
end

lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_dict_RAM_T2P_BRAM_1bkb #(
    .DataWidth( 432 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
dict_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dict_address0),
    .ce0(dict_ce0_local),
    .we0(dict_we0_local),
    .d0(dictWriteValue_fu_586_p9),
    .q0(dict_q0)
);

lz4CompressEngineRun_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_308 <= 24'd5;
    end else if (((icmp_ln88_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_308 <= i_3_fu_541_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_1_fu_316 <= empty_14;
    end else if (((icmp_ln88_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outValue_1_fu_316 <= outValue_2_fu_320;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_2_fu_320 <= empty_13;
    end else if (((icmp_ln88_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outValue_2_fu_320 <= outValue_3_fu_324;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_3_fu_324 <= empty_12;
    end else if (((icmp_ln88_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outValue_3_fu_324 <= outValue_4_fu_328;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1723)) begin
            outValue_4_fu_328 <= empty_11;
        end else if ((1'b1 == ap_condition_1719)) begin
            outValue_4_fu_328 <= inStream_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_fu_312 <= empty;
    end else if (((icmp_ln88_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outValue_fu_312 <= outValue_1_fu_316;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        compareIdx_2_reg_2716 <= compareIdx_2_fu_1208_p2;
        compareIdx_3_reg_2756 <= compareIdx_3_fu_1321_p2;
        icmp_ln142_12_reg_2721 <= icmp_ln142_12_fu_1224_p2;
        icmp_ln142_13_reg_2726 <= icmp_ln142_13_fu_1239_p2;
        icmp_ln142_14_reg_2731 <= icmp_ln142_14_fu_1254_p2;
        icmp_ln142_15_reg_2736 <= icmp_ln142_15_fu_1269_p2;
        icmp_ln142_16_reg_2741 <= icmp_ln142_16_fu_1284_p2;
        icmp_ln142_17_reg_2746 <= icmp_ln142_17_fu_1299_p2;
        icmp_ln142_18_reg_2761 <= icmp_ln142_18_fu_1337_p2;
        icmp_ln142_19_reg_2766 <= icmp_ln142_19_fu_1352_p2;
        icmp_ln142_20_reg_2771 <= icmp_ln142_20_fu_1367_p2;
        icmp_ln142_21_reg_2776 <= icmp_ln142_21_fu_1382_p2;
        icmp_ln142_22_reg_2781 <= icmp_ln142_22_fu_1397_p2;
        icmp_ln142_23_reg_2786 <= icmp_ln142_23_fu_1412_p2;
        icmp_ln156_4_reg_2751 <= icmp_ln156_4_fu_1305_p2;
        icmp_ln156_6_reg_2791 <= icmp_ln156_6_fu_1418_p2;
        len_17_reg_2812 <= len_17_fu_2014_p3;
        len_18_reg_2698 <= len_18_fu_891_p3;
        len_19_reg_2710 <= len_19_fu_1190_p3;
        len_22_reg_2801 <= len_22_fu_1715_p3;
        sub_ln156_1_reg_2705 <= sub_ln156_1_fu_1136_p2;
        sub_ln156_4_reg_2796 <= sub_ln156_4_fu_1661_p2;
        sub_ln156_5_reg_2807 <= sub_ln156_5_fu_1960_p2;
        sub_ln156_reg_2693 <= sub_ln156_fu_837_p2;
        zext_ln128_reg_2687[23 : 0] <= zext_ln128_fu_602_p1[23 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dict_addr_reg_2682 <= zext_ln109_fu_536_p1;
        i_2_reg_2612 <= i_fu_308;
        icmp_ln172_2_reg_2818 <= icmp_ln172_2_fu_2396_p2;
        icmp_ln172_3_reg_2823 <= icmp_ln172_3_fu_2410_p2;
        icmp_ln88_reg_2666 <= icmp_ln88_fu_474_p2;
        match_len_4_reg_2828 <= match_len_4_fu_2416_p3;
        outValue_load_1_reg_2670 <= outValue_fu_312;
        outValue_load_1_reg_2670_pp0_iter1_reg <= outValue_load_1_reg_2670;
        select_ln172_3_reg_2834 <= select_ln172_3_fu_2458_p3;
        select_ln172_5_reg_2839 <= select_ln172_5_fu_2466_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outValue_1_load_reg_2618 <= outValue_1_fu_316;
        outValue_2_load_reg_2630 <= outValue_2_fu_320;
        outValue_3_load_reg_2642 <= outValue_3_fu_324;
        outValue_4_load_reg_2654 <= outValue_4_fu_328;
    end
end

always @ (*) begin
    if (((icmp_ln88_fu_474_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        compressdStream_blk_n = compressdStream_full_n;
    end else begin
        compressdStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        compressdStream_write = 1'b1;
    end else begin
        compressdStream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_address0_local = dict_addr_reg_2682;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dict_address0_local = zext_ln109_fu_536_p1;
    end else begin
        dict_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dict_ce0_local = 1'b1;
    end else begin
        dict_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_we0_local = 1'b1;
    end else begin
        dict_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd1) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_blk_n = inStream_empty_n;
    end else begin
        inStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_read = 1'b1;
    end else begin
        inStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_1_out_ap_vld = 1'b1;
    end else begin
        outValue_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_2_out_ap_vld = 1'b1;
    end else begin
        outValue_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_3_out_ap_vld = 1'b1;
    end else begin
        outValue_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_4_out_ap_vld = 1'b1;
    end else begin
        outValue_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_2666 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_out_ap_vld = 1'b1;
    end else begin
        outValue_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln147_1_fu_1028_p2 = (eq_1_fu_1006_p7 + 6'd1);

assign add_ln147_2_fu_2043_p2 = (eq_2_fu_2027_p7 + 6'd1);

assign add_ln147_3_fu_2220_p2 = (eq_3_fu_2204_p7 + 6'd1);

assign add_ln147_4_fu_1553_p2 = (eq_4_fu_1531_p7 + 6'd1);

assign add_ln147_5_fu_1852_p2 = (eq_5_fu_1830_p7 + 6'd1);

assign add_ln147_fu_729_p2 = (eq_fu_707_p7 + 6'd1);

assign add_ln157_1_fu_1170_p2 = ($signed(sub_ln156_1_fu_1136_p2) + $signed(25'd33554431));

assign add_ln157_2_fu_2176_p2 = ($signed(sub_ln156_2_fu_2144_p2) + $signed(25'd33554431));

assign add_ln157_3_fu_2353_p2 = ($signed(sub_ln156_3_fu_2321_p2) + $signed(25'd33554431));

assign add_ln157_4_fu_1695_p2 = ($signed(sub_ln156_4_fu_1661_p2) + $signed(25'd33554431));

assign add_ln157_5_fu_1994_p2 = ($signed(sub_ln156_5_fu_1960_p2) + $signed(25'd33554431));

assign add_ln157_fu_871_p2 = ($signed(sub_ln156_fu_837_p2) + $signed(25'd33554431));

assign add_ln172_1_fu_2531_p2 = ($signed(select_ln172_4_fu_2524_p3) + $signed(16'd65535));

assign add_ln172_fu_2438_p2 = ($signed(select_ln172_1_fu_2430_p3) + $signed(16'd65535));

assign and_ln156_10_fu_1982_p2 = (icmp_ln156_11_fu_1976_p2 & icmp_ln156_10_fu_1950_p2);

assign and_ln156_11_fu_1988_p2 = (tmp_45_fu_1942_p3 & and_ln156_10_fu_1982_p2);

assign and_ln156_1_fu_865_p2 = (tmp_13_fu_819_p3 & and_ln156_fu_859_p2);

assign and_ln156_2_fu_1158_p2 = (icmp_ln156_3_fu_1152_p2 & icmp_ln156_2_fu_1126_p2);

assign and_ln156_3_fu_1164_p2 = (tmp_22_fu_1118_p3 & and_ln156_2_fu_1158_p2);

assign and_ln156_4_fu_2165_p2 = (icmp_ln156_5_fu_2159_p2 & icmp_ln156_4_reg_2751);

assign and_ln156_5_fu_2170_p2 = (tmp_30_fu_2133_p3 & and_ln156_4_fu_2165_p2);

assign and_ln156_6_fu_2342_p2 = (icmp_ln156_7_fu_2336_p2 & icmp_ln156_6_reg_2791);

assign and_ln156_7_fu_2347_p2 = (tmp_35_fu_2310_p3 & and_ln156_6_fu_2342_p2);

assign and_ln156_8_fu_1683_p2 = (icmp_ln156_9_fu_1677_p2 & icmp_ln156_8_fu_1651_p2);

assign and_ln156_9_fu_1689_p2 = (tmp_40_fu_1643_p3 & and_ln156_8_fu_1683_p2);

assign and_ln156_fu_859_p2 = (icmp_ln156_fu_827_p2 & icmp_ln156_1_fu_853_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)) | ((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)) | ((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)) | ((compressdStream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_grp1 = ((icmp_ln88_reg_2666 == 1'd1) & (inStream_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1719 = ((icmp_ln88_reg_2666 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1723 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_49 = (icmp_ln88_fu_474_p2 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_58 = (icmp_ln88_reg_2666 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_62 = (icmp_ln88_reg_2666 == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state3_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign cand_10_fu_975_p4 = {{dict_q0[111:104]}};

assign cand_11_fu_990_p4 = {{dict_q0[119:112]}};

assign cand_12_fu_1214_p4 = {{dict_q0[151:144]}};

assign cand_13_fu_1229_p4 = {{dict_q0[159:152]}};

assign cand_14_fu_1244_p4 = {{dict_q0[167:160]}};

assign cand_15_fu_1259_p4 = {{dict_q0[175:168]}};

assign cand_16_fu_1274_p4 = {{dict_q0[183:176]}};

assign cand_17_fu_1289_p4 = {{dict_q0[191:184]}};

assign cand_18_fu_1327_p4 = {{dict_q0[223:216]}};

assign cand_19_fu_1342_p4 = {{dict_q0[231:224]}};

assign cand_1_fu_631_p4 = {{dict_q0[15:8]}};

assign cand_20_fu_1357_p4 = {{dict_q0[239:232]}};

assign cand_21_fu_1372_p4 = {{dict_q0[247:240]}};

assign cand_22_fu_1387_p4 = {{dict_q0[255:248]}};

assign cand_23_fu_1402_p4 = {{dict_q0[263:256]}};

assign cand_24_fu_1440_p4 = {{dict_q0[295:288]}};

assign cand_25_fu_1455_p4 = {{dict_q0[303:296]}};

assign cand_26_fu_1470_p4 = {{dict_q0[311:304]}};

assign cand_27_fu_1485_p4 = {{dict_q0[319:312]}};

assign cand_28_fu_1500_p4 = {{dict_q0[327:320]}};

assign cand_29_fu_1515_p4 = {{dict_q0[335:328]}};

assign cand_2_fu_646_p4 = {{dict_q0[23:16]}};

assign cand_30_fu_1739_p4 = {{dict_q0[367:360]}};

assign cand_31_fu_1754_p4 = {{dict_q0[375:368]}};

assign cand_32_fu_1769_p4 = {{dict_q0[383:376]}};

assign cand_33_fu_1784_p4 = {{dict_q0[391:384]}};

assign cand_34_fu_1799_p4 = {{dict_q0[399:392]}};

assign cand_35_fu_1814_p4 = {{dict_q0[407:400]}};

assign cand_3_fu_661_p4 = {{dict_q0[31:24]}};

assign cand_4_fu_676_p4 = {{dict_q0[39:32]}};

assign cand_5_fu_691_p4 = {{dict_q0[47:40]}};

assign cand_6_fu_915_p4 = {{dict_q0[79:72]}};

assign cand_7_fu_930_p4 = {{dict_q0[87:80]}};

assign cand_8_fu_945_p4 = {{dict_q0[95:88]}};

assign cand_9_fu_960_p4 = {{dict_q0[103:96]}};

assign cand_fu_622_p1 = dict_q0[7:0];

assign compareIdx_1_fu_909_p2 = (tmp_3_fu_899_p4 ^ 24'd16777215);

assign compareIdx_2_fu_1208_p2 = (tmp_s_fu_1198_p4 ^ 24'd16777215);

assign compareIdx_3_fu_1321_p2 = (tmp_14_fu_1311_p4 ^ 24'd16777215);

assign compareIdx_4_fu_1434_p2 = (tmp_19_fu_1424_p4 ^ 24'd16777215);

assign compareIdx_5_fu_1733_p2 = (tmp_24_fu_1723_p4 ^ 24'd16777215);

assign compareIdx_fu_616_p2 = (tmp_fu_606_p4 ^ 24'd16777215);

assign compressdStream_din = {{{select_ln172_6_fu_2543_p3}, {zext_ln172_fu_2496_p1}}, {outValue_load_1_reg_2670_pp0_iter1_reg}};

assign currIdx_fu_572_p2 = ($signed(i_2_reg_2612) + $signed(24'd16777211));

assign dictWriteValue_fu_586_p9 = {{{{{{{{trunc_ln110_fu_577_p1}, {sub_ln115_fu_581_p2}}, {inStream_dout}}, {outValue_4_load_reg_2654}}, {outValue_3_load_reg_2642}}, {outValue_2_load_reg_2630}}, {outValue_1_load_reg_2618}}, {outValue_load_1_reg_2670}};

assign dict_address0 = dict_address0_local;

assign eq_1_fu_1006_p7 = {{{{{{icmp_ln142_11_fu_1000_p2}, {icmp_ln142_10_fu_985_p2}}, {icmp_ln142_9_fu_970_p2}}, {icmp_ln142_8_fu_955_p2}}, {icmp_ln142_7_fu_940_p2}}, {icmp_ln142_6_fu_925_p2}};

assign eq_2_fu_2027_p7 = {{{{{{icmp_ln142_17_reg_2746}, {icmp_ln142_16_reg_2741}}, {icmp_ln142_15_reg_2736}}, {icmp_ln142_14_reg_2731}}, {icmp_ln142_13_reg_2726}}, {icmp_ln142_12_reg_2721}};

assign eq_3_fu_2204_p7 = {{{{{{icmp_ln142_23_reg_2786}, {icmp_ln142_22_reg_2781}}, {icmp_ln142_21_reg_2776}}, {icmp_ln142_20_reg_2771}}, {icmp_ln142_19_reg_2766}}, {icmp_ln142_18_reg_2761}};

assign eq_4_fu_1531_p7 = {{{{{{icmp_ln142_29_fu_1525_p2}, {icmp_ln142_28_fu_1510_p2}}, {icmp_ln142_27_fu_1495_p2}}, {icmp_ln142_26_fu_1480_p2}}, {icmp_ln142_25_fu_1465_p2}}, {icmp_ln142_24_fu_1450_p2}};

assign eq_5_fu_1830_p7 = {{{{{{icmp_ln142_35_fu_1824_p2}, {icmp_ln142_34_fu_1809_p2}}, {icmp_ln142_33_fu_1794_p2}}, {icmp_ln142_32_fu_1779_p2}}, {icmp_ln142_31_fu_1764_p2}}, {icmp_ln142_30_fu_1749_p2}};

assign eq_fu_707_p7 = {{{{{{icmp_ln142_5_fu_701_p2}, {icmp_ln142_4_fu_686_p2}}, {icmp_ln142_3_fu_671_p2}}, {icmp_ln142_2_fu_656_p2}}, {icmp_ln142_1_fu_641_p2}}, {icmp_ln142_fu_626_p2}};

assign hash_fu_530_p2 = (zext_ln105_2_fu_526_p1 ^ shl_ln_fu_482_p3);

assign i_3_fu_541_p2 = (i_fu_308 + 24'd1);

assign icmp_ln142_10_fu_985_p2 = ((outValue_4_load_reg_2654 == cand_10_fu_975_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_11_fu_1000_p2 = ((inStream_dout == cand_11_fu_990_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_12_fu_1224_p2 = ((outValue_load_1_reg_2670 == cand_12_fu_1214_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_13_fu_1239_p2 = ((outValue_1_load_reg_2618 == cand_13_fu_1229_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_14_fu_1254_p2 = ((outValue_2_load_reg_2630 == cand_14_fu_1244_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_15_fu_1269_p2 = ((outValue_3_load_reg_2642 == cand_15_fu_1259_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_16_fu_1284_p2 = ((outValue_4_load_reg_2654 == cand_16_fu_1274_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_17_fu_1299_p2 = ((inStream_dout == cand_17_fu_1289_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_18_fu_1337_p2 = ((outValue_load_1_reg_2670 == cand_18_fu_1327_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_19_fu_1352_p2 = ((outValue_1_load_reg_2618 == cand_19_fu_1342_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_1_fu_641_p2 = ((outValue_1_load_reg_2618 == cand_1_fu_631_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_20_fu_1367_p2 = ((outValue_2_load_reg_2630 == cand_20_fu_1357_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_21_fu_1382_p2 = ((outValue_3_load_reg_2642 == cand_21_fu_1372_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_22_fu_1397_p2 = ((outValue_4_load_reg_2654 == cand_22_fu_1387_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_23_fu_1412_p2 = ((inStream_dout == cand_23_fu_1402_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_24_fu_1450_p2 = ((outValue_load_1_reg_2670 == cand_24_fu_1440_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_25_fu_1465_p2 = ((outValue_1_load_reg_2618 == cand_25_fu_1455_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_26_fu_1480_p2 = ((outValue_2_load_reg_2630 == cand_26_fu_1470_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_27_fu_1495_p2 = ((outValue_3_load_reg_2642 == cand_27_fu_1485_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_28_fu_1510_p2 = ((outValue_4_load_reg_2654 == cand_28_fu_1500_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_29_fu_1525_p2 = ((inStream_dout == cand_29_fu_1515_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_2_fu_656_p2 = ((outValue_2_load_reg_2630 == cand_2_fu_646_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_30_fu_1749_p2 = ((outValue_load_1_reg_2670 == cand_30_fu_1739_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_31_fu_1764_p2 = ((outValue_1_load_reg_2618 == cand_31_fu_1754_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_32_fu_1779_p2 = ((outValue_2_load_reg_2630 == cand_32_fu_1769_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_33_fu_1794_p2 = ((outValue_3_load_reg_2642 == cand_33_fu_1784_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_34_fu_1809_p2 = ((outValue_4_load_reg_2654 == cand_34_fu_1799_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_35_fu_1824_p2 = ((inStream_dout == cand_35_fu_1814_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_3_fu_671_p2 = ((outValue_3_load_reg_2642 == cand_3_fu_661_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_4_fu_686_p2 = ((outValue_4_load_reg_2654 == cand_4_fu_676_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_5_fu_701_p2 = ((inStream_dout == cand_5_fu_691_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_6_fu_925_p2 = ((outValue_load_1_reg_2670 == cand_6_fu_915_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_7_fu_940_p2 = ((outValue_1_load_reg_2618 == cand_7_fu_930_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_8_fu_955_p2 = ((outValue_2_load_reg_2630 == cand_8_fu_945_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_9_fu_970_p2 = ((outValue_3_load_reg_2642 == cand_9_fu_960_p4) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_626_p2 = ((outValue_load_1_reg_2670 == cand_fu_622_p1) ? 1'b1 : 1'b0);

assign icmp_ln154_1_fu_1104_p2 = ((eq_1_fu_1006_p7 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln154_2_fu_2119_p2 = ((eq_2_fu_2027_p7 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln154_3_fu_2296_p2 = ((eq_3_fu_2204_p7 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln154_4_fu_1629_p2 = ((eq_4_fu_1531_p7 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln154_5_fu_1928_p2 = ((eq_5_fu_1830_p7 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_805_p2 = ((eq_fu_707_p7 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln156_10_fu_1950_p2 = ((currIdx_fu_572_p2 > compareIdx_5_fu_1733_p2) ? 1'b1 : 1'b0);

assign icmp_ln156_11_fu_1976_p2 = (($signed(tmp_46_fu_1966_p4) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln156_1_fu_853_p2 = (($signed(tmp_16_fu_843_p4) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln156_2_fu_1126_p2 = ((currIdx_fu_572_p2 > compareIdx_1_fu_909_p2) ? 1'b1 : 1'b0);

assign icmp_ln156_3_fu_1152_p2 = (($signed(tmp_23_fu_1142_p4) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln156_4_fu_1305_p2 = ((currIdx_fu_572_p2 > compareIdx_2_fu_1208_p2) ? 1'b1 : 1'b0);

assign icmp_ln156_5_fu_2159_p2 = (($signed(tmp_31_fu_2149_p4) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln156_6_fu_1418_p2 = ((currIdx_fu_572_p2 > compareIdx_3_fu_1321_p2) ? 1'b1 : 1'b0);

assign icmp_ln156_7_fu_2336_p2 = (($signed(tmp_36_fu_2326_p4) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln156_8_fu_1651_p2 = ((currIdx_fu_572_p2 > compareIdx_4_fu_1434_p2) ? 1'b1 : 1'b0);

assign icmp_ln156_9_fu_1677_p2 = (($signed(tmp_41_fu_1667_p4) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_827_p2 = ((currIdx_fu_572_p2 > compareIdx_fu_616_p2) ? 1'b1 : 1'b0);

assign icmp_ln157_1_fu_1176_p2 = (($signed(add_ln157_1_fu_1170_p2) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign icmp_ln157_2_fu_2182_p2 = (($signed(add_ln157_2_fu_2176_p2) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign icmp_ln157_3_fu_2359_p2 = (($signed(add_ln157_3_fu_2353_p2) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign icmp_ln157_4_fu_1701_p2 = (($signed(add_ln157_4_fu_1695_p2) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign icmp_ln157_5_fu_2000_p2 = (($signed(add_ln157_5_fu_1994_p2) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_877_p2 = (($signed(add_ln157_fu_871_p2) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign icmp_ln172_1_fu_2386_p2 = ((len_19_reg_2710 > len_18_reg_2698) ? 1'b1 : 1'b0);

assign icmp_ln172_2_fu_2396_p2 = ((len_20_fu_2196_p3 > match_len_1_fu_2390_p3) ? 1'b1 : 1'b0);

assign icmp_ln172_3_fu_2410_p2 = ((len_21_fu_2373_p3 > match_len_3_fu_2402_p3) ? 1'b1 : 1'b0);

assign icmp_ln172_4_fu_2474_p2 = ((len_22_reg_2801 > match_len_4_reg_2828) ? 1'b1 : 1'b0);

assign icmp_ln172_5_fu_2484_p2 = ((len_17_reg_2812 > match_len_6_fu_2478_p3) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_2381_p2 = ((len_18_reg_2698 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_474_p2 = ((i_fu_308 < boundary) ? 1'b1 : 1'b0);

assign len_10_fu_2302_p3 = ((icmp_ln154_3_fu_2296_p2[0:0] == 1'b1) ? 3'd6 : len_9_fu_2290_p2);

assign len_12_fu_1623_p2 = (select_ln152_9_fu_1615_p3 | or_ln152_6_fu_1607_p3);

assign len_13_fu_1635_p3 = ((icmp_ln154_4_fu_1629_p2[0:0] == 1'b1) ? 3'd6 : len_12_fu_1623_p2);

assign len_15_fu_1922_p2 = (select_ln152_11_fu_1914_p3 | or_ln152_8_fu_1906_p3);

assign len_16_fu_1934_p3 = ((icmp_ln154_5_fu_1928_p2[0:0] == 1'b1) ? 3'd6 : len_15_fu_1922_p2);

assign len_17_fu_2014_p3 = ((and_ln156_11_fu_1988_p2[0:0] == 1'b1) ? select_ln156_5_fu_2006_p3 : 3'd0);

assign len_18_fu_891_p3 = ((and_ln156_1_fu_865_p2[0:0] == 1'b1) ? select_ln156_fu_883_p3 : 3'd0);

assign len_19_fu_1190_p3 = ((and_ln156_3_fu_1164_p2[0:0] == 1'b1) ? select_ln156_1_fu_1182_p3 : 3'd0);

assign len_1_fu_811_p3 = ((icmp_ln154_fu_805_p2[0:0] == 1'b1) ? 3'd6 : len_fu_799_p2);

assign len_20_fu_2196_p3 = ((and_ln156_5_fu_2170_p2[0:0] == 1'b1) ? select_ln156_2_fu_2188_p3 : 3'd0);

assign len_21_fu_2373_p3 = ((and_ln156_7_fu_2347_p2[0:0] == 1'b1) ? select_ln156_3_fu_2365_p3 : 3'd0);

assign len_22_fu_1715_p3 = ((and_ln156_9_fu_1689_p2[0:0] == 1'b1) ? select_ln156_4_fu_1707_p3 : 3'd0);

assign len_3_fu_1098_p2 = (select_ln152_3_fu_1090_p3 | or_ln152_s_fu_1082_p3);

assign len_4_fu_1110_p3 = ((icmp_ln154_1_fu_1104_p2[0:0] == 1'b1) ? 3'd6 : len_3_fu_1098_p2);

assign len_6_fu_2113_p2 = (select_ln152_5_fu_2105_p3 | or_ln152_2_fu_2097_p3);

assign len_7_fu_2125_p3 = ((icmp_ln154_2_fu_2119_p2[0:0] == 1'b1) ? 3'd6 : len_6_fu_2113_p2);

assign len_9_fu_2290_p2 = (select_ln152_7_fu_2282_p3 | or_ln152_4_fu_2274_p3);

assign len_fu_799_p2 = (select_ln152_1_fu_791_p3 | or_ln_fu_783_p3);

assign lowbit_1_fu_1034_p2 = (mm_1_fu_1022_p2 & add_ln147_1_fu_1028_p2);

assign lowbit_2_fu_2049_p2 = (mm_2_fu_2037_p2 & add_ln147_2_fu_2043_p2);

assign lowbit_3_fu_2226_p2 = (mm_3_fu_2214_p2 & add_ln147_3_fu_2220_p2);

assign lowbit_4_fu_1559_p2 = (mm_4_fu_1547_p2 & add_ln147_4_fu_1553_p2);

assign lowbit_5_fu_1858_p2 = (mm_5_fu_1846_p2 & add_ln147_5_fu_1852_p2);

assign lowbit_fu_735_p2 = (mm_fu_723_p2 & add_ln147_fu_729_p2);

assign match_len_1_fu_2390_p3 = ((icmp_ln172_1_fu_2386_p2[0:0] == 1'b1) ? len_19_reg_2710 : len_18_reg_2698);

assign match_len_3_fu_2402_p3 = ((icmp_ln172_2_fu_2396_p2[0:0] == 1'b1) ? len_20_fu_2196_p3 : match_len_1_fu_2390_p3);

assign match_len_4_fu_2416_p3 = ((icmp_ln172_3_fu_2410_p2[0:0] == 1'b1) ? len_21_fu_2373_p3 : match_len_3_fu_2402_p3);

assign match_len_6_fu_2478_p3 = ((icmp_ln172_4_fu_2474_p2[0:0] == 1'b1) ? len_22_reg_2801 : match_len_4_reg_2828);

assign match_len_7_fu_2489_p3 = ((icmp_ln172_5_fu_2484_p2[0:0] == 1'b1) ? len_17_reg_2812 : match_len_6_fu_2478_p3);

assign mm_1_fu_1022_p2 = (eq_1_fu_1006_p7 ^ 6'd63);

assign mm_2_fu_2037_p2 = (eq_2_fu_2027_p7 ^ 6'd63);

assign mm_3_fu_2214_p2 = (eq_3_fu_2204_p7 ^ 6'd63);

assign mm_4_fu_1547_p2 = (eq_4_fu_1531_p7 ^ 6'd63);

assign mm_5_fu_1846_p2 = (eq_5_fu_1830_p7 ^ 6'd63);

assign mm_fu_723_p2 = (eq_fu_707_p7 ^ 6'd63);

assign or_ln152_2_fu_2097_p3 = {{tmp_27_fu_2063_p3}, {select_ln152_4_fu_2089_p3}};

assign or_ln152_4_fu_2274_p3 = {{tmp_33_fu_2240_p3}, {select_ln152_6_fu_2266_p3}};

assign or_ln152_6_fu_1607_p3 = {{tmp_38_fu_1573_p3}, {select_ln152_8_fu_1599_p3}};

assign or_ln152_8_fu_1906_p3 = {{tmp_43_fu_1872_p3}, {select_ln152_10_fu_1898_p3}};

assign or_ln152_s_fu_1082_p3 = {{tmp_18_fu_1048_p3}, {select_ln152_2_fu_1074_p3}};

assign or_ln172_1_fu_2506_p2 = (icmp_ln172_3_reg_2823 | icmp_ln172_2_reg_2818);

assign or_ln172_2_fu_2444_p2 = (icmp_ln172_fu_2381_p2 | icmp_ln172_1_fu_2386_p2);

assign or_ln172_3_fu_2537_p2 = (or_ln172_fu_2500_p2 | or_ln172_1_fu_2506_p2);

assign or_ln172_fu_2500_p2 = (icmp_ln172_5_fu_2484_p2 | icmp_ln172_4_fu_2474_p2);

assign or_ln_fu_783_p3 = {{tmp_11_fu_749_p3}, {select_ln152_fu_775_p3}};

assign outValue_1_out = outValue_1_load_reg_2618;

assign outValue_2_out = outValue_2_load_reg_2630;

assign outValue_3_out = outValue_3_load_reg_2642;

assign outValue_4_out = outValue_4_load_reg_2654;

assign outValue_out = outValue_fu_312;

assign select_ln152_10_fu_1898_p3 = ((tmp_42_fu_1864_p3[0:0] == 1'b1) ? 2'd3 : tmp_25_fu_1888_p4);

assign select_ln152_11_fu_1914_p3 = ((tmp_44_fu_1880_p3[0:0] == 1'b1) ? 3'd5 : 3'd0);

assign select_ln152_1_fu_791_p3 = ((tmp_12_fu_757_p3[0:0] == 1'b1) ? 3'd5 : 3'd0);

assign select_ln152_2_fu_1074_p3 = ((tmp_17_fu_1040_p3[0:0] == 1'b1) ? 2'd3 : tmp_9_fu_1064_p4);

assign select_ln152_3_fu_1090_p3 = ((tmp_21_fu_1056_p3[0:0] == 1'b1) ? 3'd5 : 3'd0);

assign select_ln152_4_fu_2089_p3 = ((tmp_26_fu_2055_p3[0:0] == 1'b1) ? 2'd3 : tmp_10_fu_2079_p4);

assign select_ln152_5_fu_2105_p3 = ((tmp_28_fu_2071_p3[0:0] == 1'b1) ? 3'd5 : 3'd0);

assign select_ln152_6_fu_2266_p3 = ((tmp_32_fu_2232_p3[0:0] == 1'b1) ? 2'd3 : tmp_15_fu_2256_p4);

assign select_ln152_7_fu_2282_p3 = ((tmp_34_fu_2248_p3[0:0] == 1'b1) ? 3'd5 : 3'd0);

assign select_ln152_8_fu_1599_p3 = ((tmp_37_fu_1565_p3[0:0] == 1'b1) ? 2'd3 : tmp_20_fu_1589_p4);

assign select_ln152_9_fu_1615_p3 = ((tmp_39_fu_1581_p3[0:0] == 1'b1) ? 3'd5 : 3'd0);

assign select_ln152_fu_775_p3 = ((tmp_8_fu_741_p3[0:0] == 1'b1) ? 2'd3 : tmp_5_fu_765_p4);

assign select_ln156_1_fu_1182_p3 = ((icmp_ln157_1_fu_1176_p2[0:0] == 1'b1) ? len_4_fu_1110_p3 : 3'd0);

assign select_ln156_2_fu_2188_p3 = ((icmp_ln157_2_fu_2182_p2[0:0] == 1'b1) ? len_7_fu_2125_p3 : 3'd0);

assign select_ln156_3_fu_2365_p3 = ((icmp_ln157_3_fu_2359_p2[0:0] == 1'b1) ? len_10_fu_2302_p3 : 3'd0);

assign select_ln156_4_fu_1707_p3 = ((icmp_ln157_4_fu_1701_p2[0:0] == 1'b1) ? len_13_fu_1635_p3 : 3'd0);

assign select_ln156_5_fu_2006_p3 = ((icmp_ln157_5_fu_2000_p2[0:0] == 1'b1) ? len_16_fu_1934_p3 : 3'd0);

assign select_ln156_fu_883_p3 = ((icmp_ln157_fu_877_p2[0:0] == 1'b1) ? len_1_fu_811_p3 : 3'd0);

assign select_ln172_1_fu_2430_p3 = ((icmp_ln172_1_fu_2386_p2[0:0] == 1'b1) ? trunc_ln172_fu_2424_p1 : trunc_ln172_1_fu_2427_p1);

assign select_ln172_2_fu_2516_p3 = ((icmp_ln172_5_fu_2484_p2[0:0] == 1'b1) ? trunc_ln172_2_fu_2510_p1 : trunc_ln172_3_fu_2513_p1);

assign select_ln172_3_fu_2458_p3 = ((icmp_ln172_3_fu_2410_p2[0:0] == 1'b1) ? trunc_ln172_4_fu_2450_p1 : trunc_ln172_5_fu_2454_p1);

assign select_ln172_4_fu_2524_p3 = ((or_ln172_fu_2500_p2[0:0] == 1'b1) ? select_ln172_2_fu_2516_p3 : select_ln172_3_reg_2834);

assign select_ln172_5_fu_2466_p3 = ((or_ln172_2_fu_2444_p2[0:0] == 1'b1) ? add_ln172_fu_2438_p2 : 16'd0);

assign select_ln172_6_fu_2543_p3 = ((or_ln172_3_fu_2537_p2[0:0] == 1'b1) ? add_ln172_1_fu_2531_p2 : select_ln172_5_reg_2839);

assign shl_ln105_1_fu_490_p3 = {{outValue_1_fu_316}, {3'd0}};

assign shl_ln105_2_fu_498_p3 = {{outValue_2_fu_320}, {2'd0}};

assign shl_ln_fu_482_p3 = {{outValue_fu_312}, {4'd0}};

assign sub_ln115_fu_581_p2 = (24'd4 - i_2_reg_2612);

assign sub_ln156_1_fu_1136_p2 = (zext_ln128_fu_602_p1 - zext_ln166_1_fu_1132_p1);

assign sub_ln156_2_fu_2144_p2 = (zext_ln128_reg_2687 - zext_ln166_2_fu_2141_p1);

assign sub_ln156_3_fu_2321_p2 = (zext_ln128_reg_2687 - zext_ln166_3_fu_2318_p1);

assign sub_ln156_4_fu_1661_p2 = (zext_ln128_fu_602_p1 - zext_ln166_4_fu_1657_p1);

assign sub_ln156_5_fu_1960_p2 = (zext_ln128_fu_602_p1 - zext_ln166_5_fu_1956_p1);

assign sub_ln156_fu_837_p2 = (zext_ln128_fu_602_p1 - zext_ln166_fu_833_p1);

assign tmp_10_fu_2079_p4 = {{lowbit_2_fu_2049_p2[2:1]}};

assign tmp_11_fu_749_p3 = lowbit_fu_735_p2[32'd4];

assign tmp_12_fu_757_p3 = lowbit_fu_735_p2[32'd5];

assign tmp_13_fu_819_p3 = len_1_fu_811_p3[32'd2];

assign tmp_14_fu_1311_p4 = {{dict_q0[287:264]}};

assign tmp_15_fu_2256_p4 = {{lowbit_3_fu_2226_p2[2:1]}};

assign tmp_16_fu_843_p4 = {{sub_ln156_fu_837_p2[24:16]}};

assign tmp_17_fu_1040_p3 = lowbit_1_fu_1034_p2[32'd3];

assign tmp_18_fu_1048_p3 = lowbit_1_fu_1034_p2[32'd4];

assign tmp_19_fu_1424_p4 = {{dict_q0[359:336]}};

assign tmp_20_fu_1589_p4 = {{lowbit_4_fu_1559_p2[2:1]}};

assign tmp_21_fu_1056_p3 = lowbit_1_fu_1034_p2[32'd5];

assign tmp_22_fu_1118_p3 = len_4_fu_1110_p3[32'd2];

assign tmp_23_fu_1142_p4 = {{sub_ln156_1_fu_1136_p2[24:16]}};

assign tmp_24_fu_1723_p4 = {{dict_q0[431:408]}};

assign tmp_25_fu_1888_p4 = {{lowbit_5_fu_1858_p2[2:1]}};

assign tmp_26_fu_2055_p3 = lowbit_2_fu_2049_p2[32'd3];

assign tmp_27_fu_2063_p3 = lowbit_2_fu_2049_p2[32'd4];

assign tmp_28_fu_2071_p3 = lowbit_2_fu_2049_p2[32'd5];

assign tmp_30_fu_2133_p3 = len_7_fu_2125_p3[32'd2];

assign tmp_31_fu_2149_p4 = {{sub_ln156_2_fu_2144_p2[24:16]}};

assign tmp_32_fu_2232_p3 = lowbit_3_fu_2226_p2[32'd3];

assign tmp_33_fu_2240_p3 = lowbit_3_fu_2226_p2[32'd4];

assign tmp_34_fu_2248_p3 = lowbit_3_fu_2226_p2[32'd5];

assign tmp_35_fu_2310_p3 = len_10_fu_2302_p3[32'd2];

assign tmp_36_fu_2326_p4 = {{sub_ln156_3_fu_2321_p2[24:16]}};

assign tmp_37_fu_1565_p3 = lowbit_4_fu_1559_p2[32'd3];

assign tmp_38_fu_1573_p3 = lowbit_4_fu_1559_p2[32'd4];

assign tmp_39_fu_1581_p3 = lowbit_4_fu_1559_p2[32'd5];

assign tmp_3_fu_899_p4 = {{dict_q0[143:120]}};

assign tmp_40_fu_1643_p3 = len_13_fu_1635_p3[32'd2];

assign tmp_41_fu_1667_p4 = {{sub_ln156_4_fu_1661_p2[24:16]}};

assign tmp_42_fu_1864_p3 = lowbit_5_fu_1858_p2[32'd3];

assign tmp_43_fu_1872_p3 = lowbit_5_fu_1858_p2[32'd4];

assign tmp_44_fu_1880_p3 = lowbit_5_fu_1858_p2[32'd5];

assign tmp_45_fu_1942_p3 = len_16_fu_1934_p3[32'd2];

assign tmp_46_fu_1966_p4 = {{sub_ln156_5_fu_1960_p2[24:16]}};

assign tmp_5_fu_765_p4 = {{lowbit_fu_735_p2[2:1]}};

assign tmp_8_fu_741_p3 = lowbit_fu_735_p2[32'd3];

assign tmp_9_fu_1064_p4 = {{lowbit_1_fu_1034_p2[2:1]}};

assign tmp_fu_606_p4 = {{dict_q0[71:48]}};

assign tmp_s_fu_1198_p4 = {{dict_q0[215:192]}};

assign trunc_ln110_fu_577_p1 = dict_q0[359:0];

assign trunc_ln172_1_fu_2427_p1 = sub_ln156_reg_2693[15:0];

assign trunc_ln172_2_fu_2510_p1 = sub_ln156_5_reg_2807[15:0];

assign trunc_ln172_3_fu_2513_p1 = sub_ln156_4_reg_2796[15:0];

assign trunc_ln172_4_fu_2450_p1 = sub_ln156_3_fu_2321_p2[15:0];

assign trunc_ln172_5_fu_2454_p1 = sub_ln156_2_fu_2144_p2[15:0];

assign trunc_ln172_fu_2424_p1 = sub_ln156_1_reg_2705[15:0];

assign xor_ln105_1_fu_520_p2 = (zext_ln105_1_fu_516_p1 ^ shl_ln105_1_fu_490_p3);

assign xor_ln105_fu_510_p2 = (zext_ln105_fu_506_p1 ^ shl_ln105_2_fu_498_p3);

assign zext_ln105_1_fu_516_p1 = xor_ln105_fu_510_p2;

assign zext_ln105_2_fu_526_p1 = xor_ln105_1_fu_520_p2;

assign zext_ln105_fu_506_p1 = outValue_3_fu_324;

assign zext_ln109_fu_536_p1 = hash_fu_530_p2;

assign zext_ln128_fu_602_p1 = currIdx_fu_572_p2;

assign zext_ln166_1_fu_1132_p1 = compareIdx_1_fu_909_p2;

assign zext_ln166_2_fu_2141_p1 = compareIdx_2_reg_2716;

assign zext_ln166_3_fu_2318_p1 = compareIdx_3_reg_2756;

assign zext_ln166_4_fu_1657_p1 = compareIdx_4_fu_1434_p2;

assign zext_ln166_5_fu_1956_p1 = compareIdx_5_fu_1733_p2;

assign zext_ln166_fu_833_p1 = compareIdx_fu_616_p2;

assign zext_ln172_fu_2496_p1 = match_len_7_fu_2489_p3;

always @ (posedge ap_clk) begin
    zext_ln128_reg_2687[24] <= 1'b0;
end

endmodule //lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2
