// Seed: 96558051
module module_0;
  assign id_1[1'b0] = 1;
  assign module_2.id_5 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    output supply0 id_2,
    input tri0 id_3
);
  assign id_2 = 1;
  initial id_1 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri0 id_6
    , id_14,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    output wand id_10,
    input uwire id_11,
    output tri0 id_12
);
  or primCall (id_10, id_11, id_14, id_2, id_3, id_5, id_7, id_9);
  module_0 modCall_1 ();
endmodule
