// Seed: 4156470532
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  type_17(
      1, 1, id_2 - id_6 - 1, 1'b0
  );
  logic id_9;
  assign id_5 = 1;
endmodule
