### Hi there ðŸ‘‹
#  PhD Student Yuchao's Github
* [![My GitHub stats](https://github-readme-stats.vercel.app/api?username=yuchaosu)](https://github.com/yuchaosu/github-readme-stats)
* [![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=yuchaosu&layout=compact&langs_count=8)](https://github.com/anuraghazra/github-readme-stats)
<!---
* ðŸ™‹ðŸ»â€â™‚ï¸ Hi, I'm "**Jongsang Yoo**"
* ðŸ‘¨ðŸ»â€ðŸŽ“ Now, I'm studying **Computer Science & Engineering** (M.S. student) in Korea Univ.
* ðŸ‘¨ðŸ»â€ðŸŽ“ I majored **Eelctronic Engineering** (B.S. degree) in Myoungji Univ.
* ðŸ”¬ I'm currently focused on **"microprocessor architecture (RISC-V), custom vector ISAs for LLM acceleration, and SoC architecture"**.
* ðŸ”¬ I have also researched **"NTT-based hardware accelerators (targeting ZKP, FHE, PQC, etc.) using systolic array"**.


---
* ðŸ“¨ **jamin0513@korea.ac.kr**
* ðŸ“„ [**CV**](https://www.notion.so/CV-de49689bad7f45f1b45669358957d5c6?pvs=4)
* ðŸ“„ [**Portfolio**](https://right-blarney-ad5.notion.site/ABOUT-JONG-SANG-1bccf54efce348f1a788425029a6b408)
---
ðŸ“š **Skill Stack**
* C / Python
* STM32 / IAR
* FPGA : Xilinx - Verilog / Vivado, Vitis
* FPGA : Altera - Verilog / Quartus II
* Atmega / Atmel Studio
* Inventor, Fusion360
* Kicad
* PSIM
<!--
**yuchaosu/yuchaosu** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
