,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/andylithia/openmpw/MPWTRIAL/openlane/hp35_core,hp35_core,hp35_core,flow completed,0h5m46s0ms,0h3m58s0ms,41800.0,0.14,20900.0,25.3,1025.28,2926,0,0,0,0,0,0,0,0,0,0,-1,88405,21542,0.0,-3.51,0.0,0.0,0.0,0.0,-3.51,0.0,0.0,0.0,69569015.0,0.0,24.3,21.96,0.83,2.27,0.0,2115,3167,349,1378,0,0,0,2608,58,1,61,118,822,55,4,167,748,725,16,278,1833,0,2111,100.0,10.0,10,DELAY 0,8,50,1,153.6,153.18,0.35,0.3,sky130_fd_sc_hd,0,4
