#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Dec 28 10:09:40 2020
# Process ID: 27320
# Current directory: C:/Users/asus/Desktop/project_proje
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33724 C:\Users\asus\Desktop\project_proje\project_proje.xpr
# Log file: C:/Users/asus/Desktop/project_proje/vivado.log
# Journal file: C:/Users/asus/Desktop/project_proje\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/asus/Desktop/project_proje/project_proje.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 826.352 ; gain = 616.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:22]
INFO: [Synth 8-3491] module 'servomodule' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/servo.vhd:6' bound to instance 'Servo_module' of component 'servomodule' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:87]
INFO: [Synth 8-638] synthesizing module 'servomodule' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/servo.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'servomodule' (1#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/servo.vhd:14]
INFO: [Synth 8-3491] module 'rangesensor' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_1.vhd:7' bound to instance 'RS1' of component 'rangesensor' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:94]
INFO: [Synth 8-638] synthesizing module 'rangesensor' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'rangesensor' (2#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_1.vhd:15]
INFO: [Synth 8-3491] module 'rangesensor2' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_2.vhd:7' bound to instance 'RS2' of component 'rangesensor2' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:101]
INFO: [Synth 8-638] synthesizing module 'rangesensor2' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'rangesensor2' (3#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_2.vhd:14]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/counter.vhd:6' bound to instance 'Counter1' of component 'counter' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:108]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/counter.vhd:12]
INFO: [Synth 8-3491] module 'anode_decoder' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:5' bound to instance 'AnodeDecoder' of component 'anode_decoder' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:112]
INFO: [Synth 8-638] synthesizing module 'anode_decoder' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'anode_decoder' (5#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:10]
INFO: [Synth 8-3491] module 'BCD' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/BCD.vhd:5' bound to instance 'BtoD' of component 'BCD' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:115]
INFO: [Synth 8-638] synthesizing module 'BCD' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/BCD.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD' (6#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/BCD.vhd:10]
INFO: [Synth 8-3491] module 'Muxx' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Multiplexer.vhd:6' bound to instance 'Multiplexer' of component 'Muxx' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Muxx' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Multiplexer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Muxx' (7#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Multiplexer.vhd:13]
INFO: [Synth 8-3491] module 'buzzer' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Buzzer.vhd:5' bound to instance 'Buzzerr' of component 'buzzer' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:122]
INFO: [Synth 8-638] synthesizing module 'buzzer' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Buzzer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'buzzer' (8#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Buzzer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top_module' (9#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 849.492 ; gain = 639.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 849.492 ; gain = 639.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1161.082 ; gain = 951.430
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.082 ; gain = 340.406
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A5800EA
set_property PROGRAM.FILE {C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 10:37:39 2020...
