// Seed: 3111865748
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    output id_7,
    input logic id_8
);
  logic id_9;
  always @(1 or negedge 1) id_3 = id_1 & sample == 1;
  assign id_6 = 1'b0 <= "";
  assign id_6 = {1{1}};
  assign id_9 = id_0;
  logic id_10;
  logic id_11;
  assign id_2 = id_1;
  type_20(
      id_5, 1, 1'b0, id_3.id_10
  ); type_21(
      id_3, 1, id_8
  );
endmodule
