<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="ram_ddr_mig7_interface_pkg" />
            <top_module name="sim_tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="109016200000fs"></ZoomStartTime>
      <ZoomEndTime time="109338200001fs"></ZoomEndTime>
      <Cursor1Time time="109069999000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="200"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="2" />
   <wvobject type="group" fp_name="group190">
      <obj_property name="label">ctrl</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/clk_100MHz_i">
         <obj_property name="ElementShortName">clk_100MHz_i</obj_property>
         <obj_property name="ObjectShortName">clk_100MHz_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/rstn_i">
         <obj_property name="ElementShortName">rstn_i</obj_property>
         <obj_property name="ObjectShortName">rstn_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/init_calib_complete_o">
         <obj_property name="ElementShortName">init_calib_complete_o</obj_property>
         <obj_property name="ObjectShortName">init_calib_complete_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_addr">
         <obj_property name="ElementShortName">ddr2_addr[12:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_addr[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_ba">
         <obj_property name="ElementShortName">ddr2_ba[2:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_ba[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_ras_n">
         <obj_property name="ElementShortName">ddr2_ras_n</obj_property>
         <obj_property name="ObjectShortName">ddr2_ras_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_cas_n">
         <obj_property name="ElementShortName">ddr2_cas_n</obj_property>
         <obj_property name="ObjectShortName">ddr2_cas_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_we_n">
         <obj_property name="ElementShortName">ddr2_we_n</obj_property>
         <obj_property name="ObjectShortName">ddr2_we_n</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_ck_p">
         <obj_property name="ElementShortName">ddr2_ck_p[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_ck_p[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_ck_n">
         <obj_property name="ElementShortName">ddr2_ck_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_ck_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_cke">
         <obj_property name="ElementShortName">ddr2_cke[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_cke[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_cs_n">
         <obj_property name="ElementShortName">ddr2_cs_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_cs_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_dm">
         <obj_property name="ElementShortName">ddr2_dm[1:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dm[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_odt">
         <obj_property name="ElementShortName">ddr2_odt[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_odt[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_dq">
         <obj_property name="ElementShortName">ddr2_dq[15:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dq[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_dqs_p">
         <obj_property name="ElementShortName">ddr2_dqs_p[1:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dqs_p[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/ddr2_dqs_n">
         <obj_property name="ElementShortName">ddr2_dqs_n[1:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dqs_n[1:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/st_state">
         <obj_property name="ElementShortName">st_state</obj_property>
         <obj_property name="ObjectShortName">st_state</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/st_next_state">
         <obj_property name="ElementShortName">st_next_state</obj_property>
         <obj_property name="ObjectShortName">st_next_state</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_rst">
         <obj_property name="ElementShortName">s_rst</obj_property>
         <obj_property name="ObjectShortName">s_rst</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_reset">
         <obj_property name="ElementShortName">s_reset</obj_property>
         <obj_property name="ObjectShortName">s_reset</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_resetn">
         <obj_property name="ElementShortName">s_resetn</obj_property>
         <obj_property name="ObjectShortName">s_resetn</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_locked">
         <obj_property name="ElementShortName">s_locked</obj_property>
         <obj_property name="ObjectShortName">s_locked</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/clk_100MHz_buf">
         <obj_property name="ElementShortName">clk_100MHz_buf</obj_property>
         <obj_property name="ObjectShortName">clk_100MHz_buf</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/clk_200MHz_buf">
         <obj_property name="ElementShortName">clk_200MHz_buf</obj_property>
         <obj_property name="ObjectShortName">clk_200MHz_buf</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rd_ack_pre">
         <obj_property name="ElementShortName">s_ram_rd_ack_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_ack_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rd_valid_pre">
         <obj_property name="ElementShortName">s_ram_rd_valid_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_valid_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_wr_ack_pre">
         <obj_property name="ElementShortName">s_ram_wr_ack_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_wr_ack_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_available_pre">
         <obj_property name="ElementShortName">s_ram_available_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_available_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_init_calib_complete_pre">
         <obj_property name="ElementShortName">s_init_calib_complete_pre</obj_property>
         <obj_property name="ObjectShortName">s_init_calib_complete_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rd_ack_pre2">
         <obj_property name="ElementShortName">s_ram_rd_ack_pre2</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_ack_pre2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rd_valid_pre2">
         <obj_property name="ElementShortName">s_ram_rd_valid_pre2</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_valid_pre2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_wr_ack_pre2">
         <obj_property name="ElementShortName">s_ram_wr_ack_pre2</obj_property>
         <obj_property name="ObjectShortName">s_ram_wr_ack_pre2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_available_pre2">
         <obj_property name="ElementShortName">s_ram_available_pre2</obj_property>
         <obj_property name="ObjectShortName">s_ram_available_pre2</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_init_calib_complete_pre2">
         <obj_property name="ElementShortName">s_init_calib_complete_pre2</obj_property>
         <obj_property name="ObjectShortName">s_init_calib_complete_pre2</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_data_from_pre">
         <obj_property name="ElementShortName">s_ram_data_from_pre[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_data_from_pre[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_data_from_pre2">
         <obj_property name="ElementShortName">s_ram_data_from_pre2[7:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_data_from_pre2[7:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_init_calib_complete">
         <obj_property name="ElementShortName">s_init_calib_complete</obj_property>
         <obj_property name="ObjectShortName">s_init_calib_complete</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rnw">
         <obj_property name="ElementShortName">s_ram_rnw</obj_property>
         <obj_property name="ObjectShortName">s_ram_rnw</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_addr">
         <obj_property name="ElementShortName">s_ram_addr[25:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_addr[25:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_new_instr">
         <obj_property name="ElementShortName">s_ram_new_instr</obj_property>
         <obj_property name="ObjectShortName">s_ram_new_instr</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_new_ack">
         <obj_property name="ElementShortName">s_ram_new_ack</obj_property>
         <obj_property name="ObjectShortName">s_ram_new_ack</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_end_op">
         <obj_property name="ElementShortName">s_ram_end_op</obj_property>
         <obj_property name="ObjectShortName">s_ram_end_op</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_available">
         <obj_property name="ElementShortName">s_ram_available</obj_property>
         <obj_property name="ObjectShortName">s_ram_available</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rd_ack">
         <obj_property name="ElementShortName">s_ram_rd_ack</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_ack</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_rd_valid">
         <obj_property name="ElementShortName">s_ram_rd_valid</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_wr_ack">
         <obj_property name="ElementShortName">s_ram_wr_ack</obj_property>
         <obj_property name="ObjectShortName">s_ram_wr_ack</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_data_to">
         <obj_property name="ElementShortName">s_ram_data_to[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_data_to[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/s_ram_data_from">
         <obj_property name="ElementShortName">s_ram_data_from[7:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_data_from[7:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/cnt_en">
         <obj_property name="ElementShortName">cnt_en</obj_property>
         <obj_property name="ObjectShortName">cnt_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/cnt_counter">
         <obj_property name="ElementShortName">cnt_counter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cnt_counter[15:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/c_END_WRITE_CLK">
         <obj_property name="ElementShortName">c_END_WRITE_CLK</obj_property>
         <obj_property name="ObjectShortName">c_END_WRITE_CLK</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/c_END_READ_CLK">
         <obj_property name="ElementShortName">c_END_READ_CLK</obj_property>
         <obj_property name="ObjectShortName">c_END_READ_CLK</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/c_DATA_OFFSET">
         <obj_property name="ElementShortName">c_DATA_OFFSET</obj_property>
         <obj_property name="ObjectShortName">c_DATA_OFFSET</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group191">
      <obj_property name="label">memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/clk_200MHz_i">
         <obj_property name="ElementShortName">clk_200MHz_i</obj_property>
         <obj_property name="ObjectShortName">clk_200MHz_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/rst_i">
         <obj_property name="ElementShortName">rst_i</obj_property>
         <obj_property name="ObjectShortName">rst_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_rnw_i">
         <obj_property name="ElementShortName">ram_rnw_i</obj_property>
         <obj_property name="ObjectShortName">ram_rnw_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_addr_i">
         <obj_property name="ElementShortName">ram_addr_i[25:0]</obj_property>
         <obj_property name="ObjectShortName">ram_addr_i[25:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_new_instr_i">
         <obj_property name="ElementShortName">ram_new_instr_i</obj_property>
         <obj_property name="ObjectShortName">ram_new_instr_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_new_ack_o">
         <obj_property name="ElementShortName">ram_new_ack_o</obj_property>
         <obj_property name="ObjectShortName">ram_new_ack_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_end_op_i">
         <obj_property name="ElementShortName">ram_end_op_i</obj_property>
         <obj_property name="ObjectShortName">ram_end_op_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_rd_ack_o">
         <obj_property name="ElementShortName">ram_rd_ack_o</obj_property>
         <obj_property name="ObjectShortName">ram_rd_ack_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_rd_valid_o">
         <obj_property name="ElementShortName">ram_rd_valid_o</obj_property>
         <obj_property name="ObjectShortName">ram_rd_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_wr_ack_o">
         <obj_property name="ElementShortName">ram_wr_ack_o</obj_property>
         <obj_property name="ObjectShortName">ram_wr_ack_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_data_to_i">
         <obj_property name="ElementShortName">ram_data_to_i[127:0]</obj_property>
         <obj_property name="ObjectShortName">ram_data_to_i[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_data_from_o">
         <obj_property name="ElementShortName">ram_data_from_o[127:0]</obj_property>
         <obj_property name="ObjectShortName">ram_data_from_o[127:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ram_available_o">
         <obj_property name="ElementShortName">ram_available_o</obj_property>
         <obj_property name="ObjectShortName">ram_available_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/init_calib_complete_o">
         <obj_property name="ElementShortName">init_calib_complete_o</obj_property>
         <obj_property name="ObjectShortName">init_calib_complete_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_addr">
         <obj_property name="ElementShortName">ddr2_addr[12:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_addr[12:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_ba">
         <obj_property name="ElementShortName">ddr2_ba[2:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_ba[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_ras_n">
         <obj_property name="ElementShortName">ddr2_ras_n</obj_property>
         <obj_property name="ObjectShortName">ddr2_ras_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_cas_n">
         <obj_property name="ElementShortName">ddr2_cas_n</obj_property>
         <obj_property name="ObjectShortName">ddr2_cas_n</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_we_n">
         <obj_property name="ElementShortName">ddr2_we_n</obj_property>
         <obj_property name="ObjectShortName">ddr2_we_n</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_ck_p">
         <obj_property name="ElementShortName">ddr2_ck_p[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_ck_p[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_ck_n">
         <obj_property name="ElementShortName">ddr2_ck_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_ck_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_cke">
         <obj_property name="ElementShortName">ddr2_cke[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_cke[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_cs_n">
         <obj_property name="ElementShortName">ddr2_cs_n[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_cs_n[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_dm">
         <obj_property name="ElementShortName">ddr2_dm[1:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dm[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_odt">
         <obj_property name="ElementShortName">ddr2_odt[0:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_odt[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_dq">
         <obj_property name="ElementShortName">ddr2_dq[15:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dq[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_dqs_p">
         <obj_property name="ElementShortName">ddr2_dqs_p[1:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dqs_p[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/ddr2_dqs_n">
         <obj_property name="ElementShortName">ddr2_dqs_n[1:0]</obj_property>
         <obj_property name="ObjectShortName">ddr2_dqs_n[1:0]</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/st_state">
         <obj_property name="ElementShortName">st_state</obj_property>
         <obj_property name="ObjectShortName">st_state</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/st_next_state">
         <obj_property name="ElementShortName">st_next_state</obj_property>
         <obj_property name="ObjectShortName">st_next_state</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_rstn">
         <obj_property name="ElementShortName">s_rstn</obj_property>
         <obj_property name="ObjectShortName">s_rstn</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_rst_d2">
         <obj_property name="ElementShortName">s_rst_d2[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_rst_d2[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_rnw_pre">
         <obj_property name="ElementShortName">s_ram_rnw_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_rnw_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_rnw">
         <obj_property name="ElementShortName">s_ram_rnw</obj_property>
         <obj_property name="ObjectShortName">s_ram_rnw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_new_instr">
         <obj_property name="ElementShortName">s_ram_new_instr</obj_property>
         <obj_property name="ObjectShortName">s_ram_new_instr</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_new_instr_pre">
         <obj_property name="ElementShortName">s_ram_new_instr_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_new_instr_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_end_op_pre">
         <obj_property name="ElementShortName">s_ram_end_op_pre</obj_property>
         <obj_property name="ObjectShortName">s_ram_end_op_pre</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_end_op">
         <obj_property name="ElementShortName">s_ram_end_op</obj_property>
         <obj_property name="ObjectShortName">s_ram_end_op</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_data_to_pre">
         <obj_property name="ElementShortName">s_ram_data_to_pre[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_data_to_pre[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_data_to">
         <obj_property name="ElementShortName">s_ram_data_to[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_data_to[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_addr_pre">
         <obj_property name="ElementShortName">s_ram_addr_pre[26:0]</obj_property>
         <obj_property name="ObjectShortName">s_ram_addr_pre[26:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_clk">
         <obj_property name="ElementShortName">mem_ui_clk</obj_property>
         <obj_property name="ObjectShortName">mem_ui_clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rst">
         <obj_property name="ElementShortName">mem_ui_rst</obj_property>
         <obj_property name="ObjectShortName">mem_ui_rst</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_addr">
         <obj_property name="ElementShortName">mem_ui_addr[26:0]</obj_property>
         <obj_property name="ObjectShortName">mem_ui_addr[26:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_cmd">
         <obj_property name="ElementShortName">mem_ui_cmd[2:0]</obj_property>
         <obj_property name="ObjectShortName">mem_ui_cmd[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_rdy">
         <obj_property name="ElementShortName">mem_ui_wdf_rdy</obj_property>
         <obj_property name="ObjectShortName">mem_ui_wdf_rdy</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data">
         <obj_property name="ElementShortName">mem_ui_wdf_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">mem_ui_wdf_data[127:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus759">
         <obj_property name="label">w2</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[47]">
            <obj_property name="ElementShortName">[47]</obj_property>
            <obj_property name="ObjectShortName">[47]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[46]">
            <obj_property name="ElementShortName">[46]</obj_property>
            <obj_property name="ObjectShortName">[46]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[45]">
            <obj_property name="ElementShortName">[45]</obj_property>
            <obj_property name="ObjectShortName">[45]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[44]">
            <obj_property name="ElementShortName">[44]</obj_property>
            <obj_property name="ObjectShortName">[44]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[43]">
            <obj_property name="ElementShortName">[43]</obj_property>
            <obj_property name="ObjectShortName">[43]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[42]">
            <obj_property name="ElementShortName">[42]</obj_property>
            <obj_property name="ObjectShortName">[42]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[41]">
            <obj_property name="ElementShortName">[41]</obj_property>
            <obj_property name="ObjectShortName">[41]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[40]">
            <obj_property name="ElementShortName">[40]</obj_property>
            <obj_property name="ObjectShortName">[40]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[39]">
            <obj_property name="ElementShortName">[39]</obj_property>
            <obj_property name="ObjectShortName">[39]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[38]">
            <obj_property name="ElementShortName">[38]</obj_property>
            <obj_property name="ObjectShortName">[38]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[37]">
            <obj_property name="ElementShortName">[37]</obj_property>
            <obj_property name="ObjectShortName">[37]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[36]">
            <obj_property name="ElementShortName">[36]</obj_property>
            <obj_property name="ObjectShortName">[36]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[35]">
            <obj_property name="ElementShortName">[35]</obj_property>
            <obj_property name="ObjectShortName">[35]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[34]">
            <obj_property name="ElementShortName">[34]</obj_property>
            <obj_property name="ObjectShortName">[34]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[33]">
            <obj_property name="ElementShortName">[33]</obj_property>
            <obj_property name="ObjectShortName">[33]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[32]">
            <obj_property name="ElementShortName">[32]</obj_property>
            <obj_property name="ObjectShortName">[32]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus742">
         <obj_property name="label">w1</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[31]">
            <obj_property name="ElementShortName">[31]</obj_property>
            <obj_property name="ObjectShortName">[31]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[30]">
            <obj_property name="ElementShortName">[30]</obj_property>
            <obj_property name="ObjectShortName">[30]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[29]">
            <obj_property name="ElementShortName">[29]</obj_property>
            <obj_property name="ObjectShortName">[29]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[28]">
            <obj_property name="ElementShortName">[28]</obj_property>
            <obj_property name="ObjectShortName">[28]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[27]">
            <obj_property name="ElementShortName">[27]</obj_property>
            <obj_property name="ObjectShortName">[27]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[26]">
            <obj_property name="ElementShortName">[26]</obj_property>
            <obj_property name="ObjectShortName">[26]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[25]">
            <obj_property name="ElementShortName">[25]</obj_property>
            <obj_property name="ObjectShortName">[25]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[24]">
            <obj_property name="ElementShortName">[24]</obj_property>
            <obj_property name="ObjectShortName">[24]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[23]">
            <obj_property name="ElementShortName">[23]</obj_property>
            <obj_property name="ObjectShortName">[23]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[22]">
            <obj_property name="ElementShortName">[22]</obj_property>
            <obj_property name="ObjectShortName">[22]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[21]">
            <obj_property name="ElementShortName">[21]</obj_property>
            <obj_property name="ObjectShortName">[21]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[20]">
            <obj_property name="ElementShortName">[20]</obj_property>
            <obj_property name="ObjectShortName">[20]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[19]">
            <obj_property name="ElementShortName">[19]</obj_property>
            <obj_property name="ObjectShortName">[19]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[18]">
            <obj_property name="ElementShortName">[18]</obj_property>
            <obj_property name="ObjectShortName">[18]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[17]">
            <obj_property name="ElementShortName">[17]</obj_property>
            <obj_property name="ObjectShortName">[17]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[16]">
            <obj_property name="ElementShortName">[16]</obj_property>
            <obj_property name="ObjectShortName">[16]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus725">
         <obj_property name="label">w0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[15]">
            <obj_property name="ElementShortName">[15]</obj_property>
            <obj_property name="ObjectShortName">[15]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[14]">
            <obj_property name="ElementShortName">[14]</obj_property>
            <obj_property name="ObjectShortName">[14]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[13]">
            <obj_property name="ElementShortName">[13]</obj_property>
            <obj_property name="ObjectShortName">[13]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[12]">
            <obj_property name="ElementShortName">[12]</obj_property>
            <obj_property name="ObjectShortName">[12]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[11]">
            <obj_property name="ElementShortName">[11]</obj_property>
            <obj_property name="ObjectShortName">[11]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[10]">
            <obj_property name="ElementShortName">[10]</obj_property>
            <obj_property name="ObjectShortName">[10]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[9]">
            <obj_property name="ElementShortName">[9]</obj_property>
            <obj_property name="ObjectShortName">[9]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[8]">
            <obj_property name="ElementShortName">[8]</obj_property>
            <obj_property name="ObjectShortName">[8]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[7]">
            <obj_property name="ElementShortName">[7]</obj_property>
            <obj_property name="ObjectShortName">[7]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[6]">
            <obj_property name="ElementShortName">[6]</obj_property>
            <obj_property name="ObjectShortName">[6]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[5]">
            <obj_property name="ElementShortName">[5]</obj_property>
            <obj_property name="ObjectShortName">[5]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[4]">
            <obj_property name="ElementShortName">[4]</obj_property>
            <obj_property name="ObjectShortName">[4]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[3]">
            <obj_property name="ElementShortName">[3]</obj_property>
            <obj_property name="ObjectShortName">[3]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[2]">
            <obj_property name="ElementShortName">[2]</obj_property>
            <obj_property name="ObjectShortName">[2]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[1]">
            <obj_property name="ElementShortName">[1]</obj_property>
            <obj_property name="ObjectShortName">[1]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_data[0]">
            <obj_property name="ElementShortName">[0]</obj_property>
            <obj_property name="ObjectShortName">[0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_addr">
         <obj_property name="ElementShortName">mem_ui_addr[26:0]</obj_property>
         <obj_property name="ObjectShortName">mem_ui_addr[26:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_end">
         <obj_property name="ElementShortName">mem_ui_wdf_end</obj_property>
         <obj_property name="ObjectShortName">mem_ui_wdf_end</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_mask">
         <obj_property name="ElementShortName">mem_ui_wdf_mask[15:0]</obj_property>
         <obj_property name="ObjectShortName">mem_ui_wdf_mask[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_wdf_wren">
         <obj_property name="ElementShortName">mem_ui_wdf_wren</obj_property>
         <obj_property name="ObjectShortName">mem_ui_wdf_wren</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data">
         <obj_property name="ElementShortName">mem_ui_rd_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">mem_ui_rd_data[127:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus939">
         <obj_property name="label">r2</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[47]">
            <obj_property name="ElementShortName">[47]</obj_property>
            <obj_property name="ObjectShortName">[47]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[46]">
            <obj_property name="ElementShortName">[46]</obj_property>
            <obj_property name="ObjectShortName">[46]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[45]">
            <obj_property name="ElementShortName">[45]</obj_property>
            <obj_property name="ObjectShortName">[45]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[44]">
            <obj_property name="ElementShortName">[44]</obj_property>
            <obj_property name="ObjectShortName">[44]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[43]">
            <obj_property name="ElementShortName">[43]</obj_property>
            <obj_property name="ObjectShortName">[43]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[42]">
            <obj_property name="ElementShortName">[42]</obj_property>
            <obj_property name="ObjectShortName">[42]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[41]">
            <obj_property name="ElementShortName">[41]</obj_property>
            <obj_property name="ObjectShortName">[41]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[40]">
            <obj_property name="ElementShortName">[40]</obj_property>
            <obj_property name="ObjectShortName">[40]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[39]">
            <obj_property name="ElementShortName">[39]</obj_property>
            <obj_property name="ObjectShortName">[39]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[38]">
            <obj_property name="ElementShortName">[38]</obj_property>
            <obj_property name="ObjectShortName">[38]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[37]">
            <obj_property name="ElementShortName">[37]</obj_property>
            <obj_property name="ObjectShortName">[37]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[36]">
            <obj_property name="ElementShortName">[36]</obj_property>
            <obj_property name="ObjectShortName">[36]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[35]">
            <obj_property name="ElementShortName">[35]</obj_property>
            <obj_property name="ObjectShortName">[35]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[34]">
            <obj_property name="ElementShortName">[34]</obj_property>
            <obj_property name="ObjectShortName">[34]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[33]">
            <obj_property name="ElementShortName">[33]</obj_property>
            <obj_property name="ObjectShortName">[33]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[32]">
            <obj_property name="ElementShortName">[32]</obj_property>
            <obj_property name="ObjectShortName">[32]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus922">
         <obj_property name="label">r1</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[31]">
            <obj_property name="ElementShortName">[31]</obj_property>
            <obj_property name="ObjectShortName">[31]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[30]">
            <obj_property name="ElementShortName">[30]</obj_property>
            <obj_property name="ObjectShortName">[30]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[29]">
            <obj_property name="ElementShortName">[29]</obj_property>
            <obj_property name="ObjectShortName">[29]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[28]">
            <obj_property name="ElementShortName">[28]</obj_property>
            <obj_property name="ObjectShortName">[28]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[27]">
            <obj_property name="ElementShortName">[27]</obj_property>
            <obj_property name="ObjectShortName">[27]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[26]">
            <obj_property name="ElementShortName">[26]</obj_property>
            <obj_property name="ObjectShortName">[26]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[25]">
            <obj_property name="ElementShortName">[25]</obj_property>
            <obj_property name="ObjectShortName">[25]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[24]">
            <obj_property name="ElementShortName">[24]</obj_property>
            <obj_property name="ObjectShortName">[24]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[23]">
            <obj_property name="ElementShortName">[23]</obj_property>
            <obj_property name="ObjectShortName">[23]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[22]">
            <obj_property name="ElementShortName">[22]</obj_property>
            <obj_property name="ObjectShortName">[22]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[21]">
            <obj_property name="ElementShortName">[21]</obj_property>
            <obj_property name="ObjectShortName">[21]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[20]">
            <obj_property name="ElementShortName">[20]</obj_property>
            <obj_property name="ObjectShortName">[20]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[19]">
            <obj_property name="ElementShortName">[19]</obj_property>
            <obj_property name="ObjectShortName">[19]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[18]">
            <obj_property name="ElementShortName">[18]</obj_property>
            <obj_property name="ObjectShortName">[18]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[17]">
            <obj_property name="ElementShortName">[17]</obj_property>
            <obj_property name="ObjectShortName">[17]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[16]">
            <obj_property name="ElementShortName">[16]</obj_property>
            <obj_property name="ObjectShortName">[16]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="vbus" fp_name="vbus905">
         <obj_property name="label">r0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[15]">
            <obj_property name="ElementShortName">[15]</obj_property>
            <obj_property name="ObjectShortName">[15]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[14]">
            <obj_property name="ElementShortName">[14]</obj_property>
            <obj_property name="ObjectShortName">[14]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[13]">
            <obj_property name="ElementShortName">[13]</obj_property>
            <obj_property name="ObjectShortName">[13]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[12]">
            <obj_property name="ElementShortName">[12]</obj_property>
            <obj_property name="ObjectShortName">[12]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[11]">
            <obj_property name="ElementShortName">[11]</obj_property>
            <obj_property name="ObjectShortName">[11]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[10]">
            <obj_property name="ElementShortName">[10]</obj_property>
            <obj_property name="ObjectShortName">[10]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[9]">
            <obj_property name="ElementShortName">[9]</obj_property>
            <obj_property name="ObjectShortName">[9]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[8]">
            <obj_property name="ElementShortName">[8]</obj_property>
            <obj_property name="ObjectShortName">[8]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[7]">
            <obj_property name="ElementShortName">[7]</obj_property>
            <obj_property name="ObjectShortName">[7]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[6]">
            <obj_property name="ElementShortName">[6]</obj_property>
            <obj_property name="ObjectShortName">[6]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[5]">
            <obj_property name="ElementShortName">[5]</obj_property>
            <obj_property name="ObjectShortName">[5]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[4]">
            <obj_property name="ElementShortName">[4]</obj_property>
            <obj_property name="ObjectShortName">[4]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[3]">
            <obj_property name="ElementShortName">[3]</obj_property>
            <obj_property name="ObjectShortName">[3]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[2]">
            <obj_property name="ElementShortName">[2]</obj_property>
            <obj_property name="ObjectShortName">[2]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[1]">
            <obj_property name="ElementShortName">[1]</obj_property>
            <obj_property name="ObjectShortName">[1]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data[0]">
            <obj_property name="ElementShortName">[0]</obj_property>
            <obj_property name="ObjectShortName">[0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data_end">
         <obj_property name="ElementShortName">mem_ui_rd_data_end</obj_property>
         <obj_property name="ObjectShortName">mem_ui_rd_data_end</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rd_data_valid">
         <obj_property name="ElementShortName">mem_ui_rd_data_valid</obj_property>
         <obj_property name="ObjectShortName">mem_ui_rd_data_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_calib_complete">
         <obj_property name="ElementShortName">s_calib_complete</obj_property>
         <obj_property name="ObjectShortName">s_calib_complete</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_en">
         <obj_property name="ElementShortName">mem_ui_en</obj_property>
         <obj_property name="ObjectShortName">mem_ui_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/mem_ui_rdy">
         <obj_property name="ElementShortName">mem_ui_rdy</obj_property>
         <obj_property name="ObjectShortName">mem_ui_rdy</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_rd_ack">
         <obj_property name="ElementShortName">s_ram_rd_ack</obj_property>
         <obj_property name="ObjectShortName">s_ram_rd_ack</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/s_ram_wr_ack">
         <obj_property name="ElementShortName">s_ram_wr_ack</obj_property>
         <obj_property name="ObjectShortName">s_ram_wr_ack</obj_property>
      </wvobject>
      <wvobject type="other" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/c_MASK_DIFF">
         <obj_property name="ElementShortName">c_MASK_DIFF</obj_property>
         <obj_property name="ObjectShortName">c_MASK_DIFF</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/sim_tb_top/u_ip_top/cmp_memory_ctrl/inst_ram_ddr_wrapper/c_MASK">
         <obj_property name="ElementShortName">c_MASK[15:0]</obj_property>
         <obj_property name="ObjectShortName">c_MASK[15:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
