

================================================================
== Vivado HLS Report for 'PE114129'
================================================================
* Date:           Mon Feb 27 15:54:53 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  774|  3145734|  774|  3145734|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+---------+----------+-----------+-----------+---------------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |      Trip     |          |
        |  Loop Name | min |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +------------+-----+---------+----------+-----------+-----------+---------------+----------+
        |- Loop_1_L  |  772|  3145732|         6|          1|          1| 768 ~ 3145728 |    yes   |
        +------------+-----+---------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_buffer2_1_V = alloca i32"   --->   Operation 9 'alloca' 'c_buffer2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_buffer2_1_V_3 = alloca i32"   --->   Operation 10 'alloca' 'c_buffer2_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_buffer1_1_V = alloca i32"   --->   Operation 11 'alloca' 'c_buffer1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_buffer1_1_V_3 = alloca i32"   --->   Operation 12 'alloca' 'c_buffer1_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V = alloca i8"   --->   Operation 13 'alloca' 'temp_b_int8_36_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_3 = alloca i8"   --->   Operation 14 'alloca' 'temp_b_int8_36_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V = alloca i8"   --->   Operation 15 'alloca' 'temp_b_int8_35_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_3 = alloca i8"   --->   Operation 16 'alloca' 'temp_b_int8_35_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V = alloca i8"   --->   Operation 17 'alloca' 'temp_b_int8_34_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_3 = alloca i8"   --->   Operation 18 'alloca' 'temp_b_int8_34_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V = alloca i8"   --->   Operation 19 'alloca' 'temp_b_int8_33_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_3 = alloca i8"   --->   Operation 20 'alloca' 'temp_b_int8_33_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V = alloca i8"   --->   Operation 21 'alloca' 'temp_b_int8_32_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_3 = alloca i8"   --->   Operation 22 'alloca' 'temp_b_int8_32_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V = alloca i8"   --->   Operation 23 'alloca' 'temp_b_int8_31_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_3 = alloca i8"   --->   Operation 24 'alloca' 'temp_b_int8_31_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V = alloca i8"   --->   Operation 25 'alloca' 'temp_b_int8_30_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_3 = alloca i8"   --->   Operation 26 'alloca' 'temp_b_int8_30_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V = alloca i8"   --->   Operation 27 'alloca' 'temp_b_int8_29_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_3 = alloca i8"   --->   Operation 28 'alloca' 'temp_b_int8_29_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V = alloca i8"   --->   Operation 29 'alloca' 'temp_b_int8_28_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_3 = alloca i8"   --->   Operation 30 'alloca' 'temp_b_int8_28_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V = alloca i8"   --->   Operation 31 'alloca' 'temp_b_int8_27_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_3 = alloca i8"   --->   Operation 32 'alloca' 'temp_b_int8_27_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V = alloca i8"   --->   Operation 33 'alloca' 'temp_b_int8_26_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_3 = alloca i8"   --->   Operation 34 'alloca' 'temp_b_int8_26_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V = alloca i8"   --->   Operation 35 'alloca' 'temp_b_int8_25_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_3 = alloca i8"   --->   Operation 36 'alloca' 'temp_b_int8_25_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V = alloca i8"   --->   Operation 37 'alloca' 'temp_b_int8_24_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_3 = alloca i8"   --->   Operation 38 'alloca' 'temp_b_int8_24_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V = alloca i8"   --->   Operation 39 'alloca' 'temp_b_int8_23_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V = alloca i8"   --->   Operation 40 'alloca' 'temp_b_int8_0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_3 = alloca i8"   --->   Operation 41 'alloca' 'temp_b_int8_0_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V = alloca i8"   --->   Operation 42 'alloca' 'temp_b_int8_1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_3 = alloca i8"   --->   Operation 43 'alloca' 'temp_b_int8_1_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V = alloca i8"   --->   Operation 44 'alloca' 'temp_b_int8_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_3 = alloca i8"   --->   Operation 45 'alloca' 'temp_b_int8_2_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V = alloca i8"   --->   Operation 46 'alloca' 'temp_b_int8_3_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_3 = alloca i8"   --->   Operation 47 'alloca' 'temp_b_int8_3_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V = alloca i8"   --->   Operation 48 'alloca' 'temp_b_int8_4_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_3 = alloca i8"   --->   Operation 49 'alloca' 'temp_b_int8_4_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V = alloca i8"   --->   Operation 50 'alloca' 'temp_b_int8_5_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_3 = alloca i8"   --->   Operation 51 'alloca' 'temp_b_int8_5_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V = alloca i8"   --->   Operation 52 'alloca' 'temp_b_int8_6_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_3 = alloca i8"   --->   Operation 53 'alloca' 'temp_b_int8_6_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V = alloca i8"   --->   Operation 54 'alloca' 'temp_b_int8_7_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_3 = alloca i8"   --->   Operation 55 'alloca' 'temp_b_int8_7_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V = alloca i8"   --->   Operation 56 'alloca' 'temp_b_int8_8_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_3 = alloca i8"   --->   Operation 57 'alloca' 'temp_b_int8_8_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V = alloca i8"   --->   Operation 58 'alloca' 'temp_b_int8_9_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_3 = alloca i8"   --->   Operation 59 'alloca' 'temp_b_int8_9_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V = alloca i8"   --->   Operation 60 'alloca' 'temp_b_int8_10_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_3 = alloca i8"   --->   Operation 61 'alloca' 'temp_b_int8_10_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V = alloca i8"   --->   Operation 62 'alloca' 'temp_b_int8_11_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_3 = alloca i8"   --->   Operation 63 'alloca' 'temp_b_int8_11_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V = alloca i8"   --->   Operation 64 'alloca' 'temp_b_int8_12_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_3 = alloca i8"   --->   Operation 65 'alloca' 'temp_b_int8_12_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V = alloca i8"   --->   Operation 66 'alloca' 'temp_b_int8_13_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_3 = alloca i8"   --->   Operation 67 'alloca' 'temp_b_int8_13_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V = alloca i8"   --->   Operation 68 'alloca' 'temp_b_int8_14_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_3 = alloca i8"   --->   Operation 69 'alloca' 'temp_b_int8_14_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V = alloca i8"   --->   Operation 70 'alloca' 'temp_b_int8_15_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_3 = alloca i8"   --->   Operation 71 'alloca' 'temp_b_int8_15_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V = alloca i8"   --->   Operation 72 'alloca' 'temp_b_int8_16_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_3 = alloca i8"   --->   Operation 73 'alloca' 'temp_b_int8_16_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V = alloca i8"   --->   Operation 74 'alloca' 'temp_b_int8_17_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_3 = alloca i8"   --->   Operation 75 'alloca' 'temp_b_int8_17_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V = alloca i8"   --->   Operation 76 'alloca' 'temp_b_int8_18_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_3 = alloca i8"   --->   Operation 77 'alloca' 'temp_b_int8_18_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V = alloca i8"   --->   Operation 78 'alloca' 'temp_b_int8_19_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_3 = alloca i8"   --->   Operation 79 'alloca' 'temp_b_int8_19_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V = alloca i8"   --->   Operation 80 'alloca' 'temp_b_int8_20_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_3 = alloca i8"   --->   Operation 81 'alloca' 'temp_b_int8_20_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V = alloca i8"   --->   Operation 82 'alloca' 'temp_b_int8_21_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_3 = alloca i8"   --->   Operation 83 'alloca' 'temp_b_int8_21_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V = alloca i8"   --->   Operation 84 'alloca' 'temp_b_int8_22_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_3 = alloca i8"   --->   Operation 85 'alloca' 'temp_b_int8_22_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_3 = alloca i8"   --->   Operation 86 'alloca' 'temp_b_int8_23_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V = alloca i8"   --->   Operation 87 'alloca' 'temp_b_int8_37_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_3 = alloca i8"   --->   Operation 88 'alloca' 'temp_b_int8_37_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V = alloca i8"   --->   Operation 89 'alloca' 'temp_b_int8_38_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_3 = alloca i8"   --->   Operation 90 'alloca' 'temp_b_int8_38_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V = alloca i8"   --->   Operation 91 'alloca' 'temp_b_int8_39_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_3 = alloca i8"   --->   Operation 92 'alloca' 'temp_b_int8_39_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V = alloca i8"   --->   Operation 93 'alloca' 'temp_b_int8_40_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_3 = alloca i8"   --->   Operation 94 'alloca' 'temp_b_int8_40_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V = alloca i8"   --->   Operation 95 'alloca' 'temp_b_int8_41_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_3 = alloca i8"   --->   Operation 96 'alloca' 'temp_b_int8_41_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V = alloca i8"   --->   Operation 97 'alloca' 'temp_b_int8_42_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_3 = alloca i8"   --->   Operation 98 'alloca' 'temp_b_int8_42_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V = alloca i8"   --->   Operation 99 'alloca' 'temp_b_int8_43_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_3 = alloca i8"   --->   Operation 100 'alloca' 'temp_b_int8_43_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V = alloca i8"   --->   Operation 101 'alloca' 'temp_b_int8_44_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_3 = alloca i8"   --->   Operation 102 'alloca' 'temp_b_int8_44_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V = alloca i8"   --->   Operation 103 'alloca' 'temp_b_int8_45_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_3 = alloca i8"   --->   Operation 104 'alloca' 'temp_b_int8_45_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V = alloca i8"   --->   Operation 105 'alloca' 'temp_b_int8_46_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_3 = alloca i8"   --->   Operation 106 'alloca' 'temp_b_int8_46_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V = alloca i8"   --->   Operation 107 'alloca' 'temp_b_int8_47_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_3 = alloca i8"   --->   Operation 108 'alloca' 'temp_b_int8_47_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V = alloca i8"   --->   Operation 109 'alloca' 'temp_b_int8_48_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_3 = alloca i8"   --->   Operation 110 'alloca' 'temp_b_int8_48_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V = alloca i8"   --->   Operation 111 'alloca' 'temp_b_int8_49_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_3 = alloca i8"   --->   Operation 112 'alloca' 'temp_b_int8_49_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V = alloca i8"   --->   Operation 113 'alloca' 'temp_b_int8_50_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_3 = alloca i8"   --->   Operation 114 'alloca' 'temp_b_int8_50_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V = alloca i8"   --->   Operation 115 'alloca' 'temp_b_int8_51_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_3 = alloca i8"   --->   Operation 116 'alloca' 'temp_b_int8_51_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V = alloca i8"   --->   Operation 117 'alloca' 'temp_b_int8_52_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_3 = alloca i8"   --->   Operation 118 'alloca' 'temp_b_int8_52_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V = alloca i8"   --->   Operation 119 'alloca' 'temp_b_int8_53_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_3 = alloca i8"   --->   Operation 120 'alloca' 'temp_b_int8_53_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V = alloca i8"   --->   Operation 121 'alloca' 'temp_b_int8_54_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_3 = alloca i8"   --->   Operation 122 'alloca' 'temp_b_int8_54_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V = alloca i8"   --->   Operation 123 'alloca' 'temp_b_int8_55_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_3 = alloca i8"   --->   Operation 124 'alloca' 'temp_b_int8_55_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V = alloca i8"   --->   Operation 125 'alloca' 'temp_b_int8_56_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_3 = alloca i8"   --->   Operation 126 'alloca' 'temp_b_int8_56_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V = alloca i8"   --->   Operation 127 'alloca' 'temp_b_int8_57_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_3 = alloca i8"   --->   Operation 128 'alloca' 'temp_b_int8_57_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V = alloca i8"   --->   Operation 129 'alloca' 'temp_b_int8_58_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_3 = alloca i8"   --->   Operation 130 'alloca' 'temp_b_int8_58_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V = alloca i8"   --->   Operation 131 'alloca' 'temp_b_int8_59_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_3 = alloca i8"   --->   Operation 132 'alloca' 'temp_b_int8_59_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V = alloca i8"   --->   Operation 133 'alloca' 'temp_b_int8_60_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_3 = alloca i8"   --->   Operation 134 'alloca' 'temp_b_int8_60_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V = alloca i8"   --->   Operation 135 'alloca' 'temp_b_int8_61_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_3 = alloca i8"   --->   Operation 136 'alloca' 'temp_b_int8_61_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V = alloca i8"   --->   Operation 137 'alloca' 'temp_b_int8_62_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_3 = alloca i8"   --->   Operation 138 'alloca' 'temp_b_int8_62_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V = alloca i8"   --->   Operation 139 'alloca' 'temp_b_int8_63_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_3 = alloca i8"   --->   Operation 140 'alloca' 'temp_b_int8_63_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_out_2_V_V39, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_out_1_V_V33, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c_out_2_V_V60, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c_out_1_V_V55, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_out_V_V7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [1 x i8]* @p_str417)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str405, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str409, [1 x i8]* @p_str410)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str363, i32 0, i32 0, [1 x i8]* @p_str364, [1 x i8]* @p_str365, [1 x i8]* @p_str366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str367, [1 x i8]* @p_str368)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str325, [1 x i8]* @p_str326)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str629, i32 0, i32 0, [1 x i8]* @p_str630, [1 x i8]* @p_str631, [1 x i8]* @p_str632, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str633, [1 x i8]* @p_str634)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str636, i32 0, i32 0, [1 x i8]* @p_str637, [1 x i8]* @p_str638, [1 x i8]* @p_str639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str640, [1 x i8]* @p_str641)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %N_pipe_in_V_V)" [src/modules.hpp:98]   --->   Operation 153 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 154 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %N_pipe_out_V_V7, i32 %tmp_V)" [src/modules.hpp:101]   --->   Operation 154 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %tmp_V, i10 0)" [src/modules.hpp:98]   --->   Operation 155 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_V, i8 0)" [src/modules.hpp:98]   --->   Operation 156 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl2 = zext i40 %tmp to i42" [src/modules.hpp:98]   --->   Operation 157 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.04ns)   --->   "%bound = sub i42 %p_shl, %p_shl2" [src/modules.hpp:98]   --->   Operation 158 'sub' 'bound' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:105]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i42 [ 0, %arrayctor.loop1.preheader ], [ %add_ln105, %hls_label_9_end ]" [src/modules.hpp:105]   --->   Operation 160 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%iter2_0 = phi i10 [ 0, %arrayctor.loop1.preheader ], [ %iter2, %hls_label_9_end ]"   --->   Operation 161 'phi' 'iter2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.11ns)   --->   "%icmp_ln105 = icmp eq i42 %indvar_flatten, %bound" [src/modules.hpp:105]   --->   Operation 162 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.04ns)   --->   "%add_ln105 = add i42 %indvar_flatten, 1" [src/modules.hpp:105]   --->   Operation 163 'add' 'add_ln105' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %4, label %hls_label_9_begin" [src/modules.hpp:105]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.91ns)   --->   "%icmp_ln107 = icmp eq i10 %iter2_0, -256" [src/modules.hpp:107]   --->   Operation 165 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.40ns)   --->   "%select_ln107 = select i1 %icmp_ln107, i10 0, i10 %iter2_0" [src/modules.hpp:107]   --->   Operation 166 'select' 'select_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%j = trunc i10 %select_ln107 to i1" [src/modules.hpp:107]   --->   Operation 167 'trunc' 'j' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [src/modules.hpp:107]   --->   Operation 168 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_67 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %select_ln107, i32 1, i32 9)" [src/modules.hpp:136]   --->   Operation 169 'partselect' 'tmp_67' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.88ns)   --->   "%icmp_ln136 = icmp eq i9 %tmp_67, 0" [src/modules.hpp:136]   --->   Operation 170 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln105)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %.loopexit.loopexit, label %1" [src/modules.hpp:136]   --->   Operation 171 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.91ns)   --->   "%icmp_ln145 = icmp ult i10 %select_ln107, 12" [src/modules.hpp:145]   --->   Operation 172 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln105 & !icmp_ln136)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %2, label %.loopexit" [src/modules.hpp:145]   --->   Operation 173 'br' <Predicate = (!icmp_ln105 & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_s)" [src/modules.hpp:191]   --->   Operation 174 'specregionend' 'empty' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.78ns)   --->   "%iter2 = add i10 %select_ln107, 1" [src/modules.hpp:107]   --->   Operation 175 'add' 'iter2' <Predicate = (!icmp_ln105)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 176 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 177 [1/1] (1.83ns)   --->   "%tmp_V_18 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_1_V_V)" [src/modules.hpp:113]   --->   Operation 177 'read' 'tmp_V_18' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 178 [1/1] (1.83ns)   --->   "%tmp_V_19 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_2_V_V)" [src/modules.hpp:114]   --->   Operation 178 'read' 'tmp_V_19' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 179 [1/1] (1.83ns)   --->   "%tmp_V_20 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_3_V_V)" [src/modules.hpp:115]   --->   Operation 179 'read' 'tmp_V_20' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 180 [1/1] (1.83ns)   --->   "%tmp_V_21 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_4_V_V)" [src/modules.hpp:116]   --->   Operation 180 'read' 'tmp_V_21' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i256 %tmp_V_18 to i8" [src/modules.hpp:122]   --->   Operation 181 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 7)" [src/modules.hpp:124]   --->   Operation 182 'bitselect' 'tmp_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i256 %tmp_V_20 to i8" [src/modules.hpp:131]   --->   Operation 183 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_Result_52_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 8, i32 15)" [src/modules.hpp:122]   --->   Operation 184 'partselect' 'p_Result_52_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 15)" [src/modules.hpp:124]   --->   Operation 185 'bitselect' 'tmp_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_54_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 8, i32 15)" [src/modules.hpp:131]   --->   Operation 186 'partselect' 'p_Result_54_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_52_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 16, i32 23)" [src/modules.hpp:122]   --->   Operation 187 'partselect' 'p_Result_52_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 23)" [src/modules.hpp:124]   --->   Operation 188 'bitselect' 'tmp_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_54_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 16, i32 23)" [src/modules.hpp:131]   --->   Operation 189 'partselect' 'p_Result_54_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_52_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 24, i32 31)" [src/modules.hpp:122]   --->   Operation 190 'partselect' 'p_Result_52_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 31)" [src/modules.hpp:124]   --->   Operation 191 'bitselect' 'tmp_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_54_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 24, i32 31)" [src/modules.hpp:131]   --->   Operation 192 'partselect' 'p_Result_54_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_52_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 32, i32 39)" [src/modules.hpp:122]   --->   Operation 193 'partselect' 'p_Result_52_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 39)" [src/modules.hpp:124]   --->   Operation 194 'bitselect' 'tmp_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_54_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 32, i32 39)" [src/modules.hpp:131]   --->   Operation 195 'partselect' 'p_Result_54_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_52_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 40, i32 47)" [src/modules.hpp:122]   --->   Operation 196 'partselect' 'p_Result_52_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 47)" [src/modules.hpp:124]   --->   Operation 197 'bitselect' 'tmp_8' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_54_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 40, i32 47)" [src/modules.hpp:131]   --->   Operation 198 'partselect' 'p_Result_54_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_52_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 48, i32 55)" [src/modules.hpp:122]   --->   Operation 199 'partselect' 'p_Result_52_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 55)" [src/modules.hpp:124]   --->   Operation 200 'bitselect' 'tmp_9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_54_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 48, i32 55)" [src/modules.hpp:131]   --->   Operation 201 'partselect' 'p_Result_54_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_52_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 56, i32 63)" [src/modules.hpp:122]   --->   Operation 202 'partselect' 'p_Result_52_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 63)" [src/modules.hpp:124]   --->   Operation 203 'bitselect' 'tmp_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_54_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 56, i32 63)" [src/modules.hpp:131]   --->   Operation 204 'partselect' 'p_Result_54_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_52_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 64, i32 71)" [src/modules.hpp:122]   --->   Operation 205 'partselect' 'p_Result_52_8' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 71)" [src/modules.hpp:124]   --->   Operation 206 'bitselect' 'tmp_11' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_54_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 64, i32 71)" [src/modules.hpp:131]   --->   Operation 207 'partselect' 'p_Result_54_8' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_52_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 72, i32 79)" [src/modules.hpp:122]   --->   Operation 208 'partselect' 'p_Result_52_9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 79)" [src/modules.hpp:124]   --->   Operation 209 'bitselect' 'tmp_12' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_54_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 72, i32 79)" [src/modules.hpp:131]   --->   Operation 210 'partselect' 'p_Result_54_9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_52_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 80, i32 87)" [src/modules.hpp:122]   --->   Operation 211 'partselect' 'p_Result_52_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 87)" [src/modules.hpp:124]   --->   Operation 212 'bitselect' 'tmp_13' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_54_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 80, i32 87)" [src/modules.hpp:131]   --->   Operation 213 'partselect' 'p_Result_54_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_52_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 88, i32 95)" [src/modules.hpp:122]   --->   Operation 214 'partselect' 'p_Result_52_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 95)" [src/modules.hpp:124]   --->   Operation 215 'bitselect' 'tmp_14' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_54_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 88, i32 95)" [src/modules.hpp:131]   --->   Operation 216 'partselect' 'p_Result_54_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_52_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 96, i32 103)" [src/modules.hpp:122]   --->   Operation 217 'partselect' 'p_Result_52_11' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 103)" [src/modules.hpp:124]   --->   Operation 218 'bitselect' 'tmp_15' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_54_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 96, i32 103)" [src/modules.hpp:131]   --->   Operation 219 'partselect' 'p_Result_54_11' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_52_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 104, i32 111)" [src/modules.hpp:122]   --->   Operation 220 'partselect' 'p_Result_52_12' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 111)" [src/modules.hpp:124]   --->   Operation 221 'bitselect' 'tmp_16' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_54_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 104, i32 111)" [src/modules.hpp:131]   --->   Operation 222 'partselect' 'p_Result_54_12' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_52_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 112, i32 119)" [src/modules.hpp:122]   --->   Operation 223 'partselect' 'p_Result_52_13' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 119)" [src/modules.hpp:124]   --->   Operation 224 'bitselect' 'tmp_17' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_54_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 112, i32 119)" [src/modules.hpp:131]   --->   Operation 225 'partselect' 'p_Result_54_13' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_52_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 120, i32 127)" [src/modules.hpp:122]   --->   Operation 226 'partselect' 'p_Result_52_14' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 127)" [src/modules.hpp:124]   --->   Operation 227 'bitselect' 'tmp_18' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_54_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 120, i32 127)" [src/modules.hpp:131]   --->   Operation 228 'partselect' 'p_Result_54_14' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_52_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 128, i32 135)" [src/modules.hpp:122]   --->   Operation 229 'partselect' 'p_Result_52_15' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 135)" [src/modules.hpp:124]   --->   Operation 230 'bitselect' 'tmp_19' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_54_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 128, i32 135)" [src/modules.hpp:131]   --->   Operation 231 'partselect' 'p_Result_54_15' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_52_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 136, i32 143)" [src/modules.hpp:122]   --->   Operation 232 'partselect' 'p_Result_52_16' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 143)" [src/modules.hpp:124]   --->   Operation 233 'bitselect' 'tmp_20' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_54_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 136, i32 143)" [src/modules.hpp:131]   --->   Operation 234 'partselect' 'p_Result_54_16' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_52_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 144, i32 151)" [src/modules.hpp:122]   --->   Operation 235 'partselect' 'p_Result_52_17' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 151)" [src/modules.hpp:124]   --->   Operation 236 'bitselect' 'tmp_21' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_54_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 144, i32 151)" [src/modules.hpp:131]   --->   Operation 237 'partselect' 'p_Result_54_17' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_52_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 152, i32 159)" [src/modules.hpp:122]   --->   Operation 238 'partselect' 'p_Result_52_18' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 159)" [src/modules.hpp:124]   --->   Operation 239 'bitselect' 'tmp_22' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_54_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 152, i32 159)" [src/modules.hpp:131]   --->   Operation 240 'partselect' 'p_Result_54_18' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_52_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 160, i32 167)" [src/modules.hpp:122]   --->   Operation 241 'partselect' 'p_Result_52_19' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 167)" [src/modules.hpp:124]   --->   Operation 242 'bitselect' 'tmp_23' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_54_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 160, i32 167)" [src/modules.hpp:131]   --->   Operation 243 'partselect' 'p_Result_54_19' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_52_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 168, i32 175)" [src/modules.hpp:122]   --->   Operation 244 'partselect' 'p_Result_52_20' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 175)" [src/modules.hpp:124]   --->   Operation 245 'bitselect' 'tmp_24' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_54_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 168, i32 175)" [src/modules.hpp:131]   --->   Operation 246 'partselect' 'p_Result_54_20' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_52_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 176, i32 183)" [src/modules.hpp:122]   --->   Operation 247 'partselect' 'p_Result_52_21' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 183)" [src/modules.hpp:124]   --->   Operation 248 'bitselect' 'tmp_25' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_54_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 176, i32 183)" [src/modules.hpp:131]   --->   Operation 249 'partselect' 'p_Result_54_21' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_52_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 184, i32 191)" [src/modules.hpp:122]   --->   Operation 250 'partselect' 'p_Result_52_22' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 191)" [src/modules.hpp:124]   --->   Operation 251 'bitselect' 'tmp_26' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_54_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 184, i32 191)" [src/modules.hpp:131]   --->   Operation 252 'partselect' 'p_Result_54_22' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_52_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 192, i32 199)" [src/modules.hpp:122]   --->   Operation 253 'partselect' 'p_Result_52_23' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 199)" [src/modules.hpp:124]   --->   Operation 254 'bitselect' 'tmp_27' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_54_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 192, i32 199)" [src/modules.hpp:131]   --->   Operation 255 'partselect' 'p_Result_54_23' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_52_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 200, i32 207)" [src/modules.hpp:122]   --->   Operation 256 'partselect' 'p_Result_52_24' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 207)" [src/modules.hpp:124]   --->   Operation 257 'bitselect' 'tmp_28' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_54_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 200, i32 207)" [src/modules.hpp:131]   --->   Operation 258 'partselect' 'p_Result_54_24' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_52_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 208, i32 215)" [src/modules.hpp:122]   --->   Operation 259 'partselect' 'p_Result_52_25' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 215)" [src/modules.hpp:124]   --->   Operation 260 'bitselect' 'tmp_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_54_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 208, i32 215)" [src/modules.hpp:131]   --->   Operation 261 'partselect' 'p_Result_54_25' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_52_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 216, i32 223)" [src/modules.hpp:122]   --->   Operation 262 'partselect' 'p_Result_52_26' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 223)" [src/modules.hpp:124]   --->   Operation 263 'bitselect' 'tmp_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_54_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 216, i32 223)" [src/modules.hpp:131]   --->   Operation 264 'partselect' 'p_Result_54_26' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_52_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 224, i32 231)" [src/modules.hpp:122]   --->   Operation 265 'partselect' 'p_Result_52_27' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 231)" [src/modules.hpp:124]   --->   Operation 266 'bitselect' 'tmp_31' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%p_Result_54_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 224, i32 231)" [src/modules.hpp:131]   --->   Operation 267 'partselect' 'p_Result_54_27' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_52_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 232, i32 239)" [src/modules.hpp:122]   --->   Operation 268 'partselect' 'p_Result_52_28' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 239)" [src/modules.hpp:124]   --->   Operation 269 'bitselect' 'tmp_32' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_54_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 232, i32 239)" [src/modules.hpp:131]   --->   Operation 270 'partselect' 'p_Result_54_28' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_52_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 240, i32 247)" [src/modules.hpp:122]   --->   Operation 271 'partselect' 'p_Result_52_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 247)" [src/modules.hpp:124]   --->   Operation 272 'bitselect' 'tmp_33' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_54_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 240, i32 247)" [src/modules.hpp:131]   --->   Operation 273 'partselect' 'p_Result_54_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_52_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_18, i32 248, i32 255)" [src/modules.hpp:122]   --->   Operation 274 'partselect' 'p_Result_52_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_18, i32 255)" [src/modules.hpp:124]   --->   Operation 275 'bitselect' 'tmp_34' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_54_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_20, i32 248, i32 255)" [src/modules.hpp:131]   --->   Operation 276 'partselect' 'p_Result_54_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i256 %tmp_V_19 to i8" [src/modules.hpp:122]   --->   Operation 277 'trunc' 'trunc_ln647_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 7)" [src/modules.hpp:124]   --->   Operation 278 'bitselect' 'tmp_35' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i256 %tmp_V_21 to i8" [src/modules.hpp:131]   --->   Operation 279 'trunc' 'trunc_ln647_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_52_31 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 8, i32 15)" [src/modules.hpp:122]   --->   Operation 280 'partselect' 'p_Result_52_31' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 15)" [src/modules.hpp:124]   --->   Operation 281 'bitselect' 'tmp_36' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_54_31 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 8, i32 15)" [src/modules.hpp:131]   --->   Operation 282 'partselect' 'p_Result_54_31' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%p_Result_52_32 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 16, i32 23)" [src/modules.hpp:122]   --->   Operation 283 'partselect' 'p_Result_52_32' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 23)" [src/modules.hpp:124]   --->   Operation 284 'bitselect' 'tmp_37' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_54_32 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 16, i32 23)" [src/modules.hpp:131]   --->   Operation 285 'partselect' 'p_Result_54_32' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_52_33 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 24, i32 31)" [src/modules.hpp:122]   --->   Operation 286 'partselect' 'p_Result_52_33' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 31)" [src/modules.hpp:124]   --->   Operation 287 'bitselect' 'tmp_38' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_54_33 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 24, i32 31)" [src/modules.hpp:131]   --->   Operation 288 'partselect' 'p_Result_54_33' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_52_34 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 32, i32 39)" [src/modules.hpp:122]   --->   Operation 289 'partselect' 'p_Result_52_34' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 39)" [src/modules.hpp:124]   --->   Operation 290 'bitselect' 'tmp_39' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_54_34 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 32, i32 39)" [src/modules.hpp:131]   --->   Operation 291 'partselect' 'p_Result_54_34' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_52_35 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 40, i32 47)" [src/modules.hpp:122]   --->   Operation 292 'partselect' 'p_Result_52_35' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 47)" [src/modules.hpp:124]   --->   Operation 293 'bitselect' 'tmp_40' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_54_35 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 40, i32 47)" [src/modules.hpp:131]   --->   Operation 294 'partselect' 'p_Result_54_35' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_52_36 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 48, i32 55)" [src/modules.hpp:122]   --->   Operation 295 'partselect' 'p_Result_52_36' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 55)" [src/modules.hpp:124]   --->   Operation 296 'bitselect' 'tmp_41' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_54_36 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 48, i32 55)" [src/modules.hpp:131]   --->   Operation 297 'partselect' 'p_Result_54_36' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_52_37 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 56, i32 63)" [src/modules.hpp:122]   --->   Operation 298 'partselect' 'p_Result_52_37' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 63)" [src/modules.hpp:124]   --->   Operation 299 'bitselect' 'tmp_42' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_54_37 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 56, i32 63)" [src/modules.hpp:131]   --->   Operation 300 'partselect' 'p_Result_54_37' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_52_38 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 64, i32 71)" [src/modules.hpp:122]   --->   Operation 301 'partselect' 'p_Result_52_38' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 71)" [src/modules.hpp:124]   --->   Operation 302 'bitselect' 'tmp_43' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_54_38 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 64, i32 71)" [src/modules.hpp:131]   --->   Operation 303 'partselect' 'p_Result_54_38' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_52_39 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 72, i32 79)" [src/modules.hpp:122]   --->   Operation 304 'partselect' 'p_Result_52_39' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 79)" [src/modules.hpp:124]   --->   Operation 305 'bitselect' 'tmp_44' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_54_39 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 72, i32 79)" [src/modules.hpp:131]   --->   Operation 306 'partselect' 'p_Result_54_39' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%p_Result_52_40 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 80, i32 87)" [src/modules.hpp:122]   --->   Operation 307 'partselect' 'p_Result_52_40' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 87)" [src/modules.hpp:124]   --->   Operation 308 'bitselect' 'tmp_45' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_54_40 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 80, i32 87)" [src/modules.hpp:131]   --->   Operation 309 'partselect' 'p_Result_54_40' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_52_41 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 88, i32 95)" [src/modules.hpp:122]   --->   Operation 310 'partselect' 'p_Result_52_41' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 95)" [src/modules.hpp:124]   --->   Operation 311 'bitselect' 'tmp_46' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_54_41 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 88, i32 95)" [src/modules.hpp:131]   --->   Operation 312 'partselect' 'p_Result_54_41' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_52_42 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 96, i32 103)" [src/modules.hpp:122]   --->   Operation 313 'partselect' 'p_Result_52_42' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 103)" [src/modules.hpp:124]   --->   Operation 314 'bitselect' 'tmp_47' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_54_42 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 96, i32 103)" [src/modules.hpp:131]   --->   Operation 315 'partselect' 'p_Result_54_42' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_52_43 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 104, i32 111)" [src/modules.hpp:122]   --->   Operation 316 'partselect' 'p_Result_52_43' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 111)" [src/modules.hpp:124]   --->   Operation 317 'bitselect' 'tmp_48' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_54_43 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 104, i32 111)" [src/modules.hpp:131]   --->   Operation 318 'partselect' 'p_Result_54_43' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%p_Result_52_44 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 112, i32 119)" [src/modules.hpp:122]   --->   Operation 319 'partselect' 'p_Result_52_44' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 119)" [src/modules.hpp:124]   --->   Operation 320 'bitselect' 'tmp_49' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_54_44 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 112, i32 119)" [src/modules.hpp:131]   --->   Operation 321 'partselect' 'p_Result_54_44' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_52_45 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 120, i32 127)" [src/modules.hpp:122]   --->   Operation 322 'partselect' 'p_Result_52_45' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 127)" [src/modules.hpp:124]   --->   Operation 323 'bitselect' 'tmp_50' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_54_45 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 120, i32 127)" [src/modules.hpp:131]   --->   Operation 324 'partselect' 'p_Result_54_45' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%p_Result_52_46 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 128, i32 135)" [src/modules.hpp:122]   --->   Operation 325 'partselect' 'p_Result_52_46' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 135)" [src/modules.hpp:124]   --->   Operation 326 'bitselect' 'tmp_51' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%p_Result_54_46 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 128, i32 135)" [src/modules.hpp:131]   --->   Operation 327 'partselect' 'p_Result_54_46' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_52_47 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 136, i32 143)" [src/modules.hpp:122]   --->   Operation 328 'partselect' 'p_Result_52_47' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 143)" [src/modules.hpp:124]   --->   Operation 329 'bitselect' 'tmp_52' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_54_47 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 136, i32 143)" [src/modules.hpp:131]   --->   Operation 330 'partselect' 'p_Result_54_47' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%p_Result_52_48 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 144, i32 151)" [src/modules.hpp:122]   --->   Operation 331 'partselect' 'p_Result_52_48' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 151)" [src/modules.hpp:124]   --->   Operation 332 'bitselect' 'tmp_53' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_54_48 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 144, i32 151)" [src/modules.hpp:131]   --->   Operation 333 'partselect' 'p_Result_54_48' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_52_49 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 152, i32 159)" [src/modules.hpp:122]   --->   Operation 334 'partselect' 'p_Result_52_49' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 159)" [src/modules.hpp:124]   --->   Operation 335 'bitselect' 'tmp_54' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_54_49 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 152, i32 159)" [src/modules.hpp:131]   --->   Operation 336 'partselect' 'p_Result_54_49' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_52_50 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 160, i32 167)" [src/modules.hpp:122]   --->   Operation 337 'partselect' 'p_Result_52_50' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 167)" [src/modules.hpp:124]   --->   Operation 338 'bitselect' 'tmp_55' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_54_50 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 160, i32 167)" [src/modules.hpp:131]   --->   Operation 339 'partselect' 'p_Result_54_50' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_52_51 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 168, i32 175)" [src/modules.hpp:122]   --->   Operation 340 'partselect' 'p_Result_52_51' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 175)" [src/modules.hpp:124]   --->   Operation 341 'bitselect' 'tmp_56' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_54_51 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 168, i32 175)" [src/modules.hpp:131]   --->   Operation 342 'partselect' 'p_Result_54_51' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_52_52 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 176, i32 183)" [src/modules.hpp:122]   --->   Operation 343 'partselect' 'p_Result_52_52' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 183)" [src/modules.hpp:124]   --->   Operation 344 'bitselect' 'tmp_57' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_54_52 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 176, i32 183)" [src/modules.hpp:131]   --->   Operation 345 'partselect' 'p_Result_54_52' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_52_53 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 184, i32 191)" [src/modules.hpp:122]   --->   Operation 346 'partselect' 'p_Result_52_53' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 191)" [src/modules.hpp:124]   --->   Operation 347 'bitselect' 'tmp_58' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_54_53 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 184, i32 191)" [src/modules.hpp:131]   --->   Operation 348 'partselect' 'p_Result_54_53' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_52_54 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 192, i32 199)" [src/modules.hpp:122]   --->   Operation 349 'partselect' 'p_Result_52_54' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 199)" [src/modules.hpp:124]   --->   Operation 350 'bitselect' 'tmp_59' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_54_54 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 192, i32 199)" [src/modules.hpp:131]   --->   Operation 351 'partselect' 'p_Result_54_54' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_52_55 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 200, i32 207)" [src/modules.hpp:122]   --->   Operation 352 'partselect' 'p_Result_52_55' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 207)" [src/modules.hpp:124]   --->   Operation 353 'bitselect' 'tmp_60' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_54_55 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 200, i32 207)" [src/modules.hpp:131]   --->   Operation 354 'partselect' 'p_Result_54_55' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%p_Result_52_56 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 208, i32 215)" [src/modules.hpp:122]   --->   Operation 355 'partselect' 'p_Result_52_56' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 215)" [src/modules.hpp:124]   --->   Operation 356 'bitselect' 'tmp_61' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_54_56 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 208, i32 215)" [src/modules.hpp:131]   --->   Operation 357 'partselect' 'p_Result_54_56' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_52_57 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 216, i32 223)" [src/modules.hpp:122]   --->   Operation 358 'partselect' 'p_Result_52_57' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 223)" [src/modules.hpp:124]   --->   Operation 359 'bitselect' 'tmp_62' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_54_57 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 216, i32 223)" [src/modules.hpp:131]   --->   Operation 360 'partselect' 'p_Result_54_57' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_52_58 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 224, i32 231)" [src/modules.hpp:122]   --->   Operation 361 'partselect' 'p_Result_52_58' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 231)" [src/modules.hpp:124]   --->   Operation 362 'bitselect' 'tmp_63' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_54_58 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 224, i32 231)" [src/modules.hpp:131]   --->   Operation 363 'partselect' 'p_Result_54_58' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_52_59 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 232, i32 239)" [src/modules.hpp:122]   --->   Operation 364 'partselect' 'p_Result_52_59' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 239)" [src/modules.hpp:124]   --->   Operation 365 'bitselect' 'tmp_64' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_54_59 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 232, i32 239)" [src/modules.hpp:131]   --->   Operation 366 'partselect' 'p_Result_54_59' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%p_Result_52_60 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 240, i32 247)" [src/modules.hpp:122]   --->   Operation 367 'partselect' 'p_Result_52_60' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 247)" [src/modules.hpp:124]   --->   Operation 368 'bitselect' 'tmp_65' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_54_60 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 240, i32 247)" [src/modules.hpp:131]   --->   Operation 369 'partselect' 'p_Result_54_60' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_52_61 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_19, i32 248, i32 255)" [src/modules.hpp:122]   --->   Operation 370 'partselect' 'p_Result_52_61' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_19, i32 255)" [src/modules.hpp:124]   --->   Operation 371 'bitselect' 'tmp_66' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_54_61 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_21, i32 248, i32 255)" [src/modules.hpp:131]   --->   Operation 372 'partselect' 'p_Result_54_61' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (1.83ns)   --->   "%tmp_V_24 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_1_V_V)" [src/modules.hpp:146]   --->   Operation 373 'read' 'tmp_V_24' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 374 [1/1] (1.83ns)   --->   "%tmp_V_25 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_2_V_V)" [src/modules.hpp:147]   --->   Operation 374 'read' 'tmp_V_25' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 375 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %b_out_1_V_V33, i256 %tmp_V_24)" [src/modules.hpp:148]   --->   Operation 375 'write' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 376 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %b_out_2_V_V39, i256 %tmp_V_25)" [src/modules.hpp:149]   --->   Operation 376 'write' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "br label %.loopexit" [src/modules.hpp:150]   --->   Operation 377 'br' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_7 = load i8* %temp_b_int8_36_1_V" [src/modules.hpp:142]   --->   Operation 378 'load' 'temp_b_int8_36_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_8 = load i8* %temp_b_int8_36_1_V_3" [src/modules.hpp:142]   --->   Operation 379 'load' 'temp_b_int8_36_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_7 = load i8* %temp_b_int8_35_1_V" [src/modules.hpp:142]   --->   Operation 380 'load' 'temp_b_int8_35_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_8 = load i8* %temp_b_int8_35_1_V_3" [src/modules.hpp:142]   --->   Operation 381 'load' 'temp_b_int8_35_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_7 = load i8* %temp_b_int8_34_1_V" [src/modules.hpp:142]   --->   Operation 382 'load' 'temp_b_int8_34_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_8 = load i8* %temp_b_int8_34_1_V_3" [src/modules.hpp:142]   --->   Operation 383 'load' 'temp_b_int8_34_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_7 = load i8* %temp_b_int8_33_1_V" [src/modules.hpp:142]   --->   Operation 384 'load' 'temp_b_int8_33_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_8 = load i8* %temp_b_int8_33_1_V_3" [src/modules.hpp:142]   --->   Operation 385 'load' 'temp_b_int8_33_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_7 = load i8* %temp_b_int8_32_1_V" [src/modules.hpp:142]   --->   Operation 386 'load' 'temp_b_int8_32_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_8 = load i8* %temp_b_int8_32_1_V_3" [src/modules.hpp:142]   --->   Operation 387 'load' 'temp_b_int8_32_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_7 = load i8* %temp_b_int8_31_1_V" [src/modules.hpp:142]   --->   Operation 388 'load' 'temp_b_int8_31_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_8 = load i8* %temp_b_int8_31_1_V_3" [src/modules.hpp:142]   --->   Operation 389 'load' 'temp_b_int8_31_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_7 = load i8* %temp_b_int8_30_1_V" [src/modules.hpp:142]   --->   Operation 390 'load' 'temp_b_int8_30_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_8 = load i8* %temp_b_int8_30_1_V_3" [src/modules.hpp:142]   --->   Operation 391 'load' 'temp_b_int8_30_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_7 = load i8* %temp_b_int8_29_1_V" [src/modules.hpp:142]   --->   Operation 392 'load' 'temp_b_int8_29_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_8 = load i8* %temp_b_int8_29_1_V_3" [src/modules.hpp:142]   --->   Operation 393 'load' 'temp_b_int8_29_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_7 = load i8* %temp_b_int8_28_1_V" [src/modules.hpp:142]   --->   Operation 394 'load' 'temp_b_int8_28_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_8 = load i8* %temp_b_int8_28_1_V_3" [src/modules.hpp:142]   --->   Operation 395 'load' 'temp_b_int8_28_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_7 = load i8* %temp_b_int8_27_1_V" [src/modules.hpp:142]   --->   Operation 396 'load' 'temp_b_int8_27_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_8 = load i8* %temp_b_int8_27_1_V_3" [src/modules.hpp:142]   --->   Operation 397 'load' 'temp_b_int8_27_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_7 = load i8* %temp_b_int8_26_1_V" [src/modules.hpp:142]   --->   Operation 398 'load' 'temp_b_int8_26_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_8 = load i8* %temp_b_int8_26_1_V_3" [src/modules.hpp:142]   --->   Operation 399 'load' 'temp_b_int8_26_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_7 = load i8* %temp_b_int8_25_1_V" [src/modules.hpp:142]   --->   Operation 400 'load' 'temp_b_int8_25_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_8 = load i8* %temp_b_int8_25_1_V_3" [src/modules.hpp:142]   --->   Operation 401 'load' 'temp_b_int8_25_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_7 = load i8* %temp_b_int8_24_1_V" [src/modules.hpp:142]   --->   Operation 402 'load' 'temp_b_int8_24_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_8 = load i8* %temp_b_int8_24_1_V_3" [src/modules.hpp:142]   --->   Operation 403 'load' 'temp_b_int8_24_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_7 = load i8* %temp_b_int8_23_1_V" [src/modules.hpp:142]   --->   Operation 404 'load' 'temp_b_int8_23_1_V_7' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_s = load i8* %temp_b_int8_0_1_V" [src/modules.hpp:142]   --->   Operation 405 'load' 'temp_b_int8_0_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_1 = load i8* %temp_b_int8_0_1_V_3" [src/modules.hpp:142]   --->   Operation 406 'load' 'temp_b_int8_0_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_s = load i8* %temp_b_int8_1_1_V" [src/modules.hpp:142]   --->   Operation 407 'load' 'temp_b_int8_1_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_1 = load i8* %temp_b_int8_1_1_V_3" [src/modules.hpp:142]   --->   Operation 408 'load' 'temp_b_int8_1_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_s = load i8* %temp_b_int8_2_1_V" [src/modules.hpp:142]   --->   Operation 409 'load' 'temp_b_int8_2_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_1 = load i8* %temp_b_int8_2_1_V_3" [src/modules.hpp:142]   --->   Operation 410 'load' 'temp_b_int8_2_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_s = load i8* %temp_b_int8_3_1_V" [src/modules.hpp:142]   --->   Operation 411 'load' 'temp_b_int8_3_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_1 = load i8* %temp_b_int8_3_1_V_3" [src/modules.hpp:142]   --->   Operation 412 'load' 'temp_b_int8_3_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_s = load i8* %temp_b_int8_4_1_V" [src/modules.hpp:142]   --->   Operation 413 'load' 'temp_b_int8_4_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_1 = load i8* %temp_b_int8_4_1_V_3" [src/modules.hpp:142]   --->   Operation 414 'load' 'temp_b_int8_4_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_s = load i8* %temp_b_int8_5_1_V" [src/modules.hpp:142]   --->   Operation 415 'load' 'temp_b_int8_5_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_1 = load i8* %temp_b_int8_5_1_V_3" [src/modules.hpp:142]   --->   Operation 416 'load' 'temp_b_int8_5_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_s = load i8* %temp_b_int8_6_1_V" [src/modules.hpp:142]   --->   Operation 417 'load' 'temp_b_int8_6_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_1 = load i8* %temp_b_int8_6_1_V_3" [src/modules.hpp:142]   --->   Operation 418 'load' 'temp_b_int8_6_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_s = load i8* %temp_b_int8_7_1_V" [src/modules.hpp:142]   --->   Operation 419 'load' 'temp_b_int8_7_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_1 = load i8* %temp_b_int8_7_1_V_3" [src/modules.hpp:142]   --->   Operation 420 'load' 'temp_b_int8_7_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_s = load i8* %temp_b_int8_8_1_V" [src/modules.hpp:142]   --->   Operation 421 'load' 'temp_b_int8_8_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_1 = load i8* %temp_b_int8_8_1_V_3" [src/modules.hpp:142]   --->   Operation 422 'load' 'temp_b_int8_8_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_s = load i8* %temp_b_int8_9_1_V" [src/modules.hpp:142]   --->   Operation 423 'load' 'temp_b_int8_9_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_1 = load i8* %temp_b_int8_9_1_V_3" [src/modules.hpp:142]   --->   Operation 424 'load' 'temp_b_int8_9_1_V_1' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_7 = load i8* %temp_b_int8_10_1_V" [src/modules.hpp:142]   --->   Operation 425 'load' 'temp_b_int8_10_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_8 = load i8* %temp_b_int8_10_1_V_3" [src/modules.hpp:142]   --->   Operation 426 'load' 'temp_b_int8_10_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_7 = load i8* %temp_b_int8_11_1_V" [src/modules.hpp:142]   --->   Operation 427 'load' 'temp_b_int8_11_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_8 = load i8* %temp_b_int8_11_1_V_3" [src/modules.hpp:142]   --->   Operation 428 'load' 'temp_b_int8_11_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_7 = load i8* %temp_b_int8_12_1_V" [src/modules.hpp:142]   --->   Operation 429 'load' 'temp_b_int8_12_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_8 = load i8* %temp_b_int8_12_1_V_3" [src/modules.hpp:142]   --->   Operation 430 'load' 'temp_b_int8_12_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_7 = load i8* %temp_b_int8_13_1_V" [src/modules.hpp:142]   --->   Operation 431 'load' 'temp_b_int8_13_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_8 = load i8* %temp_b_int8_13_1_V_3" [src/modules.hpp:142]   --->   Operation 432 'load' 'temp_b_int8_13_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_7 = load i8* %temp_b_int8_14_1_V" [src/modules.hpp:142]   --->   Operation 433 'load' 'temp_b_int8_14_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_8 = load i8* %temp_b_int8_14_1_V_3" [src/modules.hpp:142]   --->   Operation 434 'load' 'temp_b_int8_14_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_7 = load i8* %temp_b_int8_15_1_V" [src/modules.hpp:142]   --->   Operation 435 'load' 'temp_b_int8_15_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_8 = load i8* %temp_b_int8_15_1_V_3" [src/modules.hpp:142]   --->   Operation 436 'load' 'temp_b_int8_15_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_7 = load i8* %temp_b_int8_16_1_V" [src/modules.hpp:142]   --->   Operation 437 'load' 'temp_b_int8_16_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_8 = load i8* %temp_b_int8_16_1_V_3" [src/modules.hpp:142]   --->   Operation 438 'load' 'temp_b_int8_16_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_7 = load i8* %temp_b_int8_17_1_V" [src/modules.hpp:142]   --->   Operation 439 'load' 'temp_b_int8_17_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_8 = load i8* %temp_b_int8_17_1_V_3" [src/modules.hpp:142]   --->   Operation 440 'load' 'temp_b_int8_17_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_7 = load i8* %temp_b_int8_18_1_V" [src/modules.hpp:142]   --->   Operation 441 'load' 'temp_b_int8_18_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_8 = load i8* %temp_b_int8_18_1_V_3" [src/modules.hpp:142]   --->   Operation 442 'load' 'temp_b_int8_18_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_7 = load i8* %temp_b_int8_19_1_V" [src/modules.hpp:142]   --->   Operation 443 'load' 'temp_b_int8_19_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_8 = load i8* %temp_b_int8_19_1_V_3" [src/modules.hpp:142]   --->   Operation 444 'load' 'temp_b_int8_19_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_7 = load i8* %temp_b_int8_20_1_V" [src/modules.hpp:142]   --->   Operation 445 'load' 'temp_b_int8_20_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_8 = load i8* %temp_b_int8_20_1_V_3" [src/modules.hpp:142]   --->   Operation 446 'load' 'temp_b_int8_20_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_7 = load i8* %temp_b_int8_21_1_V" [src/modules.hpp:142]   --->   Operation 447 'load' 'temp_b_int8_21_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_8 = load i8* %temp_b_int8_21_1_V_3" [src/modules.hpp:142]   --->   Operation 448 'load' 'temp_b_int8_21_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_7 = load i8* %temp_b_int8_22_1_V" [src/modules.hpp:142]   --->   Operation 449 'load' 'temp_b_int8_22_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_8 = load i8* %temp_b_int8_22_1_V_3" [src/modules.hpp:142]   --->   Operation 450 'load' 'temp_b_int8_22_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_8 = load i8* %temp_b_int8_23_1_V_3" [src/modules.hpp:142]   --->   Operation 451 'load' 'temp_b_int8_23_1_V_8' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_7 = load i8* %temp_b_int8_37_1_V" [src/modules.hpp:142]   --->   Operation 452 'load' 'temp_b_int8_37_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_8 = load i8* %temp_b_int8_37_1_V_3" [src/modules.hpp:142]   --->   Operation 453 'load' 'temp_b_int8_37_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_7 = load i8* %temp_b_int8_38_1_V" [src/modules.hpp:142]   --->   Operation 454 'load' 'temp_b_int8_38_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_8 = load i8* %temp_b_int8_38_1_V_3" [src/modules.hpp:142]   --->   Operation 455 'load' 'temp_b_int8_38_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_7 = load i8* %temp_b_int8_39_1_V" [src/modules.hpp:142]   --->   Operation 456 'load' 'temp_b_int8_39_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_8 = load i8* %temp_b_int8_39_1_V_3" [src/modules.hpp:142]   --->   Operation 457 'load' 'temp_b_int8_39_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_7 = load i8* %temp_b_int8_40_1_V" [src/modules.hpp:142]   --->   Operation 458 'load' 'temp_b_int8_40_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_8 = load i8* %temp_b_int8_40_1_V_3" [src/modules.hpp:142]   --->   Operation 459 'load' 'temp_b_int8_40_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_7 = load i8* %temp_b_int8_41_1_V" [src/modules.hpp:142]   --->   Operation 460 'load' 'temp_b_int8_41_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_8 = load i8* %temp_b_int8_41_1_V_3" [src/modules.hpp:142]   --->   Operation 461 'load' 'temp_b_int8_41_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_7 = load i8* %temp_b_int8_42_1_V" [src/modules.hpp:142]   --->   Operation 462 'load' 'temp_b_int8_42_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_8 = load i8* %temp_b_int8_42_1_V_3" [src/modules.hpp:142]   --->   Operation 463 'load' 'temp_b_int8_42_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_7 = load i8* %temp_b_int8_43_1_V" [src/modules.hpp:142]   --->   Operation 464 'load' 'temp_b_int8_43_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_8 = load i8* %temp_b_int8_43_1_V_3" [src/modules.hpp:142]   --->   Operation 465 'load' 'temp_b_int8_43_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_7 = load i8* %temp_b_int8_44_1_V" [src/modules.hpp:142]   --->   Operation 466 'load' 'temp_b_int8_44_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_8 = load i8* %temp_b_int8_44_1_V_3" [src/modules.hpp:142]   --->   Operation 467 'load' 'temp_b_int8_44_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_7 = load i8* %temp_b_int8_45_1_V" [src/modules.hpp:142]   --->   Operation 468 'load' 'temp_b_int8_45_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_8 = load i8* %temp_b_int8_45_1_V_3" [src/modules.hpp:142]   --->   Operation 469 'load' 'temp_b_int8_45_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_7 = load i8* %temp_b_int8_46_1_V" [src/modules.hpp:142]   --->   Operation 470 'load' 'temp_b_int8_46_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_8 = load i8* %temp_b_int8_46_1_V_3" [src/modules.hpp:142]   --->   Operation 471 'load' 'temp_b_int8_46_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_7 = load i8* %temp_b_int8_47_1_V" [src/modules.hpp:142]   --->   Operation 472 'load' 'temp_b_int8_47_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_8 = load i8* %temp_b_int8_47_1_V_3" [src/modules.hpp:142]   --->   Operation 473 'load' 'temp_b_int8_47_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_7 = load i8* %temp_b_int8_48_1_V" [src/modules.hpp:142]   --->   Operation 474 'load' 'temp_b_int8_48_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_8 = load i8* %temp_b_int8_48_1_V_3" [src/modules.hpp:142]   --->   Operation 475 'load' 'temp_b_int8_48_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_7 = load i8* %temp_b_int8_49_1_V" [src/modules.hpp:142]   --->   Operation 476 'load' 'temp_b_int8_49_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_8 = load i8* %temp_b_int8_49_1_V_3" [src/modules.hpp:142]   --->   Operation 477 'load' 'temp_b_int8_49_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_7 = load i8* %temp_b_int8_50_1_V" [src/modules.hpp:142]   --->   Operation 478 'load' 'temp_b_int8_50_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_8 = load i8* %temp_b_int8_50_1_V_3" [src/modules.hpp:142]   --->   Operation 479 'load' 'temp_b_int8_50_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_7 = load i8* %temp_b_int8_51_1_V" [src/modules.hpp:142]   --->   Operation 480 'load' 'temp_b_int8_51_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_8 = load i8* %temp_b_int8_51_1_V_3" [src/modules.hpp:142]   --->   Operation 481 'load' 'temp_b_int8_51_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_7 = load i8* %temp_b_int8_52_1_V" [src/modules.hpp:142]   --->   Operation 482 'load' 'temp_b_int8_52_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_8 = load i8* %temp_b_int8_52_1_V_3" [src/modules.hpp:142]   --->   Operation 483 'load' 'temp_b_int8_52_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_7 = load i8* %temp_b_int8_53_1_V" [src/modules.hpp:142]   --->   Operation 484 'load' 'temp_b_int8_53_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_8 = load i8* %temp_b_int8_53_1_V_3" [src/modules.hpp:142]   --->   Operation 485 'load' 'temp_b_int8_53_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_7 = load i8* %temp_b_int8_54_1_V" [src/modules.hpp:142]   --->   Operation 486 'load' 'temp_b_int8_54_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_8 = load i8* %temp_b_int8_54_1_V_3" [src/modules.hpp:142]   --->   Operation 487 'load' 'temp_b_int8_54_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_7 = load i8* %temp_b_int8_55_1_V" [src/modules.hpp:142]   --->   Operation 488 'load' 'temp_b_int8_55_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_8 = load i8* %temp_b_int8_55_1_V_3" [src/modules.hpp:142]   --->   Operation 489 'load' 'temp_b_int8_55_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_7 = load i8* %temp_b_int8_56_1_V" [src/modules.hpp:142]   --->   Operation 490 'load' 'temp_b_int8_56_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_8 = load i8* %temp_b_int8_56_1_V_3" [src/modules.hpp:142]   --->   Operation 491 'load' 'temp_b_int8_56_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_7 = load i8* %temp_b_int8_57_1_V" [src/modules.hpp:142]   --->   Operation 492 'load' 'temp_b_int8_57_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_8 = load i8* %temp_b_int8_57_1_V_3" [src/modules.hpp:142]   --->   Operation 493 'load' 'temp_b_int8_57_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_7 = load i8* %temp_b_int8_58_1_V" [src/modules.hpp:142]   --->   Operation 494 'load' 'temp_b_int8_58_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_8 = load i8* %temp_b_int8_58_1_V_3" [src/modules.hpp:142]   --->   Operation 495 'load' 'temp_b_int8_58_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_7 = load i8* %temp_b_int8_59_1_V" [src/modules.hpp:142]   --->   Operation 496 'load' 'temp_b_int8_59_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_8 = load i8* %temp_b_int8_59_1_V_3" [src/modules.hpp:142]   --->   Operation 497 'load' 'temp_b_int8_59_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_7 = load i8* %temp_b_int8_60_1_V" [src/modules.hpp:142]   --->   Operation 498 'load' 'temp_b_int8_60_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_8 = load i8* %temp_b_int8_60_1_V_3" [src/modules.hpp:142]   --->   Operation 499 'load' 'temp_b_int8_60_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_7 = load i8* %temp_b_int8_61_1_V" [src/modules.hpp:142]   --->   Operation 500 'load' 'temp_b_int8_61_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_8 = load i8* %temp_b_int8_61_1_V_3" [src/modules.hpp:142]   --->   Operation 501 'load' 'temp_b_int8_61_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_7 = load i8* %temp_b_int8_62_1_V" [src/modules.hpp:142]   --->   Operation 502 'load' 'temp_b_int8_62_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_8 = load i8* %temp_b_int8_62_1_V_3" [src/modules.hpp:142]   --->   Operation 503 'load' 'temp_b_int8_62_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_7 = load i8* %temp_b_int8_63_1_V" [src/modules.hpp:142]   --->   Operation 504 'load' 'temp_b_int8_63_1_V_7' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_8 = load i8* %temp_b_int8_63_1_V_3" [src/modules.hpp:142]   --->   Operation 505 'load' 'temp_b_int8_63_1_V_8' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (1.83ns)   --->   "%tmp_V_22 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_1_V_V)" [src/modules.hpp:137]   --->   Operation 506 'read' 'tmp_V_22' <Predicate = (icmp_ln136)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 507 [1/1] (1.83ns)   --->   "%tmp_V_23 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_2_V_V)" [src/modules.hpp:138]   --->   Operation 507 'read' 'tmp_V_23' <Predicate = (icmp_ln136)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%temp_b_int8_0_0_V = trunc i256 %tmp_V_22 to i8" [src/modules.hpp:142]   --->   Operation 508 'trunc' 'temp_b_int8_0_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.39ns)   --->   "%temp_b_int8_0_1_V_5 = select i1 %j, i8 %temp_b_int8_0_0_V, i8 %temp_b_int8_0_1_V_1" [src/modules.hpp:142]   --->   Operation 509 'select' 'temp_b_int8_0_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.39ns)   --->   "%temp_b_int8_0_1_V_6 = select i1 %j, i8 %temp_b_int8_0_1_V_s, i8 %temp_b_int8_0_0_V" [src/modules.hpp:142]   --->   Operation 510 'select' 'temp_b_int8_0_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%temp_b_int8_1_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 8, i32 15)" [src/modules.hpp:142]   --->   Operation 511 'partselect' 'temp_b_int8_1_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.39ns)   --->   "%temp_b_int8_1_1_V_5 = select i1 %j, i8 %temp_b_int8_1_0_V, i8 %temp_b_int8_1_1_V_1" [src/modules.hpp:142]   --->   Operation 512 'select' 'temp_b_int8_1_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.39ns)   --->   "%temp_b_int8_1_1_V_6 = select i1 %j, i8 %temp_b_int8_1_1_V_s, i8 %temp_b_int8_1_0_V" [src/modules.hpp:142]   --->   Operation 513 'select' 'temp_b_int8_1_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%temp_b_int8_2_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 16, i32 23)" [src/modules.hpp:142]   --->   Operation 514 'partselect' 'temp_b_int8_2_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.39ns)   --->   "%temp_b_int8_2_1_V_5 = select i1 %j, i8 %temp_b_int8_2_0_V, i8 %temp_b_int8_2_1_V_1" [src/modules.hpp:142]   --->   Operation 515 'select' 'temp_b_int8_2_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.39ns)   --->   "%temp_b_int8_2_1_V_6 = select i1 %j, i8 %temp_b_int8_2_1_V_s, i8 %temp_b_int8_2_0_V" [src/modules.hpp:142]   --->   Operation 516 'select' 'temp_b_int8_2_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%temp_b_int8_3_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 24, i32 31)" [src/modules.hpp:142]   --->   Operation 517 'partselect' 'temp_b_int8_3_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.39ns)   --->   "%temp_b_int8_3_1_V_5 = select i1 %j, i8 %temp_b_int8_3_0_V, i8 %temp_b_int8_3_1_V_1" [src/modules.hpp:142]   --->   Operation 518 'select' 'temp_b_int8_3_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.39ns)   --->   "%temp_b_int8_3_1_V_6 = select i1 %j, i8 %temp_b_int8_3_1_V_s, i8 %temp_b_int8_3_0_V" [src/modules.hpp:142]   --->   Operation 519 'select' 'temp_b_int8_3_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%temp_b_int8_4_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 32, i32 39)" [src/modules.hpp:142]   --->   Operation 520 'partselect' 'temp_b_int8_4_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.39ns)   --->   "%temp_b_int8_4_1_V_5 = select i1 %j, i8 %temp_b_int8_4_0_V, i8 %temp_b_int8_4_1_V_1" [src/modules.hpp:142]   --->   Operation 521 'select' 'temp_b_int8_4_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.39ns)   --->   "%temp_b_int8_4_1_V_6 = select i1 %j, i8 %temp_b_int8_4_1_V_s, i8 %temp_b_int8_4_0_V" [src/modules.hpp:142]   --->   Operation 522 'select' 'temp_b_int8_4_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%temp_b_int8_5_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 40, i32 47)" [src/modules.hpp:142]   --->   Operation 523 'partselect' 'temp_b_int8_5_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.39ns)   --->   "%temp_b_int8_5_1_V_5 = select i1 %j, i8 %temp_b_int8_5_0_V, i8 %temp_b_int8_5_1_V_1" [src/modules.hpp:142]   --->   Operation 524 'select' 'temp_b_int8_5_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.39ns)   --->   "%temp_b_int8_5_1_V_6 = select i1 %j, i8 %temp_b_int8_5_1_V_s, i8 %temp_b_int8_5_0_V" [src/modules.hpp:142]   --->   Operation 525 'select' 'temp_b_int8_5_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%temp_b_int8_6_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 48, i32 55)" [src/modules.hpp:142]   --->   Operation 526 'partselect' 'temp_b_int8_6_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.39ns)   --->   "%temp_b_int8_6_1_V_5 = select i1 %j, i8 %temp_b_int8_6_0_V, i8 %temp_b_int8_6_1_V_1" [src/modules.hpp:142]   --->   Operation 527 'select' 'temp_b_int8_6_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.39ns)   --->   "%temp_b_int8_6_1_V_6 = select i1 %j, i8 %temp_b_int8_6_1_V_s, i8 %temp_b_int8_6_0_V" [src/modules.hpp:142]   --->   Operation 528 'select' 'temp_b_int8_6_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%temp_b_int8_7_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 56, i32 63)" [src/modules.hpp:142]   --->   Operation 529 'partselect' 'temp_b_int8_7_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.39ns)   --->   "%temp_b_int8_7_1_V_5 = select i1 %j, i8 %temp_b_int8_7_0_V, i8 %temp_b_int8_7_1_V_1" [src/modules.hpp:142]   --->   Operation 530 'select' 'temp_b_int8_7_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.39ns)   --->   "%temp_b_int8_7_1_V_6 = select i1 %j, i8 %temp_b_int8_7_1_V_s, i8 %temp_b_int8_7_0_V" [src/modules.hpp:142]   --->   Operation 531 'select' 'temp_b_int8_7_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%temp_b_int8_8_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 64, i32 71)" [src/modules.hpp:142]   --->   Operation 532 'partselect' 'temp_b_int8_8_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.39ns)   --->   "%temp_b_int8_8_1_V_5 = select i1 %j, i8 %temp_b_int8_8_0_V, i8 %temp_b_int8_8_1_V_1" [src/modules.hpp:142]   --->   Operation 533 'select' 'temp_b_int8_8_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.39ns)   --->   "%temp_b_int8_8_1_V_6 = select i1 %j, i8 %temp_b_int8_8_1_V_s, i8 %temp_b_int8_8_0_V" [src/modules.hpp:142]   --->   Operation 534 'select' 'temp_b_int8_8_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%temp_b_int8_9_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 72, i32 79)" [src/modules.hpp:142]   --->   Operation 535 'partselect' 'temp_b_int8_9_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.39ns)   --->   "%temp_b_int8_9_1_V_5 = select i1 %j, i8 %temp_b_int8_9_0_V, i8 %temp_b_int8_9_1_V_1" [src/modules.hpp:142]   --->   Operation 536 'select' 'temp_b_int8_9_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.39ns)   --->   "%temp_b_int8_9_1_V_6 = select i1 %j, i8 %temp_b_int8_9_1_V_s, i8 %temp_b_int8_9_0_V" [src/modules.hpp:142]   --->   Operation 537 'select' 'temp_b_int8_9_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%temp_b_int8_10_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 80, i32 87)" [src/modules.hpp:142]   --->   Operation 538 'partselect' 'temp_b_int8_10_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.39ns)   --->   "%temp_b_int8_10_1_V_5 = select i1 %j, i8 %temp_b_int8_10_0_V, i8 %temp_b_int8_10_1_V_8" [src/modules.hpp:142]   --->   Operation 539 'select' 'temp_b_int8_10_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.39ns)   --->   "%temp_b_int8_10_1_V_6 = select i1 %j, i8 %temp_b_int8_10_1_V_7, i8 %temp_b_int8_10_0_V" [src/modules.hpp:142]   --->   Operation 540 'select' 'temp_b_int8_10_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%temp_b_int8_11_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 88, i32 95)" [src/modules.hpp:142]   --->   Operation 541 'partselect' 'temp_b_int8_11_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.39ns)   --->   "%temp_b_int8_11_1_V_5 = select i1 %j, i8 %temp_b_int8_11_0_V, i8 %temp_b_int8_11_1_V_8" [src/modules.hpp:142]   --->   Operation 542 'select' 'temp_b_int8_11_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.39ns)   --->   "%temp_b_int8_11_1_V_6 = select i1 %j, i8 %temp_b_int8_11_1_V_7, i8 %temp_b_int8_11_0_V" [src/modules.hpp:142]   --->   Operation 543 'select' 'temp_b_int8_11_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%temp_b_int8_12_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 96, i32 103)" [src/modules.hpp:142]   --->   Operation 544 'partselect' 'temp_b_int8_12_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.39ns)   --->   "%temp_b_int8_12_1_V_5 = select i1 %j, i8 %temp_b_int8_12_0_V, i8 %temp_b_int8_12_1_V_8" [src/modules.hpp:142]   --->   Operation 545 'select' 'temp_b_int8_12_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.39ns)   --->   "%temp_b_int8_12_1_V_6 = select i1 %j, i8 %temp_b_int8_12_1_V_7, i8 %temp_b_int8_12_0_V" [src/modules.hpp:142]   --->   Operation 546 'select' 'temp_b_int8_12_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%temp_b_int8_13_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 104, i32 111)" [src/modules.hpp:142]   --->   Operation 547 'partselect' 'temp_b_int8_13_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.39ns)   --->   "%temp_b_int8_13_1_V_5 = select i1 %j, i8 %temp_b_int8_13_0_V, i8 %temp_b_int8_13_1_V_8" [src/modules.hpp:142]   --->   Operation 548 'select' 'temp_b_int8_13_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.39ns)   --->   "%temp_b_int8_13_1_V_6 = select i1 %j, i8 %temp_b_int8_13_1_V_7, i8 %temp_b_int8_13_0_V" [src/modules.hpp:142]   --->   Operation 549 'select' 'temp_b_int8_13_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%temp_b_int8_14_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 112, i32 119)" [src/modules.hpp:142]   --->   Operation 550 'partselect' 'temp_b_int8_14_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.39ns)   --->   "%temp_b_int8_14_1_V_5 = select i1 %j, i8 %temp_b_int8_14_0_V, i8 %temp_b_int8_14_1_V_8" [src/modules.hpp:142]   --->   Operation 551 'select' 'temp_b_int8_14_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.39ns)   --->   "%temp_b_int8_14_1_V_6 = select i1 %j, i8 %temp_b_int8_14_1_V_7, i8 %temp_b_int8_14_0_V" [src/modules.hpp:142]   --->   Operation 552 'select' 'temp_b_int8_14_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%temp_b_int8_15_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 120, i32 127)" [src/modules.hpp:142]   --->   Operation 553 'partselect' 'temp_b_int8_15_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.39ns)   --->   "%temp_b_int8_15_1_V_5 = select i1 %j, i8 %temp_b_int8_15_0_V, i8 %temp_b_int8_15_1_V_8" [src/modules.hpp:142]   --->   Operation 554 'select' 'temp_b_int8_15_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.39ns)   --->   "%temp_b_int8_15_1_V_6 = select i1 %j, i8 %temp_b_int8_15_1_V_7, i8 %temp_b_int8_15_0_V" [src/modules.hpp:142]   --->   Operation 555 'select' 'temp_b_int8_15_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%temp_b_int8_16_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 128, i32 135)" [src/modules.hpp:142]   --->   Operation 556 'partselect' 'temp_b_int8_16_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.39ns)   --->   "%temp_b_int8_16_1_V_5 = select i1 %j, i8 %temp_b_int8_16_0_V, i8 %temp_b_int8_16_1_V_8" [src/modules.hpp:142]   --->   Operation 557 'select' 'temp_b_int8_16_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.39ns)   --->   "%temp_b_int8_16_1_V_6 = select i1 %j, i8 %temp_b_int8_16_1_V_7, i8 %temp_b_int8_16_0_V" [src/modules.hpp:142]   --->   Operation 558 'select' 'temp_b_int8_16_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%temp_b_int8_17_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 136, i32 143)" [src/modules.hpp:142]   --->   Operation 559 'partselect' 'temp_b_int8_17_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.39ns)   --->   "%temp_b_int8_17_1_V_5 = select i1 %j, i8 %temp_b_int8_17_0_V, i8 %temp_b_int8_17_1_V_8" [src/modules.hpp:142]   --->   Operation 560 'select' 'temp_b_int8_17_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.39ns)   --->   "%temp_b_int8_17_1_V_6 = select i1 %j, i8 %temp_b_int8_17_1_V_7, i8 %temp_b_int8_17_0_V" [src/modules.hpp:142]   --->   Operation 561 'select' 'temp_b_int8_17_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%temp_b_int8_18_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 144, i32 151)" [src/modules.hpp:142]   --->   Operation 562 'partselect' 'temp_b_int8_18_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.39ns)   --->   "%temp_b_int8_18_1_V_5 = select i1 %j, i8 %temp_b_int8_18_0_V, i8 %temp_b_int8_18_1_V_8" [src/modules.hpp:142]   --->   Operation 563 'select' 'temp_b_int8_18_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.39ns)   --->   "%temp_b_int8_18_1_V_6 = select i1 %j, i8 %temp_b_int8_18_1_V_7, i8 %temp_b_int8_18_0_V" [src/modules.hpp:142]   --->   Operation 564 'select' 'temp_b_int8_18_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%temp_b_int8_19_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 152, i32 159)" [src/modules.hpp:142]   --->   Operation 565 'partselect' 'temp_b_int8_19_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.39ns)   --->   "%temp_b_int8_19_1_V_5 = select i1 %j, i8 %temp_b_int8_19_0_V, i8 %temp_b_int8_19_1_V_8" [src/modules.hpp:142]   --->   Operation 566 'select' 'temp_b_int8_19_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.39ns)   --->   "%temp_b_int8_19_1_V_6 = select i1 %j, i8 %temp_b_int8_19_1_V_7, i8 %temp_b_int8_19_0_V" [src/modules.hpp:142]   --->   Operation 567 'select' 'temp_b_int8_19_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%temp_b_int8_20_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 160, i32 167)" [src/modules.hpp:142]   --->   Operation 568 'partselect' 'temp_b_int8_20_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.39ns)   --->   "%temp_b_int8_20_1_V_5 = select i1 %j, i8 %temp_b_int8_20_0_V, i8 %temp_b_int8_20_1_V_8" [src/modules.hpp:142]   --->   Operation 569 'select' 'temp_b_int8_20_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.39ns)   --->   "%temp_b_int8_20_1_V_6 = select i1 %j, i8 %temp_b_int8_20_1_V_7, i8 %temp_b_int8_20_0_V" [src/modules.hpp:142]   --->   Operation 570 'select' 'temp_b_int8_20_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%temp_b_int8_21_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 168, i32 175)" [src/modules.hpp:142]   --->   Operation 571 'partselect' 'temp_b_int8_21_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.39ns)   --->   "%temp_b_int8_21_1_V_5 = select i1 %j, i8 %temp_b_int8_21_0_V, i8 %temp_b_int8_21_1_V_8" [src/modules.hpp:142]   --->   Operation 572 'select' 'temp_b_int8_21_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.39ns)   --->   "%temp_b_int8_21_1_V_6 = select i1 %j, i8 %temp_b_int8_21_1_V_7, i8 %temp_b_int8_21_0_V" [src/modules.hpp:142]   --->   Operation 573 'select' 'temp_b_int8_21_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%temp_b_int8_22_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 176, i32 183)" [src/modules.hpp:142]   --->   Operation 574 'partselect' 'temp_b_int8_22_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.39ns)   --->   "%temp_b_int8_22_1_V_5 = select i1 %j, i8 %temp_b_int8_22_0_V, i8 %temp_b_int8_22_1_V_8" [src/modules.hpp:142]   --->   Operation 575 'select' 'temp_b_int8_22_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.39ns)   --->   "%temp_b_int8_22_1_V_6 = select i1 %j, i8 %temp_b_int8_22_1_V_7, i8 %temp_b_int8_22_0_V" [src/modules.hpp:142]   --->   Operation 576 'select' 'temp_b_int8_22_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%temp_b_int8_23_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 184, i32 191)" [src/modules.hpp:142]   --->   Operation 577 'partselect' 'temp_b_int8_23_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.39ns)   --->   "%temp_b_int8_23_1_V_5 = select i1 %j, i8 %temp_b_int8_23_1_V_8, i8 %temp_b_int8_23_0_V" [src/modules.hpp:142]   --->   Operation 578 'select' 'temp_b_int8_23_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.39ns)   --->   "%temp_b_int8_23_1_V_6 = select i1 %j, i8 %temp_b_int8_23_0_V, i8 %temp_b_int8_23_1_V_7" [src/modules.hpp:142]   --->   Operation 579 'select' 'temp_b_int8_23_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%temp_b_int8_24_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 192, i32 199)" [src/modules.hpp:142]   --->   Operation 580 'partselect' 'temp_b_int8_24_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.39ns)   --->   "%temp_b_int8_24_1_V_5 = select i1 %j, i8 %temp_b_int8_24_1_V_8, i8 %temp_b_int8_24_0_V" [src/modules.hpp:142]   --->   Operation 581 'select' 'temp_b_int8_24_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.39ns)   --->   "%temp_b_int8_24_1_V_6 = select i1 %j, i8 %temp_b_int8_24_0_V, i8 %temp_b_int8_24_1_V_7" [src/modules.hpp:142]   --->   Operation 582 'select' 'temp_b_int8_24_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%temp_b_int8_25_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 200, i32 207)" [src/modules.hpp:142]   --->   Operation 583 'partselect' 'temp_b_int8_25_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.39ns)   --->   "%temp_b_int8_25_1_V_5 = select i1 %j, i8 %temp_b_int8_25_1_V_8, i8 %temp_b_int8_25_0_V" [src/modules.hpp:142]   --->   Operation 584 'select' 'temp_b_int8_25_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.39ns)   --->   "%temp_b_int8_25_1_V_6 = select i1 %j, i8 %temp_b_int8_25_0_V, i8 %temp_b_int8_25_1_V_7" [src/modules.hpp:142]   --->   Operation 585 'select' 'temp_b_int8_25_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%temp_b_int8_26_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 208, i32 215)" [src/modules.hpp:142]   --->   Operation 586 'partselect' 'temp_b_int8_26_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.39ns)   --->   "%temp_b_int8_26_1_V_5 = select i1 %j, i8 %temp_b_int8_26_1_V_8, i8 %temp_b_int8_26_0_V" [src/modules.hpp:142]   --->   Operation 587 'select' 'temp_b_int8_26_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.39ns)   --->   "%temp_b_int8_26_1_V_6 = select i1 %j, i8 %temp_b_int8_26_0_V, i8 %temp_b_int8_26_1_V_7" [src/modules.hpp:142]   --->   Operation 588 'select' 'temp_b_int8_26_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%temp_b_int8_27_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 216, i32 223)" [src/modules.hpp:142]   --->   Operation 589 'partselect' 'temp_b_int8_27_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.39ns)   --->   "%temp_b_int8_27_1_V_5 = select i1 %j, i8 %temp_b_int8_27_1_V_8, i8 %temp_b_int8_27_0_V" [src/modules.hpp:142]   --->   Operation 590 'select' 'temp_b_int8_27_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.39ns)   --->   "%temp_b_int8_27_1_V_6 = select i1 %j, i8 %temp_b_int8_27_0_V, i8 %temp_b_int8_27_1_V_7" [src/modules.hpp:142]   --->   Operation 591 'select' 'temp_b_int8_27_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%temp_b_int8_28_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 224, i32 231)" [src/modules.hpp:142]   --->   Operation 592 'partselect' 'temp_b_int8_28_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.39ns)   --->   "%temp_b_int8_28_1_V_5 = select i1 %j, i8 %temp_b_int8_28_1_V_8, i8 %temp_b_int8_28_0_V" [src/modules.hpp:142]   --->   Operation 593 'select' 'temp_b_int8_28_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.39ns)   --->   "%temp_b_int8_28_1_V_6 = select i1 %j, i8 %temp_b_int8_28_0_V, i8 %temp_b_int8_28_1_V_7" [src/modules.hpp:142]   --->   Operation 594 'select' 'temp_b_int8_28_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%temp_b_int8_29_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 232, i32 239)" [src/modules.hpp:142]   --->   Operation 595 'partselect' 'temp_b_int8_29_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.39ns)   --->   "%temp_b_int8_29_1_V_5 = select i1 %j, i8 %temp_b_int8_29_1_V_8, i8 %temp_b_int8_29_0_V" [src/modules.hpp:142]   --->   Operation 596 'select' 'temp_b_int8_29_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.39ns)   --->   "%temp_b_int8_29_1_V_6 = select i1 %j, i8 %temp_b_int8_29_0_V, i8 %temp_b_int8_29_1_V_7" [src/modules.hpp:142]   --->   Operation 597 'select' 'temp_b_int8_29_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%temp_b_int8_30_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 240, i32 247)" [src/modules.hpp:142]   --->   Operation 598 'partselect' 'temp_b_int8_30_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.39ns)   --->   "%temp_b_int8_30_1_V_5 = select i1 %j, i8 %temp_b_int8_30_1_V_8, i8 %temp_b_int8_30_0_V" [src/modules.hpp:142]   --->   Operation 599 'select' 'temp_b_int8_30_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.39ns)   --->   "%temp_b_int8_30_1_V_6 = select i1 %j, i8 %temp_b_int8_30_0_V, i8 %temp_b_int8_30_1_V_7" [src/modules.hpp:142]   --->   Operation 600 'select' 'temp_b_int8_30_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%temp_b_int8_31_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_22, i32 248, i32 255)" [src/modules.hpp:142]   --->   Operation 601 'partselect' 'temp_b_int8_31_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.39ns)   --->   "%temp_b_int8_31_1_V_5 = select i1 %j, i8 %temp_b_int8_31_1_V_8, i8 %temp_b_int8_31_0_V" [src/modules.hpp:142]   --->   Operation 602 'select' 'temp_b_int8_31_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.39ns)   --->   "%temp_b_int8_31_1_V_6 = select i1 %j, i8 %temp_b_int8_31_0_V, i8 %temp_b_int8_31_1_V_7" [src/modules.hpp:142]   --->   Operation 603 'select' 'temp_b_int8_31_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%temp_b_int8_32_0_V = trunc i256 %tmp_V_23 to i8" [src/modules.hpp:142]   --->   Operation 604 'trunc' 'temp_b_int8_32_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.39ns)   --->   "%temp_b_int8_32_1_V_5 = select i1 %j, i8 %temp_b_int8_32_1_V_8, i8 %temp_b_int8_32_0_V" [src/modules.hpp:142]   --->   Operation 605 'select' 'temp_b_int8_32_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.39ns)   --->   "%temp_b_int8_32_1_V_6 = select i1 %j, i8 %temp_b_int8_32_0_V, i8 %temp_b_int8_32_1_V_7" [src/modules.hpp:142]   --->   Operation 606 'select' 'temp_b_int8_32_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%temp_b_int8_33_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 8, i32 15)" [src/modules.hpp:142]   --->   Operation 607 'partselect' 'temp_b_int8_33_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.39ns)   --->   "%temp_b_int8_33_1_V_5 = select i1 %j, i8 %temp_b_int8_33_1_V_8, i8 %temp_b_int8_33_0_V" [src/modules.hpp:142]   --->   Operation 608 'select' 'temp_b_int8_33_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.39ns)   --->   "%temp_b_int8_33_1_V_6 = select i1 %j, i8 %temp_b_int8_33_0_V, i8 %temp_b_int8_33_1_V_7" [src/modules.hpp:142]   --->   Operation 609 'select' 'temp_b_int8_33_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%temp_b_int8_34_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 16, i32 23)" [src/modules.hpp:142]   --->   Operation 610 'partselect' 'temp_b_int8_34_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.39ns)   --->   "%temp_b_int8_34_1_V_5 = select i1 %j, i8 %temp_b_int8_34_1_V_8, i8 %temp_b_int8_34_0_V" [src/modules.hpp:142]   --->   Operation 611 'select' 'temp_b_int8_34_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.39ns)   --->   "%temp_b_int8_34_1_V_6 = select i1 %j, i8 %temp_b_int8_34_0_V, i8 %temp_b_int8_34_1_V_7" [src/modules.hpp:142]   --->   Operation 612 'select' 'temp_b_int8_34_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%temp_b_int8_35_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 24, i32 31)" [src/modules.hpp:142]   --->   Operation 613 'partselect' 'temp_b_int8_35_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.39ns)   --->   "%temp_b_int8_35_1_V_5 = select i1 %j, i8 %temp_b_int8_35_1_V_8, i8 %temp_b_int8_35_0_V" [src/modules.hpp:142]   --->   Operation 614 'select' 'temp_b_int8_35_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.39ns)   --->   "%temp_b_int8_35_1_V_6 = select i1 %j, i8 %temp_b_int8_35_0_V, i8 %temp_b_int8_35_1_V_7" [src/modules.hpp:142]   --->   Operation 615 'select' 'temp_b_int8_35_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%temp_b_int8_36_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 32, i32 39)" [src/modules.hpp:142]   --->   Operation 616 'partselect' 'temp_b_int8_36_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.39ns)   --->   "%temp_b_int8_36_1_V_5 = select i1 %j, i8 %temp_b_int8_36_1_V_8, i8 %temp_b_int8_36_0_V" [src/modules.hpp:142]   --->   Operation 617 'select' 'temp_b_int8_36_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.39ns)   --->   "%temp_b_int8_36_1_V_6 = select i1 %j, i8 %temp_b_int8_36_0_V, i8 %temp_b_int8_36_1_V_7" [src/modules.hpp:142]   --->   Operation 618 'select' 'temp_b_int8_36_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%temp_b_int8_37_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 40, i32 47)" [src/modules.hpp:142]   --->   Operation 619 'partselect' 'temp_b_int8_37_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.39ns)   --->   "%temp_b_int8_37_1_V_5 = select i1 %j, i8 %temp_b_int8_37_0_V, i8 %temp_b_int8_37_1_V_8" [src/modules.hpp:142]   --->   Operation 620 'select' 'temp_b_int8_37_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.39ns)   --->   "%temp_b_int8_37_1_V_6 = select i1 %j, i8 %temp_b_int8_37_1_V_7, i8 %temp_b_int8_37_0_V" [src/modules.hpp:142]   --->   Operation 621 'select' 'temp_b_int8_37_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%temp_b_int8_38_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 48, i32 55)" [src/modules.hpp:142]   --->   Operation 622 'partselect' 'temp_b_int8_38_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.39ns)   --->   "%temp_b_int8_38_1_V_5 = select i1 %j, i8 %temp_b_int8_38_0_V, i8 %temp_b_int8_38_1_V_8" [src/modules.hpp:142]   --->   Operation 623 'select' 'temp_b_int8_38_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.39ns)   --->   "%temp_b_int8_38_1_V_6 = select i1 %j, i8 %temp_b_int8_38_1_V_7, i8 %temp_b_int8_38_0_V" [src/modules.hpp:142]   --->   Operation 624 'select' 'temp_b_int8_38_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%temp_b_int8_39_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 56, i32 63)" [src/modules.hpp:142]   --->   Operation 625 'partselect' 'temp_b_int8_39_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.39ns)   --->   "%temp_b_int8_39_1_V_5 = select i1 %j, i8 %temp_b_int8_39_0_V, i8 %temp_b_int8_39_1_V_8" [src/modules.hpp:142]   --->   Operation 626 'select' 'temp_b_int8_39_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.39ns)   --->   "%temp_b_int8_39_1_V_6 = select i1 %j, i8 %temp_b_int8_39_1_V_7, i8 %temp_b_int8_39_0_V" [src/modules.hpp:142]   --->   Operation 627 'select' 'temp_b_int8_39_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%temp_b_int8_40_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 64, i32 71)" [src/modules.hpp:142]   --->   Operation 628 'partselect' 'temp_b_int8_40_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.39ns)   --->   "%temp_b_int8_40_1_V_5 = select i1 %j, i8 %temp_b_int8_40_0_V, i8 %temp_b_int8_40_1_V_8" [src/modules.hpp:142]   --->   Operation 629 'select' 'temp_b_int8_40_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.39ns)   --->   "%temp_b_int8_40_1_V_6 = select i1 %j, i8 %temp_b_int8_40_1_V_7, i8 %temp_b_int8_40_0_V" [src/modules.hpp:142]   --->   Operation 630 'select' 'temp_b_int8_40_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%temp_b_int8_41_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 72, i32 79)" [src/modules.hpp:142]   --->   Operation 631 'partselect' 'temp_b_int8_41_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.39ns)   --->   "%temp_b_int8_41_1_V_5 = select i1 %j, i8 %temp_b_int8_41_0_V, i8 %temp_b_int8_41_1_V_8" [src/modules.hpp:142]   --->   Operation 632 'select' 'temp_b_int8_41_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.39ns)   --->   "%temp_b_int8_41_1_V_6 = select i1 %j, i8 %temp_b_int8_41_1_V_7, i8 %temp_b_int8_41_0_V" [src/modules.hpp:142]   --->   Operation 633 'select' 'temp_b_int8_41_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%temp_b_int8_42_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 80, i32 87)" [src/modules.hpp:142]   --->   Operation 634 'partselect' 'temp_b_int8_42_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.39ns)   --->   "%temp_b_int8_42_1_V_5 = select i1 %j, i8 %temp_b_int8_42_0_V, i8 %temp_b_int8_42_1_V_8" [src/modules.hpp:142]   --->   Operation 635 'select' 'temp_b_int8_42_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.39ns)   --->   "%temp_b_int8_42_1_V_6 = select i1 %j, i8 %temp_b_int8_42_1_V_7, i8 %temp_b_int8_42_0_V" [src/modules.hpp:142]   --->   Operation 636 'select' 'temp_b_int8_42_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%temp_b_int8_43_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 88, i32 95)" [src/modules.hpp:142]   --->   Operation 637 'partselect' 'temp_b_int8_43_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.39ns)   --->   "%temp_b_int8_43_1_V_5 = select i1 %j, i8 %temp_b_int8_43_0_V, i8 %temp_b_int8_43_1_V_8" [src/modules.hpp:142]   --->   Operation 638 'select' 'temp_b_int8_43_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.39ns)   --->   "%temp_b_int8_43_1_V_6 = select i1 %j, i8 %temp_b_int8_43_1_V_7, i8 %temp_b_int8_43_0_V" [src/modules.hpp:142]   --->   Operation 639 'select' 'temp_b_int8_43_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%temp_b_int8_44_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 96, i32 103)" [src/modules.hpp:142]   --->   Operation 640 'partselect' 'temp_b_int8_44_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.39ns)   --->   "%temp_b_int8_44_1_V_5 = select i1 %j, i8 %temp_b_int8_44_0_V, i8 %temp_b_int8_44_1_V_8" [src/modules.hpp:142]   --->   Operation 641 'select' 'temp_b_int8_44_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.39ns)   --->   "%temp_b_int8_44_1_V_6 = select i1 %j, i8 %temp_b_int8_44_1_V_7, i8 %temp_b_int8_44_0_V" [src/modules.hpp:142]   --->   Operation 642 'select' 'temp_b_int8_44_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%temp_b_int8_45_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 104, i32 111)" [src/modules.hpp:142]   --->   Operation 643 'partselect' 'temp_b_int8_45_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.39ns)   --->   "%temp_b_int8_45_1_V_5 = select i1 %j, i8 %temp_b_int8_45_0_V, i8 %temp_b_int8_45_1_V_8" [src/modules.hpp:142]   --->   Operation 644 'select' 'temp_b_int8_45_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.39ns)   --->   "%temp_b_int8_45_1_V_6 = select i1 %j, i8 %temp_b_int8_45_1_V_7, i8 %temp_b_int8_45_0_V" [src/modules.hpp:142]   --->   Operation 645 'select' 'temp_b_int8_45_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%temp_b_int8_46_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 112, i32 119)" [src/modules.hpp:142]   --->   Operation 646 'partselect' 'temp_b_int8_46_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.39ns)   --->   "%temp_b_int8_46_1_V_5 = select i1 %j, i8 %temp_b_int8_46_0_V, i8 %temp_b_int8_46_1_V_8" [src/modules.hpp:142]   --->   Operation 647 'select' 'temp_b_int8_46_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.39ns)   --->   "%temp_b_int8_46_1_V_6 = select i1 %j, i8 %temp_b_int8_46_1_V_7, i8 %temp_b_int8_46_0_V" [src/modules.hpp:142]   --->   Operation 648 'select' 'temp_b_int8_46_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%temp_b_int8_47_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 120, i32 127)" [src/modules.hpp:142]   --->   Operation 649 'partselect' 'temp_b_int8_47_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.39ns)   --->   "%temp_b_int8_47_1_V_5 = select i1 %j, i8 %temp_b_int8_47_0_V, i8 %temp_b_int8_47_1_V_8" [src/modules.hpp:142]   --->   Operation 650 'select' 'temp_b_int8_47_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.39ns)   --->   "%temp_b_int8_47_1_V_6 = select i1 %j, i8 %temp_b_int8_47_1_V_7, i8 %temp_b_int8_47_0_V" [src/modules.hpp:142]   --->   Operation 651 'select' 'temp_b_int8_47_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%temp_b_int8_48_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 128, i32 135)" [src/modules.hpp:142]   --->   Operation 652 'partselect' 'temp_b_int8_48_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.39ns)   --->   "%temp_b_int8_48_1_V_5 = select i1 %j, i8 %temp_b_int8_48_0_V, i8 %temp_b_int8_48_1_V_8" [src/modules.hpp:142]   --->   Operation 653 'select' 'temp_b_int8_48_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.39ns)   --->   "%temp_b_int8_48_1_V_6 = select i1 %j, i8 %temp_b_int8_48_1_V_7, i8 %temp_b_int8_48_0_V" [src/modules.hpp:142]   --->   Operation 654 'select' 'temp_b_int8_48_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%temp_b_int8_49_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 136, i32 143)" [src/modules.hpp:142]   --->   Operation 655 'partselect' 'temp_b_int8_49_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.39ns)   --->   "%temp_b_int8_49_1_V_5 = select i1 %j, i8 %temp_b_int8_49_0_V, i8 %temp_b_int8_49_1_V_8" [src/modules.hpp:142]   --->   Operation 656 'select' 'temp_b_int8_49_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.39ns)   --->   "%temp_b_int8_49_1_V_6 = select i1 %j, i8 %temp_b_int8_49_1_V_7, i8 %temp_b_int8_49_0_V" [src/modules.hpp:142]   --->   Operation 657 'select' 'temp_b_int8_49_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%temp_b_int8_50_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 144, i32 151)" [src/modules.hpp:142]   --->   Operation 658 'partselect' 'temp_b_int8_50_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.39ns)   --->   "%temp_b_int8_50_1_V_5 = select i1 %j, i8 %temp_b_int8_50_0_V, i8 %temp_b_int8_50_1_V_8" [src/modules.hpp:142]   --->   Operation 659 'select' 'temp_b_int8_50_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.39ns)   --->   "%temp_b_int8_50_1_V_6 = select i1 %j, i8 %temp_b_int8_50_1_V_7, i8 %temp_b_int8_50_0_V" [src/modules.hpp:142]   --->   Operation 660 'select' 'temp_b_int8_50_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%temp_b_int8_51_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 152, i32 159)" [src/modules.hpp:142]   --->   Operation 661 'partselect' 'temp_b_int8_51_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.39ns)   --->   "%temp_b_int8_51_1_V_5 = select i1 %j, i8 %temp_b_int8_51_0_V, i8 %temp_b_int8_51_1_V_8" [src/modules.hpp:142]   --->   Operation 662 'select' 'temp_b_int8_51_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.39ns)   --->   "%temp_b_int8_51_1_V_6 = select i1 %j, i8 %temp_b_int8_51_1_V_7, i8 %temp_b_int8_51_0_V" [src/modules.hpp:142]   --->   Operation 663 'select' 'temp_b_int8_51_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%temp_b_int8_52_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 160, i32 167)" [src/modules.hpp:142]   --->   Operation 664 'partselect' 'temp_b_int8_52_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.39ns)   --->   "%temp_b_int8_52_1_V_5 = select i1 %j, i8 %temp_b_int8_52_0_V, i8 %temp_b_int8_52_1_V_8" [src/modules.hpp:142]   --->   Operation 665 'select' 'temp_b_int8_52_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.39ns)   --->   "%temp_b_int8_52_1_V_6 = select i1 %j, i8 %temp_b_int8_52_1_V_7, i8 %temp_b_int8_52_0_V" [src/modules.hpp:142]   --->   Operation 666 'select' 'temp_b_int8_52_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%temp_b_int8_53_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 168, i32 175)" [src/modules.hpp:142]   --->   Operation 667 'partselect' 'temp_b_int8_53_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.39ns)   --->   "%temp_b_int8_53_1_V_5 = select i1 %j, i8 %temp_b_int8_53_0_V, i8 %temp_b_int8_53_1_V_8" [src/modules.hpp:142]   --->   Operation 668 'select' 'temp_b_int8_53_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.39ns)   --->   "%temp_b_int8_53_1_V_6 = select i1 %j, i8 %temp_b_int8_53_1_V_7, i8 %temp_b_int8_53_0_V" [src/modules.hpp:142]   --->   Operation 669 'select' 'temp_b_int8_53_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%temp_b_int8_54_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 176, i32 183)" [src/modules.hpp:142]   --->   Operation 670 'partselect' 'temp_b_int8_54_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.39ns)   --->   "%temp_b_int8_54_1_V_5 = select i1 %j, i8 %temp_b_int8_54_0_V, i8 %temp_b_int8_54_1_V_8" [src/modules.hpp:142]   --->   Operation 671 'select' 'temp_b_int8_54_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.39ns)   --->   "%temp_b_int8_54_1_V_6 = select i1 %j, i8 %temp_b_int8_54_1_V_7, i8 %temp_b_int8_54_0_V" [src/modules.hpp:142]   --->   Operation 672 'select' 'temp_b_int8_54_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%temp_b_int8_55_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 184, i32 191)" [src/modules.hpp:142]   --->   Operation 673 'partselect' 'temp_b_int8_55_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.39ns)   --->   "%temp_b_int8_55_1_V_5 = select i1 %j, i8 %temp_b_int8_55_0_V, i8 %temp_b_int8_55_1_V_8" [src/modules.hpp:142]   --->   Operation 674 'select' 'temp_b_int8_55_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.39ns)   --->   "%temp_b_int8_55_1_V_6 = select i1 %j, i8 %temp_b_int8_55_1_V_7, i8 %temp_b_int8_55_0_V" [src/modules.hpp:142]   --->   Operation 675 'select' 'temp_b_int8_55_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%temp_b_int8_56_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 192, i32 199)" [src/modules.hpp:142]   --->   Operation 676 'partselect' 'temp_b_int8_56_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.39ns)   --->   "%temp_b_int8_56_1_V_5 = select i1 %j, i8 %temp_b_int8_56_0_V, i8 %temp_b_int8_56_1_V_8" [src/modules.hpp:142]   --->   Operation 677 'select' 'temp_b_int8_56_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.39ns)   --->   "%temp_b_int8_56_1_V_6 = select i1 %j, i8 %temp_b_int8_56_1_V_7, i8 %temp_b_int8_56_0_V" [src/modules.hpp:142]   --->   Operation 678 'select' 'temp_b_int8_56_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%temp_b_int8_57_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 200, i32 207)" [src/modules.hpp:142]   --->   Operation 679 'partselect' 'temp_b_int8_57_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.39ns)   --->   "%temp_b_int8_57_1_V_5 = select i1 %j, i8 %temp_b_int8_57_0_V, i8 %temp_b_int8_57_1_V_8" [src/modules.hpp:142]   --->   Operation 680 'select' 'temp_b_int8_57_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.39ns)   --->   "%temp_b_int8_57_1_V_6 = select i1 %j, i8 %temp_b_int8_57_1_V_7, i8 %temp_b_int8_57_0_V" [src/modules.hpp:142]   --->   Operation 681 'select' 'temp_b_int8_57_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%temp_b_int8_58_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 208, i32 215)" [src/modules.hpp:142]   --->   Operation 682 'partselect' 'temp_b_int8_58_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.39ns)   --->   "%temp_b_int8_58_1_V_5 = select i1 %j, i8 %temp_b_int8_58_0_V, i8 %temp_b_int8_58_1_V_8" [src/modules.hpp:142]   --->   Operation 683 'select' 'temp_b_int8_58_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.39ns)   --->   "%temp_b_int8_58_1_V_6 = select i1 %j, i8 %temp_b_int8_58_1_V_7, i8 %temp_b_int8_58_0_V" [src/modules.hpp:142]   --->   Operation 684 'select' 'temp_b_int8_58_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%temp_b_int8_59_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 216, i32 223)" [src/modules.hpp:142]   --->   Operation 685 'partselect' 'temp_b_int8_59_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.39ns)   --->   "%temp_b_int8_59_1_V_5 = select i1 %j, i8 %temp_b_int8_59_0_V, i8 %temp_b_int8_59_1_V_8" [src/modules.hpp:142]   --->   Operation 686 'select' 'temp_b_int8_59_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.39ns)   --->   "%temp_b_int8_59_1_V_6 = select i1 %j, i8 %temp_b_int8_59_1_V_7, i8 %temp_b_int8_59_0_V" [src/modules.hpp:142]   --->   Operation 687 'select' 'temp_b_int8_59_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%temp_b_int8_60_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 224, i32 231)" [src/modules.hpp:142]   --->   Operation 688 'partselect' 'temp_b_int8_60_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.39ns)   --->   "%temp_b_int8_60_1_V_5 = select i1 %j, i8 %temp_b_int8_60_0_V, i8 %temp_b_int8_60_1_V_8" [src/modules.hpp:142]   --->   Operation 689 'select' 'temp_b_int8_60_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.39ns)   --->   "%temp_b_int8_60_1_V_6 = select i1 %j, i8 %temp_b_int8_60_1_V_7, i8 %temp_b_int8_60_0_V" [src/modules.hpp:142]   --->   Operation 690 'select' 'temp_b_int8_60_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%temp_b_int8_61_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 232, i32 239)" [src/modules.hpp:142]   --->   Operation 691 'partselect' 'temp_b_int8_61_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.39ns)   --->   "%temp_b_int8_61_1_V_5 = select i1 %j, i8 %temp_b_int8_61_0_V, i8 %temp_b_int8_61_1_V_8" [src/modules.hpp:142]   --->   Operation 692 'select' 'temp_b_int8_61_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.39ns)   --->   "%temp_b_int8_61_1_V_6 = select i1 %j, i8 %temp_b_int8_61_1_V_7, i8 %temp_b_int8_61_0_V" [src/modules.hpp:142]   --->   Operation 693 'select' 'temp_b_int8_61_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%temp_b_int8_62_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 240, i32 247)" [src/modules.hpp:142]   --->   Operation 694 'partselect' 'temp_b_int8_62_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.39ns)   --->   "%temp_b_int8_62_1_V_5 = select i1 %j, i8 %temp_b_int8_62_0_V, i8 %temp_b_int8_62_1_V_8" [src/modules.hpp:142]   --->   Operation 695 'select' 'temp_b_int8_62_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.39ns)   --->   "%temp_b_int8_62_1_V_6 = select i1 %j, i8 %temp_b_int8_62_1_V_7, i8 %temp_b_int8_62_0_V" [src/modules.hpp:142]   --->   Operation 696 'select' 'temp_b_int8_62_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%temp_b_int8_63_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_23, i32 248, i32 255)" [src/modules.hpp:142]   --->   Operation 697 'partselect' 'temp_b_int8_63_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.39ns)   --->   "%temp_b_int8_63_1_V_5 = select i1 %j, i8 %temp_b_int8_63_0_V, i8 %temp_b_int8_63_1_V_8" [src/modules.hpp:142]   --->   Operation 698 'select' 'temp_b_int8_63_1_V_5' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.39ns)   --->   "%temp_b_int8_63_1_V_6 = select i1 %j, i8 %temp_b_int8_63_1_V_7, i8 %temp_b_int8_63_0_V" [src/modules.hpp:142]   --->   Operation 699 'select' 'temp_b_int8_63_1_V_6' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_63_1_V_5, i8* %temp_b_int8_63_1_V_3" [src/modules.hpp:142]   --->   Operation 700 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_63_1_V_6, i8* %temp_b_int8_63_1_V" [src/modules.hpp:142]   --->   Operation 701 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_62_1_V_5, i8* %temp_b_int8_62_1_V_3" [src/modules.hpp:142]   --->   Operation 702 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_62_1_V_6, i8* %temp_b_int8_62_1_V" [src/modules.hpp:142]   --->   Operation 703 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_61_1_V_5, i8* %temp_b_int8_61_1_V_3" [src/modules.hpp:142]   --->   Operation 704 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_61_1_V_6, i8* %temp_b_int8_61_1_V" [src/modules.hpp:142]   --->   Operation 705 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_60_1_V_5, i8* %temp_b_int8_60_1_V_3" [src/modules.hpp:142]   --->   Operation 706 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_60_1_V_6, i8* %temp_b_int8_60_1_V" [src/modules.hpp:142]   --->   Operation 707 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_59_1_V_5, i8* %temp_b_int8_59_1_V_3" [src/modules.hpp:142]   --->   Operation 708 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_59_1_V_6, i8* %temp_b_int8_59_1_V" [src/modules.hpp:142]   --->   Operation 709 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_58_1_V_5, i8* %temp_b_int8_58_1_V_3" [src/modules.hpp:142]   --->   Operation 710 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_58_1_V_6, i8* %temp_b_int8_58_1_V" [src/modules.hpp:142]   --->   Operation 711 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_57_1_V_5, i8* %temp_b_int8_57_1_V_3" [src/modules.hpp:142]   --->   Operation 712 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_57_1_V_6, i8* %temp_b_int8_57_1_V" [src/modules.hpp:142]   --->   Operation 713 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_56_1_V_5, i8* %temp_b_int8_56_1_V_3" [src/modules.hpp:142]   --->   Operation 714 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_56_1_V_6, i8* %temp_b_int8_56_1_V" [src/modules.hpp:142]   --->   Operation 715 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_55_1_V_5, i8* %temp_b_int8_55_1_V_3" [src/modules.hpp:142]   --->   Operation 716 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_55_1_V_6, i8* %temp_b_int8_55_1_V" [src/modules.hpp:142]   --->   Operation 717 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_54_1_V_5, i8* %temp_b_int8_54_1_V_3" [src/modules.hpp:142]   --->   Operation 718 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_54_1_V_6, i8* %temp_b_int8_54_1_V" [src/modules.hpp:142]   --->   Operation 719 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_53_1_V_5, i8* %temp_b_int8_53_1_V_3" [src/modules.hpp:142]   --->   Operation 720 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_53_1_V_6, i8* %temp_b_int8_53_1_V" [src/modules.hpp:142]   --->   Operation 721 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_52_1_V_5, i8* %temp_b_int8_52_1_V_3" [src/modules.hpp:142]   --->   Operation 722 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_52_1_V_6, i8* %temp_b_int8_52_1_V" [src/modules.hpp:142]   --->   Operation 723 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_51_1_V_5, i8* %temp_b_int8_51_1_V_3" [src/modules.hpp:142]   --->   Operation 724 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_51_1_V_6, i8* %temp_b_int8_51_1_V" [src/modules.hpp:142]   --->   Operation 725 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_50_1_V_5, i8* %temp_b_int8_50_1_V_3" [src/modules.hpp:142]   --->   Operation 726 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_50_1_V_6, i8* %temp_b_int8_50_1_V" [src/modules.hpp:142]   --->   Operation 727 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_49_1_V_5, i8* %temp_b_int8_49_1_V_3" [src/modules.hpp:142]   --->   Operation 728 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_49_1_V_6, i8* %temp_b_int8_49_1_V" [src/modules.hpp:142]   --->   Operation 729 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_48_1_V_5, i8* %temp_b_int8_48_1_V_3" [src/modules.hpp:142]   --->   Operation 730 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_48_1_V_6, i8* %temp_b_int8_48_1_V" [src/modules.hpp:142]   --->   Operation 731 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_47_1_V_5, i8* %temp_b_int8_47_1_V_3" [src/modules.hpp:142]   --->   Operation 732 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_47_1_V_6, i8* %temp_b_int8_47_1_V" [src/modules.hpp:142]   --->   Operation 733 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_46_1_V_5, i8* %temp_b_int8_46_1_V_3" [src/modules.hpp:142]   --->   Operation 734 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_46_1_V_6, i8* %temp_b_int8_46_1_V" [src/modules.hpp:142]   --->   Operation 735 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_45_1_V_5, i8* %temp_b_int8_45_1_V_3" [src/modules.hpp:142]   --->   Operation 736 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_45_1_V_6, i8* %temp_b_int8_45_1_V" [src/modules.hpp:142]   --->   Operation 737 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_44_1_V_5, i8* %temp_b_int8_44_1_V_3" [src/modules.hpp:142]   --->   Operation 738 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_44_1_V_6, i8* %temp_b_int8_44_1_V" [src/modules.hpp:142]   --->   Operation 739 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_43_1_V_5, i8* %temp_b_int8_43_1_V_3" [src/modules.hpp:142]   --->   Operation 740 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_43_1_V_6, i8* %temp_b_int8_43_1_V" [src/modules.hpp:142]   --->   Operation 741 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_42_1_V_5, i8* %temp_b_int8_42_1_V_3" [src/modules.hpp:142]   --->   Operation 742 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_42_1_V_6, i8* %temp_b_int8_42_1_V" [src/modules.hpp:142]   --->   Operation 743 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_41_1_V_5, i8* %temp_b_int8_41_1_V_3" [src/modules.hpp:142]   --->   Operation 744 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_41_1_V_6, i8* %temp_b_int8_41_1_V" [src/modules.hpp:142]   --->   Operation 745 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_40_1_V_5, i8* %temp_b_int8_40_1_V_3" [src/modules.hpp:142]   --->   Operation 746 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_40_1_V_6, i8* %temp_b_int8_40_1_V" [src/modules.hpp:142]   --->   Operation 747 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_39_1_V_5, i8* %temp_b_int8_39_1_V_3" [src/modules.hpp:142]   --->   Operation 748 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_39_1_V_6, i8* %temp_b_int8_39_1_V" [src/modules.hpp:142]   --->   Operation 749 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_38_1_V_5, i8* %temp_b_int8_38_1_V_3" [src/modules.hpp:142]   --->   Operation 750 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_38_1_V_6, i8* %temp_b_int8_38_1_V" [src/modules.hpp:142]   --->   Operation 751 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_37_1_V_5, i8* %temp_b_int8_37_1_V_3" [src/modules.hpp:142]   --->   Operation 752 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_37_1_V_6, i8* %temp_b_int8_37_1_V" [src/modules.hpp:142]   --->   Operation 753 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_23_1_V_5, i8* %temp_b_int8_23_1_V_3" [src/modules.hpp:142]   --->   Operation 754 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_22_1_V_5, i8* %temp_b_int8_22_1_V_3" [src/modules.hpp:142]   --->   Operation 755 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_22_1_V_6, i8* %temp_b_int8_22_1_V" [src/modules.hpp:142]   --->   Operation 756 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_21_1_V_5, i8* %temp_b_int8_21_1_V_3" [src/modules.hpp:142]   --->   Operation 757 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_21_1_V_6, i8* %temp_b_int8_21_1_V" [src/modules.hpp:142]   --->   Operation 758 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_20_1_V_5, i8* %temp_b_int8_20_1_V_3" [src/modules.hpp:142]   --->   Operation 759 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_20_1_V_6, i8* %temp_b_int8_20_1_V" [src/modules.hpp:142]   --->   Operation 760 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_19_1_V_5, i8* %temp_b_int8_19_1_V_3" [src/modules.hpp:142]   --->   Operation 761 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_19_1_V_6, i8* %temp_b_int8_19_1_V" [src/modules.hpp:142]   --->   Operation 762 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_18_1_V_5, i8* %temp_b_int8_18_1_V_3" [src/modules.hpp:142]   --->   Operation 763 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_18_1_V_6, i8* %temp_b_int8_18_1_V" [src/modules.hpp:142]   --->   Operation 764 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_17_1_V_5, i8* %temp_b_int8_17_1_V_3" [src/modules.hpp:142]   --->   Operation 765 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_17_1_V_6, i8* %temp_b_int8_17_1_V" [src/modules.hpp:142]   --->   Operation 766 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_16_1_V_5, i8* %temp_b_int8_16_1_V_3" [src/modules.hpp:142]   --->   Operation 767 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_16_1_V_6, i8* %temp_b_int8_16_1_V" [src/modules.hpp:142]   --->   Operation 768 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_15_1_V_5, i8* %temp_b_int8_15_1_V_3" [src/modules.hpp:142]   --->   Operation 769 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_15_1_V_6, i8* %temp_b_int8_15_1_V" [src/modules.hpp:142]   --->   Operation 770 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_14_1_V_5, i8* %temp_b_int8_14_1_V_3" [src/modules.hpp:142]   --->   Operation 771 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_14_1_V_6, i8* %temp_b_int8_14_1_V" [src/modules.hpp:142]   --->   Operation 772 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_13_1_V_5, i8* %temp_b_int8_13_1_V_3" [src/modules.hpp:142]   --->   Operation 773 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_13_1_V_6, i8* %temp_b_int8_13_1_V" [src/modules.hpp:142]   --->   Operation 774 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_12_1_V_5, i8* %temp_b_int8_12_1_V_3" [src/modules.hpp:142]   --->   Operation 775 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_12_1_V_6, i8* %temp_b_int8_12_1_V" [src/modules.hpp:142]   --->   Operation 776 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_11_1_V_5, i8* %temp_b_int8_11_1_V_3" [src/modules.hpp:142]   --->   Operation 777 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_11_1_V_6, i8* %temp_b_int8_11_1_V" [src/modules.hpp:142]   --->   Operation 778 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_10_1_V_5, i8* %temp_b_int8_10_1_V_3" [src/modules.hpp:142]   --->   Operation 779 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_10_1_V_6, i8* %temp_b_int8_10_1_V" [src/modules.hpp:142]   --->   Operation 780 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_9_1_V_5, i8* %temp_b_int8_9_1_V_3" [src/modules.hpp:142]   --->   Operation 781 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_9_1_V_6, i8* %temp_b_int8_9_1_V" [src/modules.hpp:142]   --->   Operation 782 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_8_1_V_5, i8* %temp_b_int8_8_1_V_3" [src/modules.hpp:142]   --->   Operation 783 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_8_1_V_6, i8* %temp_b_int8_8_1_V" [src/modules.hpp:142]   --->   Operation 784 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_7_1_V_5, i8* %temp_b_int8_7_1_V_3" [src/modules.hpp:142]   --->   Operation 785 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_7_1_V_6, i8* %temp_b_int8_7_1_V" [src/modules.hpp:142]   --->   Operation 786 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_6_1_V_5, i8* %temp_b_int8_6_1_V_3" [src/modules.hpp:142]   --->   Operation 787 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_6_1_V_6, i8* %temp_b_int8_6_1_V" [src/modules.hpp:142]   --->   Operation 788 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_5_1_V_5, i8* %temp_b_int8_5_1_V_3" [src/modules.hpp:142]   --->   Operation 789 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_5_1_V_6, i8* %temp_b_int8_5_1_V" [src/modules.hpp:142]   --->   Operation 790 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_4_1_V_5, i8* %temp_b_int8_4_1_V_3" [src/modules.hpp:142]   --->   Operation 791 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_4_1_V_6, i8* %temp_b_int8_4_1_V" [src/modules.hpp:142]   --->   Operation 792 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_3_1_V_5, i8* %temp_b_int8_3_1_V_3" [src/modules.hpp:142]   --->   Operation 793 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_3_1_V_6, i8* %temp_b_int8_3_1_V" [src/modules.hpp:142]   --->   Operation 794 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_2_1_V_5, i8* %temp_b_int8_2_1_V_3" [src/modules.hpp:142]   --->   Operation 795 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_2_1_V_6, i8* %temp_b_int8_2_1_V" [src/modules.hpp:142]   --->   Operation 796 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_1_1_V_5, i8* %temp_b_int8_1_1_V_3" [src/modules.hpp:142]   --->   Operation 797 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_1_1_V_6, i8* %temp_b_int8_1_1_V" [src/modules.hpp:142]   --->   Operation 798 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_0_1_V_5, i8* %temp_b_int8_0_1_V_3" [src/modules.hpp:142]   --->   Operation 799 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_0_1_V_6, i8* %temp_b_int8_0_1_V" [src/modules.hpp:142]   --->   Operation 800 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_23_1_V_6, i8* %temp_b_int8_23_1_V" [src/modules.hpp:142]   --->   Operation 801 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_24_1_V_5, i8* %temp_b_int8_24_1_V_3" [src/modules.hpp:142]   --->   Operation 802 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_24_1_V_6, i8* %temp_b_int8_24_1_V" [src/modules.hpp:142]   --->   Operation 803 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_25_1_V_5, i8* %temp_b_int8_25_1_V_3" [src/modules.hpp:142]   --->   Operation 804 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_25_1_V_6, i8* %temp_b_int8_25_1_V" [src/modules.hpp:142]   --->   Operation 805 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_26_1_V_5, i8* %temp_b_int8_26_1_V_3" [src/modules.hpp:142]   --->   Operation 806 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_26_1_V_6, i8* %temp_b_int8_26_1_V" [src/modules.hpp:142]   --->   Operation 807 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_27_1_V_5, i8* %temp_b_int8_27_1_V_3" [src/modules.hpp:142]   --->   Operation 808 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_27_1_V_6, i8* %temp_b_int8_27_1_V" [src/modules.hpp:142]   --->   Operation 809 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_28_1_V_5, i8* %temp_b_int8_28_1_V_3" [src/modules.hpp:142]   --->   Operation 810 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_28_1_V_6, i8* %temp_b_int8_28_1_V" [src/modules.hpp:142]   --->   Operation 811 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_29_1_V_5, i8* %temp_b_int8_29_1_V_3" [src/modules.hpp:142]   --->   Operation 812 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_29_1_V_6, i8* %temp_b_int8_29_1_V" [src/modules.hpp:142]   --->   Operation 813 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_30_1_V_5, i8* %temp_b_int8_30_1_V_3" [src/modules.hpp:142]   --->   Operation 814 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_30_1_V_6, i8* %temp_b_int8_30_1_V" [src/modules.hpp:142]   --->   Operation 815 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_31_1_V_5, i8* %temp_b_int8_31_1_V_3" [src/modules.hpp:142]   --->   Operation 816 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_31_1_V_6, i8* %temp_b_int8_31_1_V" [src/modules.hpp:142]   --->   Operation 817 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_32_1_V_5, i8* %temp_b_int8_32_1_V_3" [src/modules.hpp:142]   --->   Operation 818 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_32_1_V_6, i8* %temp_b_int8_32_1_V" [src/modules.hpp:142]   --->   Operation 819 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_33_1_V_5, i8* %temp_b_int8_33_1_V_3" [src/modules.hpp:142]   --->   Operation 820 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_33_1_V_6, i8* %temp_b_int8_33_1_V" [src/modules.hpp:142]   --->   Operation 821 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_34_1_V_5, i8* %temp_b_int8_34_1_V_3" [src/modules.hpp:142]   --->   Operation 822 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_34_1_V_6, i8* %temp_b_int8_34_1_V" [src/modules.hpp:142]   --->   Operation 823 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_35_1_V_5, i8* %temp_b_int8_35_1_V_3" [src/modules.hpp:142]   --->   Operation 824 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_35_1_V_6, i8* %temp_b_int8_35_1_V" [src/modules.hpp:142]   --->   Operation 825 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_36_1_V_5, i8* %temp_b_int8_36_1_V_3" [src/modules.hpp:142]   --->   Operation 826 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_36_1_V_6, i8* %temp_b_int8_36_1_V" [src/modules.hpp:142]   --->   Operation 827 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 828 'br' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %trunc_ln647)" [src/modules.hpp:128]   --->   Operation 829 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln105 & !tmp_3)> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %trunc_ln647)" [src/modules.hpp:125]   --->   Operation 830 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln105 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.32ns)   --->   "%temp_a1_int8_0_V = select i1 %tmp_3, i24 %p_Result_3, i24 %p_Result_2" [src/modules.hpp:124]   --->   Operation 831 'select' 'temp_a1_int8_0_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%temp_a2_int8_0_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %trunc_ln647_1, i16 0)" [src/modules.hpp:132]   --->   Operation 832 'bitconcatenate' 'temp_a2_int8_0_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%p_Result_31_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_1)" [src/modules.hpp:128]   --->   Operation 833 'bitconcatenate' 'p_Result_31_1' <Predicate = (!icmp_ln105 & !tmp_4)> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%p_Result_32_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_1)" [src/modules.hpp:125]   --->   Operation 834 'bitconcatenate' 'p_Result_32_1' <Predicate = (!icmp_ln105 & tmp_4)> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.32ns)   --->   "%temp_a1_int8_1_V = select i1 %tmp_4, i24 %p_Result_32_1, i24 %p_Result_31_1" [src/modules.hpp:124]   --->   Operation 835 'select' 'temp_a1_int8_1_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%temp_a2_int8_1_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_1, i16 0)" [src/modules.hpp:132]   --->   Operation 836 'bitconcatenate' 'temp_a2_int8_1_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%p_Result_31_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_2)" [src/modules.hpp:128]   --->   Operation 837 'bitconcatenate' 'p_Result_31_2' <Predicate = (!icmp_ln105 & !tmp_5)> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%p_Result_32_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_2)" [src/modules.hpp:125]   --->   Operation 838 'bitconcatenate' 'p_Result_32_2' <Predicate = (!icmp_ln105 & tmp_5)> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.32ns)   --->   "%temp_a1_int8_2_V = select i1 %tmp_5, i24 %p_Result_32_2, i24 %p_Result_31_2" [src/modules.hpp:124]   --->   Operation 839 'select' 'temp_a1_int8_2_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%temp_a2_int8_2_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_2, i16 0)" [src/modules.hpp:132]   --->   Operation 840 'bitconcatenate' 'temp_a2_int8_2_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%p_Result_31_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_3)" [src/modules.hpp:128]   --->   Operation 841 'bitconcatenate' 'p_Result_31_3' <Predicate = (!icmp_ln105 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%p_Result_32_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_3)" [src/modules.hpp:125]   --->   Operation 842 'bitconcatenate' 'p_Result_32_3' <Predicate = (!icmp_ln105 & tmp_6)> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.32ns)   --->   "%temp_a1_int8_3_V = select i1 %tmp_6, i24 %p_Result_32_3, i24 %p_Result_31_3" [src/modules.hpp:124]   --->   Operation 843 'select' 'temp_a1_int8_3_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%temp_a2_int8_3_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_3, i16 0)" [src/modules.hpp:132]   --->   Operation 844 'bitconcatenate' 'temp_a2_int8_3_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%p_Result_31_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_4)" [src/modules.hpp:128]   --->   Operation 845 'bitconcatenate' 'p_Result_31_4' <Predicate = (!icmp_ln105 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%p_Result_32_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_4)" [src/modules.hpp:125]   --->   Operation 846 'bitconcatenate' 'p_Result_32_4' <Predicate = (!icmp_ln105 & tmp_7)> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.32ns)   --->   "%temp_a1_int8_4_V = select i1 %tmp_7, i24 %p_Result_32_4, i24 %p_Result_31_4" [src/modules.hpp:124]   --->   Operation 847 'select' 'temp_a1_int8_4_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns)   --->   "%temp_a2_int8_4_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_4, i16 0)" [src/modules.hpp:132]   --->   Operation 848 'bitconcatenate' 'temp_a2_int8_4_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%p_Result_31_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_5)" [src/modules.hpp:128]   --->   Operation 849 'bitconcatenate' 'p_Result_31_5' <Predicate = (!icmp_ln105 & !tmp_8)> <Delay = 0.00>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%p_Result_32_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_5)" [src/modules.hpp:125]   --->   Operation 850 'bitconcatenate' 'p_Result_32_5' <Predicate = (!icmp_ln105 & tmp_8)> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.32ns)   --->   "%temp_a1_int8_5_V = select i1 %tmp_8, i24 %p_Result_32_5, i24 %p_Result_31_5" [src/modules.hpp:124]   --->   Operation 851 'select' 'temp_a1_int8_5_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%temp_a2_int8_5_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_5, i16 0)" [src/modules.hpp:132]   --->   Operation 852 'bitconcatenate' 'temp_a2_int8_5_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%p_Result_31_6 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_6)" [src/modules.hpp:128]   --->   Operation 853 'bitconcatenate' 'p_Result_31_6' <Predicate = (!icmp_ln105 & !tmp_9)> <Delay = 0.00>
ST_4 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_32_6 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_6)" [src/modules.hpp:125]   --->   Operation 854 'bitconcatenate' 'p_Result_32_6' <Predicate = (!icmp_ln105 & tmp_9)> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.32ns)   --->   "%temp_a1_int8_6_V = select i1 %tmp_9, i24 %p_Result_32_6, i24 %p_Result_31_6" [src/modules.hpp:124]   --->   Operation 855 'select' 'temp_a1_int8_6_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%temp_a2_int8_6_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_6, i16 0)" [src/modules.hpp:132]   --->   Operation 856 'bitconcatenate' 'temp_a2_int8_6_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%p_Result_31_7 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_7)" [src/modules.hpp:128]   --->   Operation 857 'bitconcatenate' 'p_Result_31_7' <Predicate = (!icmp_ln105 & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%p_Result_32_7 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_7)" [src/modules.hpp:125]   --->   Operation 858 'bitconcatenate' 'p_Result_32_7' <Predicate = (!icmp_ln105 & tmp_10)> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.32ns)   --->   "%temp_a1_int8_7_V = select i1 %tmp_10, i24 %p_Result_32_7, i24 %p_Result_31_7" [src/modules.hpp:124]   --->   Operation 859 'select' 'temp_a1_int8_7_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.00ns)   --->   "%temp_a2_int8_7_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_7, i16 0)" [src/modules.hpp:132]   --->   Operation 860 'bitconcatenate' 'temp_a2_int8_7_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%p_Result_31_8 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_8)" [src/modules.hpp:128]   --->   Operation 861 'bitconcatenate' 'p_Result_31_8' <Predicate = (!icmp_ln105 & !tmp_11)> <Delay = 0.00>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%p_Result_32_8 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_8)" [src/modules.hpp:125]   --->   Operation 862 'bitconcatenate' 'p_Result_32_8' <Predicate = (!icmp_ln105 & tmp_11)> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.32ns)   --->   "%temp_a1_int8_8_V = select i1 %tmp_11, i24 %p_Result_32_8, i24 %p_Result_31_8" [src/modules.hpp:124]   --->   Operation 863 'select' 'temp_a1_int8_8_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%temp_a2_int8_8_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_8, i16 0)" [src/modules.hpp:132]   --->   Operation 864 'bitconcatenate' 'temp_a2_int8_8_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%p_Result_31_9 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_9)" [src/modules.hpp:128]   --->   Operation 865 'bitconcatenate' 'p_Result_31_9' <Predicate = (!icmp_ln105 & !tmp_12)> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_32_9 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_9)" [src/modules.hpp:125]   --->   Operation 866 'bitconcatenate' 'p_Result_32_9' <Predicate = (!icmp_ln105 & tmp_12)> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.32ns)   --->   "%temp_a1_int8_9_V = select i1 %tmp_12, i24 %p_Result_32_9, i24 %p_Result_31_9" [src/modules.hpp:124]   --->   Operation 867 'select' 'temp_a1_int8_9_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 868 [1/1] (0.00ns)   --->   "%temp_a2_int8_9_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_9, i16 0)" [src/modules.hpp:132]   --->   Operation 868 'bitconcatenate' 'temp_a2_int8_9_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%p_Result_31_s = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_s)" [src/modules.hpp:128]   --->   Operation 869 'bitconcatenate' 'p_Result_31_s' <Predicate = (!icmp_ln105 & !tmp_13)> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%p_Result_32_s = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_s)" [src/modules.hpp:125]   --->   Operation 870 'bitconcatenate' 'p_Result_32_s' <Predicate = (!icmp_ln105 & tmp_13)> <Delay = 0.00>
ST_4 : Operation 871 [1/1] (0.32ns)   --->   "%temp_a1_int8_10_V = select i1 %tmp_13, i24 %p_Result_32_s, i24 %p_Result_31_s" [src/modules.hpp:124]   --->   Operation 871 'select' 'temp_a1_int8_10_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%temp_a2_int8_10_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_s, i16 0)" [src/modules.hpp:132]   --->   Operation 872 'bitconcatenate' 'temp_a2_int8_10_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%p_Result_31_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_10)" [src/modules.hpp:128]   --->   Operation 873 'bitconcatenate' 'p_Result_31_10' <Predicate = (!icmp_ln105 & !tmp_14)> <Delay = 0.00>
ST_4 : Operation 874 [1/1] (0.00ns)   --->   "%p_Result_32_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_10)" [src/modules.hpp:125]   --->   Operation 874 'bitconcatenate' 'p_Result_32_10' <Predicate = (!icmp_ln105 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (0.32ns)   --->   "%temp_a1_int8_11_V = select i1 %tmp_14, i24 %p_Result_32_10, i24 %p_Result_31_10" [src/modules.hpp:124]   --->   Operation 875 'select' 'temp_a1_int8_11_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%temp_a2_int8_11_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_10, i16 0)" [src/modules.hpp:132]   --->   Operation 876 'bitconcatenate' 'temp_a2_int8_11_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.00ns)   --->   "%p_Result_31_11 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_11)" [src/modules.hpp:128]   --->   Operation 877 'bitconcatenate' 'p_Result_31_11' <Predicate = (!icmp_ln105 & !tmp_15)> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%p_Result_32_11 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_11)" [src/modules.hpp:125]   --->   Operation 878 'bitconcatenate' 'p_Result_32_11' <Predicate = (!icmp_ln105 & tmp_15)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.32ns)   --->   "%temp_a1_int8_12_V = select i1 %tmp_15, i24 %p_Result_32_11, i24 %p_Result_31_11" [src/modules.hpp:124]   --->   Operation 879 'select' 'temp_a1_int8_12_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%temp_a2_int8_12_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_11, i16 0)" [src/modules.hpp:132]   --->   Operation 880 'bitconcatenate' 'temp_a2_int8_12_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (0.00ns)   --->   "%p_Result_31_12 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_12)" [src/modules.hpp:128]   --->   Operation 881 'bitconcatenate' 'p_Result_31_12' <Predicate = (!icmp_ln105 & !tmp_16)> <Delay = 0.00>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%p_Result_32_12 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_12)" [src/modules.hpp:125]   --->   Operation 882 'bitconcatenate' 'p_Result_32_12' <Predicate = (!icmp_ln105 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.32ns)   --->   "%temp_a1_int8_13_V = select i1 %tmp_16, i24 %p_Result_32_12, i24 %p_Result_31_12" [src/modules.hpp:124]   --->   Operation 883 'select' 'temp_a1_int8_13_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "%temp_a2_int8_13_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_12, i16 0)" [src/modules.hpp:132]   --->   Operation 884 'bitconcatenate' 'temp_a2_int8_13_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%p_Result_31_13 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_13)" [src/modules.hpp:128]   --->   Operation 885 'bitconcatenate' 'p_Result_31_13' <Predicate = (!icmp_ln105 & !tmp_17)> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%p_Result_32_13 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_13)" [src/modules.hpp:125]   --->   Operation 886 'bitconcatenate' 'p_Result_32_13' <Predicate = (!icmp_ln105 & tmp_17)> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.32ns)   --->   "%temp_a1_int8_14_V = select i1 %tmp_17, i24 %p_Result_32_13, i24 %p_Result_31_13" [src/modules.hpp:124]   --->   Operation 887 'select' 'temp_a1_int8_14_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%temp_a2_int8_14_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_13, i16 0)" [src/modules.hpp:132]   --->   Operation 888 'bitconcatenate' 'temp_a2_int8_14_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%p_Result_31_14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_14)" [src/modules.hpp:128]   --->   Operation 889 'bitconcatenate' 'p_Result_31_14' <Predicate = (!icmp_ln105 & !tmp_18)> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%p_Result_32_14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_14)" [src/modules.hpp:125]   --->   Operation 890 'bitconcatenate' 'p_Result_32_14' <Predicate = (!icmp_ln105 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (0.32ns)   --->   "%temp_a1_int8_15_V = select i1 %tmp_18, i24 %p_Result_32_14, i24 %p_Result_31_14" [src/modules.hpp:124]   --->   Operation 891 'select' 'temp_a1_int8_15_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%temp_a2_int8_15_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_14, i16 0)" [src/modules.hpp:132]   --->   Operation 892 'bitconcatenate' 'temp_a2_int8_15_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%p_Result_31_16 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_16)" [src/modules.hpp:128]   --->   Operation 893 'bitconcatenate' 'p_Result_31_16' <Predicate = (!icmp_ln105 & !tmp_20)> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%p_Result_32_16 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_16)" [src/modules.hpp:125]   --->   Operation 894 'bitconcatenate' 'p_Result_32_16' <Predicate = (!icmp_ln105 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.32ns)   --->   "%temp_a1_int8_17_V = select i1 %tmp_20, i24 %p_Result_32_16, i24 %p_Result_31_16" [src/modules.hpp:124]   --->   Operation 895 'select' 'temp_a1_int8_17_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%temp_a2_int8_17_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_16, i16 0)" [src/modules.hpp:132]   --->   Operation 896 'bitconcatenate' 'temp_a2_int8_17_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%p_Result_31_17 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_17)" [src/modules.hpp:128]   --->   Operation 897 'bitconcatenate' 'p_Result_31_17' <Predicate = (!icmp_ln105 & !tmp_21)> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_32_17 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_17)" [src/modules.hpp:125]   --->   Operation 898 'bitconcatenate' 'p_Result_32_17' <Predicate = (!icmp_ln105 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.32ns)   --->   "%temp_a1_int8_18_V = select i1 %tmp_21, i24 %p_Result_32_17, i24 %p_Result_31_17" [src/modules.hpp:124]   --->   Operation 899 'select' 'temp_a1_int8_18_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%temp_a2_int8_18_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_17, i16 0)" [src/modules.hpp:132]   --->   Operation 900 'bitconcatenate' 'temp_a2_int8_18_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%p_Result_31_18 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_18)" [src/modules.hpp:128]   --->   Operation 901 'bitconcatenate' 'p_Result_31_18' <Predicate = (!icmp_ln105 & !tmp_22)> <Delay = 0.00>
ST_4 : Operation 902 [1/1] (0.00ns)   --->   "%p_Result_32_18 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_18)" [src/modules.hpp:125]   --->   Operation 902 'bitconcatenate' 'p_Result_32_18' <Predicate = (!icmp_ln105 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 903 [1/1] (0.32ns)   --->   "%temp_a1_int8_19_V = select i1 %tmp_22, i24 %p_Result_32_18, i24 %p_Result_31_18" [src/modules.hpp:124]   --->   Operation 903 'select' 'temp_a1_int8_19_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%temp_a2_int8_19_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_18, i16 0)" [src/modules.hpp:132]   --->   Operation 904 'bitconcatenate' 'temp_a2_int8_19_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%p_Result_31_19 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_19)" [src/modules.hpp:128]   --->   Operation 905 'bitconcatenate' 'p_Result_31_19' <Predicate = (!icmp_ln105 & !tmp_23)> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%p_Result_32_19 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_19)" [src/modules.hpp:125]   --->   Operation 906 'bitconcatenate' 'p_Result_32_19' <Predicate = (!icmp_ln105 & tmp_23)> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.32ns)   --->   "%temp_a1_int8_20_V = select i1 %tmp_23, i24 %p_Result_32_19, i24 %p_Result_31_19" [src/modules.hpp:124]   --->   Operation 907 'select' 'temp_a1_int8_20_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%temp_a2_int8_20_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_19, i16 0)" [src/modules.hpp:132]   --->   Operation 908 'bitconcatenate' 'temp_a2_int8_20_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%p_Result_31_20 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_20)" [src/modules.hpp:128]   --->   Operation 909 'bitconcatenate' 'p_Result_31_20' <Predicate = (!icmp_ln105 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%p_Result_32_20 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_20)" [src/modules.hpp:125]   --->   Operation 910 'bitconcatenate' 'p_Result_32_20' <Predicate = (!icmp_ln105 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.32ns)   --->   "%temp_a1_int8_21_V = select i1 %tmp_24, i24 %p_Result_32_20, i24 %p_Result_31_20" [src/modules.hpp:124]   --->   Operation 911 'select' 'temp_a1_int8_21_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%temp_a2_int8_21_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_20, i16 0)" [src/modules.hpp:132]   --->   Operation 912 'bitconcatenate' 'temp_a2_int8_21_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%p_Result_31_21 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_21)" [src/modules.hpp:128]   --->   Operation 913 'bitconcatenate' 'p_Result_31_21' <Predicate = (!icmp_ln105 & !tmp_25)> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%p_Result_32_21 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_21)" [src/modules.hpp:125]   --->   Operation 914 'bitconcatenate' 'p_Result_32_21' <Predicate = (!icmp_ln105 & tmp_25)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.32ns)   --->   "%temp_a1_int8_22_V = select i1 %tmp_25, i24 %p_Result_32_21, i24 %p_Result_31_21" [src/modules.hpp:124]   --->   Operation 915 'select' 'temp_a1_int8_22_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%temp_a2_int8_22_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_21, i16 0)" [src/modules.hpp:132]   --->   Operation 916 'bitconcatenate' 'temp_a2_int8_22_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%p_Result_31_22 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_22)" [src/modules.hpp:128]   --->   Operation 917 'bitconcatenate' 'p_Result_31_22' <Predicate = (!icmp_ln105 & !tmp_26)> <Delay = 0.00>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%p_Result_32_22 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_22)" [src/modules.hpp:125]   --->   Operation 918 'bitconcatenate' 'p_Result_32_22' <Predicate = (!icmp_ln105 & tmp_26)> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.32ns)   --->   "%temp_a1_int8_23_V = select i1 %tmp_26, i24 %p_Result_32_22, i24 %p_Result_31_22" [src/modules.hpp:124]   --->   Operation 919 'select' 'temp_a1_int8_23_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%temp_a2_int8_23_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_22, i16 0)" [src/modules.hpp:132]   --->   Operation 920 'bitconcatenate' 'temp_a2_int8_23_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%p_Result_31_23 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_23)" [src/modules.hpp:128]   --->   Operation 921 'bitconcatenate' 'p_Result_31_23' <Predicate = (!icmp_ln105 & !tmp_27)> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%p_Result_32_23 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_23)" [src/modules.hpp:125]   --->   Operation 922 'bitconcatenate' 'p_Result_32_23' <Predicate = (!icmp_ln105 & tmp_27)> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (0.32ns)   --->   "%temp_a1_int8_24_V = select i1 %tmp_27, i24 %p_Result_32_23, i24 %p_Result_31_23" [src/modules.hpp:124]   --->   Operation 923 'select' 'temp_a1_int8_24_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%temp_a2_int8_24_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_23, i16 0)" [src/modules.hpp:132]   --->   Operation 924 'bitconcatenate' 'temp_a2_int8_24_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%p_Result_31_24 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_24)" [src/modules.hpp:128]   --->   Operation 925 'bitconcatenate' 'p_Result_31_24' <Predicate = (!icmp_ln105 & !tmp_28)> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%p_Result_32_24 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_24)" [src/modules.hpp:125]   --->   Operation 926 'bitconcatenate' 'p_Result_32_24' <Predicate = (!icmp_ln105 & tmp_28)> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.32ns)   --->   "%temp_a1_int8_25_V = select i1 %tmp_28, i24 %p_Result_32_24, i24 %p_Result_31_24" [src/modules.hpp:124]   --->   Operation 927 'select' 'temp_a1_int8_25_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%temp_a2_int8_25_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_24, i16 0)" [src/modules.hpp:132]   --->   Operation 928 'bitconcatenate' 'temp_a2_int8_25_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%p_Result_31_25 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_25)" [src/modules.hpp:128]   --->   Operation 929 'bitconcatenate' 'p_Result_31_25' <Predicate = (!icmp_ln105 & !tmp_29)> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%p_Result_32_25 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_25)" [src/modules.hpp:125]   --->   Operation 930 'bitconcatenate' 'p_Result_32_25' <Predicate = (!icmp_ln105 & tmp_29)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.32ns)   --->   "%temp_a1_int8_26_V = select i1 %tmp_29, i24 %p_Result_32_25, i24 %p_Result_31_25" [src/modules.hpp:124]   --->   Operation 931 'select' 'temp_a1_int8_26_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%temp_a2_int8_26_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_25, i16 0)" [src/modules.hpp:132]   --->   Operation 932 'bitconcatenate' 'temp_a2_int8_26_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%p_Result_31_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_26)" [src/modules.hpp:128]   --->   Operation 933 'bitconcatenate' 'p_Result_31_26' <Predicate = (!icmp_ln105 & !tmp_30)> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%p_Result_32_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_26)" [src/modules.hpp:125]   --->   Operation 934 'bitconcatenate' 'p_Result_32_26' <Predicate = (!icmp_ln105 & tmp_30)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.32ns)   --->   "%temp_a1_int8_27_V = select i1 %tmp_30, i24 %p_Result_32_26, i24 %p_Result_31_26" [src/modules.hpp:124]   --->   Operation 935 'select' 'temp_a1_int8_27_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%temp_a2_int8_27_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_26, i16 0)" [src/modules.hpp:132]   --->   Operation 936 'bitconcatenate' 'temp_a2_int8_27_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%p_Result_31_27 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_27)" [src/modules.hpp:128]   --->   Operation 937 'bitconcatenate' 'p_Result_31_27' <Predicate = (!icmp_ln105 & !tmp_31)> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_32_27 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_27)" [src/modules.hpp:125]   --->   Operation 938 'bitconcatenate' 'p_Result_32_27' <Predicate = (!icmp_ln105 & tmp_31)> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.32ns)   --->   "%temp_a1_int8_28_V = select i1 %tmp_31, i24 %p_Result_32_27, i24 %p_Result_31_27" [src/modules.hpp:124]   --->   Operation 939 'select' 'temp_a1_int8_28_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%temp_a2_int8_28_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_27, i16 0)" [src/modules.hpp:132]   --->   Operation 940 'bitconcatenate' 'temp_a2_int8_28_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%p_Result_31_28 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_28)" [src/modules.hpp:128]   --->   Operation 941 'bitconcatenate' 'p_Result_31_28' <Predicate = (!icmp_ln105 & !tmp_32)> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%p_Result_32_28 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_28)" [src/modules.hpp:125]   --->   Operation 942 'bitconcatenate' 'p_Result_32_28' <Predicate = (!icmp_ln105 & tmp_32)> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.32ns)   --->   "%temp_a1_int8_29_V = select i1 %tmp_32, i24 %p_Result_32_28, i24 %p_Result_31_28" [src/modules.hpp:124]   --->   Operation 943 'select' 'temp_a1_int8_29_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%temp_a2_int8_29_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_28, i16 0)" [src/modules.hpp:132]   --->   Operation 944 'bitconcatenate' 'temp_a2_int8_29_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%p_Result_31_29 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_29)" [src/modules.hpp:128]   --->   Operation 945 'bitconcatenate' 'p_Result_31_29' <Predicate = (!icmp_ln105 & !tmp_33)> <Delay = 0.00>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%p_Result_32_29 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_29)" [src/modules.hpp:125]   --->   Operation 946 'bitconcatenate' 'p_Result_32_29' <Predicate = (!icmp_ln105 & tmp_33)> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.32ns)   --->   "%temp_a1_int8_30_V = select i1 %tmp_33, i24 %p_Result_32_29, i24 %p_Result_31_29" [src/modules.hpp:124]   --->   Operation 947 'select' 'temp_a1_int8_30_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%temp_a2_int8_30_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_29, i16 0)" [src/modules.hpp:132]   --->   Operation 948 'bitconcatenate' 'temp_a2_int8_30_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%p_Result_31_30 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_30)" [src/modules.hpp:128]   --->   Operation 949 'bitconcatenate' 'p_Result_31_30' <Predicate = (!icmp_ln105 & !tmp_34)> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%p_Result_32_30 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_30)" [src/modules.hpp:125]   --->   Operation 950 'bitconcatenate' 'p_Result_32_30' <Predicate = (!icmp_ln105 & tmp_34)> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.32ns)   --->   "%temp_a1_int8_31_V = select i1 %tmp_34, i24 %p_Result_32_30, i24 %p_Result_31_30" [src/modules.hpp:124]   --->   Operation 951 'select' 'temp_a1_int8_31_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%temp_a2_int8_31_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_30, i16 0)" [src/modules.hpp:132]   --->   Operation 952 'bitconcatenate' 'temp_a2_int8_31_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%p_Result_31_32 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_31)" [src/modules.hpp:128]   --->   Operation 953 'bitconcatenate' 'p_Result_31_32' <Predicate = (!icmp_ln105 & !tmp_36)> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%p_Result_32_32 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_31)" [src/modules.hpp:125]   --->   Operation 954 'bitconcatenate' 'p_Result_32_32' <Predicate = (!icmp_ln105 & tmp_36)> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.32ns)   --->   "%temp_a1_int8_33_V = select i1 %tmp_36, i24 %p_Result_32_32, i24 %p_Result_31_32" [src/modules.hpp:124]   --->   Operation 955 'select' 'temp_a1_int8_33_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%temp_a2_int8_33_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_31, i16 0)" [src/modules.hpp:132]   --->   Operation 956 'bitconcatenate' 'temp_a2_int8_33_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%p_Result_31_33 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_32)" [src/modules.hpp:128]   --->   Operation 957 'bitconcatenate' 'p_Result_31_33' <Predicate = (!icmp_ln105 & !tmp_37)> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%p_Result_32_33 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_32)" [src/modules.hpp:125]   --->   Operation 958 'bitconcatenate' 'p_Result_32_33' <Predicate = (!icmp_ln105 & tmp_37)> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.32ns)   --->   "%temp_a1_int8_34_V = select i1 %tmp_37, i24 %p_Result_32_33, i24 %p_Result_31_33" [src/modules.hpp:124]   --->   Operation 959 'select' 'temp_a1_int8_34_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%temp_a2_int8_34_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_32, i16 0)" [src/modules.hpp:132]   --->   Operation 960 'bitconcatenate' 'temp_a2_int8_34_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (0.00ns)   --->   "%p_Result_31_34 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_33)" [src/modules.hpp:128]   --->   Operation 961 'bitconcatenate' 'p_Result_31_34' <Predicate = (!icmp_ln105 & !tmp_38)> <Delay = 0.00>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_32_34 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_33)" [src/modules.hpp:125]   --->   Operation 962 'bitconcatenate' 'p_Result_32_34' <Predicate = (!icmp_ln105 & tmp_38)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.32ns)   --->   "%temp_a1_int8_35_V = select i1 %tmp_38, i24 %p_Result_32_34, i24 %p_Result_31_34" [src/modules.hpp:124]   --->   Operation 963 'select' 'temp_a1_int8_35_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%temp_a2_int8_35_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_33, i16 0)" [src/modules.hpp:132]   --->   Operation 964 'bitconcatenate' 'temp_a2_int8_35_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%p_Result_31_35 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_34)" [src/modules.hpp:128]   --->   Operation 965 'bitconcatenate' 'p_Result_31_35' <Predicate = (!icmp_ln105 & !tmp_39)> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%p_Result_32_35 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_34)" [src/modules.hpp:125]   --->   Operation 966 'bitconcatenate' 'p_Result_32_35' <Predicate = (!icmp_ln105 & tmp_39)> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.32ns)   --->   "%temp_a1_int8_36_V = select i1 %tmp_39, i24 %p_Result_32_35, i24 %p_Result_31_35" [src/modules.hpp:124]   --->   Operation 967 'select' 'temp_a1_int8_36_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%temp_a2_int8_36_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_34, i16 0)" [src/modules.hpp:132]   --->   Operation 968 'bitconcatenate' 'temp_a2_int8_36_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%p_Result_31_36 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_35)" [src/modules.hpp:128]   --->   Operation 969 'bitconcatenate' 'p_Result_31_36' <Predicate = (!icmp_ln105 & !tmp_40)> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%p_Result_32_36 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_35)" [src/modules.hpp:125]   --->   Operation 970 'bitconcatenate' 'p_Result_32_36' <Predicate = (!icmp_ln105 & tmp_40)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.32ns)   --->   "%temp_a1_int8_37_V = select i1 %tmp_40, i24 %p_Result_32_36, i24 %p_Result_31_36" [src/modules.hpp:124]   --->   Operation 971 'select' 'temp_a1_int8_37_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%temp_a2_int8_37_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_35, i16 0)" [src/modules.hpp:132]   --->   Operation 972 'bitconcatenate' 'temp_a2_int8_37_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%p_Result_31_37 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_36)" [src/modules.hpp:128]   --->   Operation 973 'bitconcatenate' 'p_Result_31_37' <Predicate = (!icmp_ln105 & !tmp_41)> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_32_37 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_36)" [src/modules.hpp:125]   --->   Operation 974 'bitconcatenate' 'p_Result_32_37' <Predicate = (!icmp_ln105 & tmp_41)> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.32ns)   --->   "%temp_a1_int8_38_V = select i1 %tmp_41, i24 %p_Result_32_37, i24 %p_Result_31_37" [src/modules.hpp:124]   --->   Operation 975 'select' 'temp_a1_int8_38_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%temp_a2_int8_38_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_36, i16 0)" [src/modules.hpp:132]   --->   Operation 976 'bitconcatenate' 'temp_a2_int8_38_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%p_Result_31_38 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_37)" [src/modules.hpp:128]   --->   Operation 977 'bitconcatenate' 'p_Result_31_38' <Predicate = (!icmp_ln105 & !tmp_42)> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%p_Result_32_38 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_37)" [src/modules.hpp:125]   --->   Operation 978 'bitconcatenate' 'p_Result_32_38' <Predicate = (!icmp_ln105 & tmp_42)> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.32ns)   --->   "%temp_a1_int8_39_V = select i1 %tmp_42, i24 %p_Result_32_38, i24 %p_Result_31_38" [src/modules.hpp:124]   --->   Operation 979 'select' 'temp_a1_int8_39_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%temp_a2_int8_39_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_37, i16 0)" [src/modules.hpp:132]   --->   Operation 980 'bitconcatenate' 'temp_a2_int8_39_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%p_Result_31_39 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_38)" [src/modules.hpp:128]   --->   Operation 981 'bitconcatenate' 'p_Result_31_39' <Predicate = (!icmp_ln105 & !tmp_43)> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%p_Result_32_39 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_38)" [src/modules.hpp:125]   --->   Operation 982 'bitconcatenate' 'p_Result_32_39' <Predicate = (!icmp_ln105 & tmp_43)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.32ns)   --->   "%temp_a1_int8_40_V = select i1 %tmp_43, i24 %p_Result_32_39, i24 %p_Result_31_39" [src/modules.hpp:124]   --->   Operation 983 'select' 'temp_a1_int8_40_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%temp_a2_int8_40_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_38, i16 0)" [src/modules.hpp:132]   --->   Operation 984 'bitconcatenate' 'temp_a2_int8_40_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%p_Result_31_40 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_39)" [src/modules.hpp:128]   --->   Operation 985 'bitconcatenate' 'p_Result_31_40' <Predicate = (!icmp_ln105 & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%p_Result_32_40 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_39)" [src/modules.hpp:125]   --->   Operation 986 'bitconcatenate' 'p_Result_32_40' <Predicate = (!icmp_ln105 & tmp_44)> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (0.32ns)   --->   "%temp_a1_int8_41_V = select i1 %tmp_44, i24 %p_Result_32_40, i24 %p_Result_31_40" [src/modules.hpp:124]   --->   Operation 987 'select' 'temp_a1_int8_41_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%temp_a2_int8_41_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_39, i16 0)" [src/modules.hpp:132]   --->   Operation 988 'bitconcatenate' 'temp_a2_int8_41_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.00ns)   --->   "%p_Result_31_41 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_40)" [src/modules.hpp:128]   --->   Operation 989 'bitconcatenate' 'p_Result_31_41' <Predicate = (!icmp_ln105 & !tmp_45)> <Delay = 0.00>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%p_Result_32_41 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_40)" [src/modules.hpp:125]   --->   Operation 990 'bitconcatenate' 'p_Result_32_41' <Predicate = (!icmp_ln105 & tmp_45)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.32ns)   --->   "%temp_a1_int8_42_V = select i1 %tmp_45, i24 %p_Result_32_41, i24 %p_Result_31_41" [src/modules.hpp:124]   --->   Operation 991 'select' 'temp_a1_int8_42_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%temp_a2_int8_42_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_40, i16 0)" [src/modules.hpp:132]   --->   Operation 992 'bitconcatenate' 'temp_a2_int8_42_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%p_Result_31_42 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_41)" [src/modules.hpp:128]   --->   Operation 993 'bitconcatenate' 'p_Result_31_42' <Predicate = (!icmp_ln105 & !tmp_46)> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "%p_Result_32_42 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_41)" [src/modules.hpp:125]   --->   Operation 994 'bitconcatenate' 'p_Result_32_42' <Predicate = (!icmp_ln105 & tmp_46)> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (0.32ns)   --->   "%temp_a1_int8_43_V = select i1 %tmp_46, i24 %p_Result_32_42, i24 %p_Result_31_42" [src/modules.hpp:124]   --->   Operation 995 'select' 'temp_a1_int8_43_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%temp_a2_int8_43_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_41, i16 0)" [src/modules.hpp:132]   --->   Operation 996 'bitconcatenate' 'temp_a2_int8_43_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%p_Result_31_43 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_42)" [src/modules.hpp:128]   --->   Operation 997 'bitconcatenate' 'p_Result_31_43' <Predicate = (!icmp_ln105 & !tmp_47)> <Delay = 0.00>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%p_Result_32_43 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_42)" [src/modules.hpp:125]   --->   Operation 998 'bitconcatenate' 'p_Result_32_43' <Predicate = (!icmp_ln105 & tmp_47)> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.32ns)   --->   "%temp_a1_int8_44_V = select i1 %tmp_47, i24 %p_Result_32_43, i24 %p_Result_31_43" [src/modules.hpp:124]   --->   Operation 999 'select' 'temp_a1_int8_44_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%temp_a2_int8_44_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_42, i16 0)" [src/modules.hpp:132]   --->   Operation 1000 'bitconcatenate' 'temp_a2_int8_44_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%p_Result_31_44 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_43)" [src/modules.hpp:128]   --->   Operation 1001 'bitconcatenate' 'p_Result_31_44' <Predicate = (!icmp_ln105 & !tmp_48)> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%p_Result_32_44 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_43)" [src/modules.hpp:125]   --->   Operation 1002 'bitconcatenate' 'p_Result_32_44' <Predicate = (!icmp_ln105 & tmp_48)> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (0.32ns)   --->   "%temp_a1_int8_45_V = select i1 %tmp_48, i24 %p_Result_32_44, i24 %p_Result_31_44" [src/modules.hpp:124]   --->   Operation 1003 'select' 'temp_a1_int8_45_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%temp_a2_int8_45_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_43, i16 0)" [src/modules.hpp:132]   --->   Operation 1004 'bitconcatenate' 'temp_a2_int8_45_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%p_Result_31_45 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_44)" [src/modules.hpp:128]   --->   Operation 1005 'bitconcatenate' 'p_Result_31_45' <Predicate = (!icmp_ln105 & !tmp_49)> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%p_Result_32_45 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_44)" [src/modules.hpp:125]   --->   Operation 1006 'bitconcatenate' 'p_Result_32_45' <Predicate = (!icmp_ln105 & tmp_49)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.32ns)   --->   "%temp_a1_int8_46_V = select i1 %tmp_49, i24 %p_Result_32_45, i24 %p_Result_31_45" [src/modules.hpp:124]   --->   Operation 1007 'select' 'temp_a1_int8_46_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%temp_a2_int8_46_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_44, i16 0)" [src/modules.hpp:132]   --->   Operation 1008 'bitconcatenate' 'temp_a2_int8_46_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%p_Result_31_46 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_45)" [src/modules.hpp:128]   --->   Operation 1009 'bitconcatenate' 'p_Result_31_46' <Predicate = (!icmp_ln105 & !tmp_50)> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%p_Result_32_46 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_45)" [src/modules.hpp:125]   --->   Operation 1010 'bitconcatenate' 'p_Result_32_46' <Predicate = (!icmp_ln105 & tmp_50)> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.32ns)   --->   "%temp_a1_int8_47_V = select i1 %tmp_50, i24 %p_Result_32_46, i24 %p_Result_31_46" [src/modules.hpp:124]   --->   Operation 1011 'select' 'temp_a1_int8_47_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%temp_a2_int8_47_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_45, i16 0)" [src/modules.hpp:132]   --->   Operation 1012 'bitconcatenate' 'temp_a2_int8_47_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%p_Result_31_47 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_46)" [src/modules.hpp:128]   --->   Operation 1013 'bitconcatenate' 'p_Result_31_47' <Predicate = (!icmp_ln105 & !tmp_51)> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%p_Result_32_47 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_46)" [src/modules.hpp:125]   --->   Operation 1014 'bitconcatenate' 'p_Result_32_47' <Predicate = (!icmp_ln105 & tmp_51)> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.32ns)   --->   "%temp_a1_int8_48_V = select i1 %tmp_51, i24 %p_Result_32_47, i24 %p_Result_31_47" [src/modules.hpp:124]   --->   Operation 1015 'select' 'temp_a1_int8_48_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%temp_a2_int8_48_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_46, i16 0)" [src/modules.hpp:132]   --->   Operation 1016 'bitconcatenate' 'temp_a2_int8_48_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%p_Result_31_48 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_47)" [src/modules.hpp:128]   --->   Operation 1017 'bitconcatenate' 'p_Result_31_48' <Predicate = (!icmp_ln105 & !tmp_52)> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%p_Result_32_48 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_47)" [src/modules.hpp:125]   --->   Operation 1018 'bitconcatenate' 'p_Result_32_48' <Predicate = (!icmp_ln105 & tmp_52)> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.32ns)   --->   "%temp_a1_int8_49_V = select i1 %tmp_52, i24 %p_Result_32_48, i24 %p_Result_31_48" [src/modules.hpp:124]   --->   Operation 1019 'select' 'temp_a1_int8_49_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%temp_a2_int8_49_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_47, i16 0)" [src/modules.hpp:132]   --->   Operation 1020 'bitconcatenate' 'temp_a2_int8_49_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.00ns)   --->   "%p_Result_31_49 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_48)" [src/modules.hpp:128]   --->   Operation 1021 'bitconcatenate' 'p_Result_31_49' <Predicate = (!icmp_ln105 & !tmp_53)> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%p_Result_32_49 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_48)" [src/modules.hpp:125]   --->   Operation 1022 'bitconcatenate' 'p_Result_32_49' <Predicate = (!icmp_ln105 & tmp_53)> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.32ns)   --->   "%temp_a1_int8_50_V = select i1 %tmp_53, i24 %p_Result_32_49, i24 %p_Result_31_49" [src/modules.hpp:124]   --->   Operation 1023 'select' 'temp_a1_int8_50_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%temp_a2_int8_50_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_48, i16 0)" [src/modules.hpp:132]   --->   Operation 1024 'bitconcatenate' 'temp_a2_int8_50_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_31_50 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_49)" [src/modules.hpp:128]   --->   Operation 1025 'bitconcatenate' 'p_Result_31_50' <Predicate = (!icmp_ln105 & !tmp_54)> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "%p_Result_32_50 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_49)" [src/modules.hpp:125]   --->   Operation 1026 'bitconcatenate' 'p_Result_32_50' <Predicate = (!icmp_ln105 & tmp_54)> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.32ns)   --->   "%temp_a1_int8_51_V = select i1 %tmp_54, i24 %p_Result_32_50, i24 %p_Result_31_50" [src/modules.hpp:124]   --->   Operation 1027 'select' 'temp_a1_int8_51_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%temp_a2_int8_51_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_49, i16 0)" [src/modules.hpp:132]   --->   Operation 1028 'bitconcatenate' 'temp_a2_int8_51_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%p_Result_31_51 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_50)" [src/modules.hpp:128]   --->   Operation 1029 'bitconcatenate' 'p_Result_31_51' <Predicate = (!icmp_ln105 & !tmp_55)> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%p_Result_32_51 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_50)" [src/modules.hpp:125]   --->   Operation 1030 'bitconcatenate' 'p_Result_32_51' <Predicate = (!icmp_ln105 & tmp_55)> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.32ns)   --->   "%temp_a1_int8_52_V = select i1 %tmp_55, i24 %p_Result_32_51, i24 %p_Result_31_51" [src/modules.hpp:124]   --->   Operation 1031 'select' 'temp_a1_int8_52_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%temp_a2_int8_52_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_50, i16 0)" [src/modules.hpp:132]   --->   Operation 1032 'bitconcatenate' 'temp_a2_int8_52_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%p_Result_31_52 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_51)" [src/modules.hpp:128]   --->   Operation 1033 'bitconcatenate' 'p_Result_31_52' <Predicate = (!icmp_ln105 & !tmp_56)> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%p_Result_32_52 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_51)" [src/modules.hpp:125]   --->   Operation 1034 'bitconcatenate' 'p_Result_32_52' <Predicate = (!icmp_ln105 & tmp_56)> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (0.32ns)   --->   "%temp_a1_int8_53_V = select i1 %tmp_56, i24 %p_Result_32_52, i24 %p_Result_31_52" [src/modules.hpp:124]   --->   Operation 1035 'select' 'temp_a1_int8_53_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%temp_a2_int8_53_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_51, i16 0)" [src/modules.hpp:132]   --->   Operation 1036 'bitconcatenate' 'temp_a2_int8_53_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%p_Result_31_53 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_52)" [src/modules.hpp:128]   --->   Operation 1037 'bitconcatenate' 'p_Result_31_53' <Predicate = (!icmp_ln105 & !tmp_57)> <Delay = 0.00>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%p_Result_32_53 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_52)" [src/modules.hpp:125]   --->   Operation 1038 'bitconcatenate' 'p_Result_32_53' <Predicate = (!icmp_ln105 & tmp_57)> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (0.32ns)   --->   "%temp_a1_int8_54_V = select i1 %tmp_57, i24 %p_Result_32_53, i24 %p_Result_31_53" [src/modules.hpp:124]   --->   Operation 1039 'select' 'temp_a1_int8_54_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%temp_a2_int8_54_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_52, i16 0)" [src/modules.hpp:132]   --->   Operation 1040 'bitconcatenate' 'temp_a2_int8_54_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%p_Result_31_54 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_53)" [src/modules.hpp:128]   --->   Operation 1041 'bitconcatenate' 'p_Result_31_54' <Predicate = (!icmp_ln105 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%p_Result_32_54 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_53)" [src/modules.hpp:125]   --->   Operation 1042 'bitconcatenate' 'p_Result_32_54' <Predicate = (!icmp_ln105 & tmp_58)> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.32ns)   --->   "%temp_a1_int8_55_V = select i1 %tmp_58, i24 %p_Result_32_54, i24 %p_Result_31_54" [src/modules.hpp:124]   --->   Operation 1043 'select' 'temp_a1_int8_55_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%temp_a2_int8_55_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_53, i16 0)" [src/modules.hpp:132]   --->   Operation 1044 'bitconcatenate' 'temp_a2_int8_55_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%p_Result_31_55 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_54)" [src/modules.hpp:128]   --->   Operation 1045 'bitconcatenate' 'p_Result_31_55' <Predicate = (!icmp_ln105 & !tmp_59)> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%p_Result_32_55 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_54)" [src/modules.hpp:125]   --->   Operation 1046 'bitconcatenate' 'p_Result_32_55' <Predicate = (!icmp_ln105 & tmp_59)> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.32ns)   --->   "%temp_a1_int8_56_V = select i1 %tmp_59, i24 %p_Result_32_55, i24 %p_Result_31_55" [src/modules.hpp:124]   --->   Operation 1047 'select' 'temp_a1_int8_56_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%temp_a2_int8_56_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_54, i16 0)" [src/modules.hpp:132]   --->   Operation 1048 'bitconcatenate' 'temp_a2_int8_56_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.00ns)   --->   "%p_Result_31_56 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_55)" [src/modules.hpp:128]   --->   Operation 1049 'bitconcatenate' 'p_Result_31_56' <Predicate = (!icmp_ln105 & !tmp_60)> <Delay = 0.00>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%p_Result_32_56 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_55)" [src/modules.hpp:125]   --->   Operation 1050 'bitconcatenate' 'p_Result_32_56' <Predicate = (!icmp_ln105 & tmp_60)> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (0.32ns)   --->   "%temp_a1_int8_57_V = select i1 %tmp_60, i24 %p_Result_32_56, i24 %p_Result_31_56" [src/modules.hpp:124]   --->   Operation 1051 'select' 'temp_a1_int8_57_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%temp_a2_int8_57_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_55, i16 0)" [src/modules.hpp:132]   --->   Operation 1052 'bitconcatenate' 'temp_a2_int8_57_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%p_Result_31_57 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_56)" [src/modules.hpp:128]   --->   Operation 1053 'bitconcatenate' 'p_Result_31_57' <Predicate = (!icmp_ln105 & !tmp_61)> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%p_Result_32_57 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_56)" [src/modules.hpp:125]   --->   Operation 1054 'bitconcatenate' 'p_Result_32_57' <Predicate = (!icmp_ln105 & tmp_61)> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (0.32ns)   --->   "%temp_a1_int8_58_V = select i1 %tmp_61, i24 %p_Result_32_57, i24 %p_Result_31_57" [src/modules.hpp:124]   --->   Operation 1055 'select' 'temp_a1_int8_58_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%temp_a2_int8_58_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_56, i16 0)" [src/modules.hpp:132]   --->   Operation 1056 'bitconcatenate' 'temp_a2_int8_58_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%p_Result_31_58 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_57)" [src/modules.hpp:128]   --->   Operation 1057 'bitconcatenate' 'p_Result_31_58' <Predicate = (!icmp_ln105 & !tmp_62)> <Delay = 0.00>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%p_Result_32_58 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_57)" [src/modules.hpp:125]   --->   Operation 1058 'bitconcatenate' 'p_Result_32_58' <Predicate = (!icmp_ln105 & tmp_62)> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.32ns)   --->   "%temp_a1_int8_59_V = select i1 %tmp_62, i24 %p_Result_32_58, i24 %p_Result_31_58" [src/modules.hpp:124]   --->   Operation 1059 'select' 'temp_a1_int8_59_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%temp_a2_int8_59_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_57, i16 0)" [src/modules.hpp:132]   --->   Operation 1060 'bitconcatenate' 'temp_a2_int8_59_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (0.00ns)   --->   "%p_Result_31_59 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_58)" [src/modules.hpp:128]   --->   Operation 1061 'bitconcatenate' 'p_Result_31_59' <Predicate = (!icmp_ln105 & !tmp_63)> <Delay = 0.00>
ST_4 : Operation 1062 [1/1] (0.00ns)   --->   "%p_Result_32_59 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_58)" [src/modules.hpp:125]   --->   Operation 1062 'bitconcatenate' 'p_Result_32_59' <Predicate = (!icmp_ln105 & tmp_63)> <Delay = 0.00>
ST_4 : Operation 1063 [1/1] (0.32ns)   --->   "%temp_a1_int8_60_V = select i1 %tmp_63, i24 %p_Result_32_59, i24 %p_Result_31_59" [src/modules.hpp:124]   --->   Operation 1063 'select' 'temp_a1_int8_60_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%temp_a2_int8_60_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_58, i16 0)" [src/modules.hpp:132]   --->   Operation 1064 'bitconcatenate' 'temp_a2_int8_60_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (0.00ns)   --->   "%p_Result_31_60 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_59)" [src/modules.hpp:128]   --->   Operation 1065 'bitconcatenate' 'p_Result_31_60' <Predicate = (!icmp_ln105 & !tmp_64)> <Delay = 0.00>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "%p_Result_32_60 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_59)" [src/modules.hpp:125]   --->   Operation 1066 'bitconcatenate' 'p_Result_32_60' <Predicate = (!icmp_ln105 & tmp_64)> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (0.32ns)   --->   "%temp_a1_int8_61_V = select i1 %tmp_64, i24 %p_Result_32_60, i24 %p_Result_31_60" [src/modules.hpp:124]   --->   Operation 1067 'select' 'temp_a1_int8_61_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%temp_a2_int8_61_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_59, i16 0)" [src/modules.hpp:132]   --->   Operation 1068 'bitconcatenate' 'temp_a2_int8_61_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.00ns)   --->   "%p_Result_31_61 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_60)" [src/modules.hpp:128]   --->   Operation 1069 'bitconcatenate' 'p_Result_31_61' <Predicate = (!icmp_ln105 & !tmp_65)> <Delay = 0.00>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%p_Result_32_61 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_60)" [src/modules.hpp:125]   --->   Operation 1070 'bitconcatenate' 'p_Result_32_61' <Predicate = (!icmp_ln105 & tmp_65)> <Delay = 0.00>
ST_4 : Operation 1071 [1/1] (0.32ns)   --->   "%temp_a1_int8_62_V = select i1 %tmp_65, i24 %p_Result_32_61, i24 %p_Result_31_61" [src/modules.hpp:124]   --->   Operation 1071 'select' 'temp_a1_int8_62_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%temp_a2_int8_62_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_60, i16 0)" [src/modules.hpp:132]   --->   Operation 1072 'bitconcatenate' 'temp_a2_int8_62_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%p_Result_31_62 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_61)" [src/modules.hpp:128]   --->   Operation 1073 'bitconcatenate' 'p_Result_31_62' <Predicate = (!icmp_ln105 & !tmp_66)> <Delay = 0.00>
ST_4 : Operation 1074 [1/1] (0.00ns)   --->   "%p_Result_32_62 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_61)" [src/modules.hpp:125]   --->   Operation 1074 'bitconcatenate' 'p_Result_32_62' <Predicate = (!icmp_ln105 & tmp_66)> <Delay = 0.00>
ST_4 : Operation 1075 [1/1] (0.32ns)   --->   "%temp_a1_int8_63_V = select i1 %tmp_66, i24 %p_Result_32_62, i24 %p_Result_31_62" [src/modules.hpp:124]   --->   Operation 1075 'select' 'temp_a1_int8_63_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%temp_a2_int8_63_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_61, i16 0)" [src/modules.hpp:132]   --->   Operation 1076 'bitconcatenate' 'temp_a2_int8_63_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_9 = load i8* %temp_b_int8_36_1_V" [src/modules.hpp:154]   --->   Operation 1077 'load' 'temp_b_int8_36_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_10 = load i8* %temp_b_int8_36_1_V_3" [src/modules.hpp:154]   --->   Operation 1078 'load' 'temp_b_int8_36_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_9 = load i8* %temp_b_int8_35_1_V" [src/modules.hpp:154]   --->   Operation 1079 'load' 'temp_b_int8_35_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1080 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_10 = load i8* %temp_b_int8_35_1_V_3" [src/modules.hpp:154]   --->   Operation 1080 'load' 'temp_b_int8_35_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1081 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_9 = load i8* %temp_b_int8_34_1_V" [src/modules.hpp:154]   --->   Operation 1081 'load' 'temp_b_int8_34_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_10 = load i8* %temp_b_int8_34_1_V_3" [src/modules.hpp:154]   --->   Operation 1082 'load' 'temp_b_int8_34_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_9 = load i8* %temp_b_int8_33_1_V" [src/modules.hpp:154]   --->   Operation 1083 'load' 'temp_b_int8_33_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_10 = load i8* %temp_b_int8_33_1_V_3" [src/modules.hpp:154]   --->   Operation 1084 'load' 'temp_b_int8_33_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_9 = load i8* %temp_b_int8_32_1_V" [src/modules.hpp:154]   --->   Operation 1085 'load' 'temp_b_int8_32_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_10 = load i8* %temp_b_int8_32_1_V_3" [src/modules.hpp:154]   --->   Operation 1086 'load' 'temp_b_int8_32_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_9 = load i8* %temp_b_int8_31_1_V" [src/modules.hpp:154]   --->   Operation 1087 'load' 'temp_b_int8_31_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_10 = load i8* %temp_b_int8_31_1_V_3" [src/modules.hpp:154]   --->   Operation 1088 'load' 'temp_b_int8_31_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_9 = load i8* %temp_b_int8_30_1_V" [src/modules.hpp:154]   --->   Operation 1089 'load' 'temp_b_int8_30_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1090 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_10 = load i8* %temp_b_int8_30_1_V_3" [src/modules.hpp:154]   --->   Operation 1090 'load' 'temp_b_int8_30_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_9 = load i8* %temp_b_int8_29_1_V" [src/modules.hpp:154]   --->   Operation 1091 'load' 'temp_b_int8_29_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1092 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_10 = load i8* %temp_b_int8_29_1_V_3" [src/modules.hpp:154]   --->   Operation 1092 'load' 'temp_b_int8_29_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_9 = load i8* %temp_b_int8_28_1_V" [src/modules.hpp:154]   --->   Operation 1093 'load' 'temp_b_int8_28_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_10 = load i8* %temp_b_int8_28_1_V_3" [src/modules.hpp:154]   --->   Operation 1094 'load' 'temp_b_int8_28_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_9 = load i8* %temp_b_int8_27_1_V" [src/modules.hpp:154]   --->   Operation 1095 'load' 'temp_b_int8_27_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_10 = load i8* %temp_b_int8_27_1_V_3" [src/modules.hpp:154]   --->   Operation 1096 'load' 'temp_b_int8_27_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_9 = load i8* %temp_b_int8_26_1_V" [src/modules.hpp:154]   --->   Operation 1097 'load' 'temp_b_int8_26_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_10 = load i8* %temp_b_int8_26_1_V_3" [src/modules.hpp:154]   --->   Operation 1098 'load' 'temp_b_int8_26_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_9 = load i8* %temp_b_int8_25_1_V" [src/modules.hpp:154]   --->   Operation 1099 'load' 'temp_b_int8_25_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_10 = load i8* %temp_b_int8_25_1_V_3" [src/modules.hpp:154]   --->   Operation 1100 'load' 'temp_b_int8_25_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_9 = load i8* %temp_b_int8_24_1_V" [src/modules.hpp:154]   --->   Operation 1101 'load' 'temp_b_int8_24_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_10 = load i8* %temp_b_int8_24_1_V_3" [src/modules.hpp:154]   --->   Operation 1102 'load' 'temp_b_int8_24_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_9 = load i8* %temp_b_int8_23_1_V" [src/modules.hpp:154]   --->   Operation 1103 'load' 'temp_b_int8_23_1_V_9' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1104 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_2 = load i8* %temp_b_int8_0_1_V" [src/modules.hpp:154]   --->   Operation 1104 'load' 'temp_b_int8_0_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_3_295 = load i8* %temp_b_int8_0_1_V_3" [src/modules.hpp:154]   --->   Operation 1105 'load' 'temp_b_int8_0_1_V_3_295' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_2 = load i8* %temp_b_int8_1_1_V" [src/modules.hpp:154]   --->   Operation 1106 'load' 'temp_b_int8_1_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_3_296 = load i8* %temp_b_int8_1_1_V_3" [src/modules.hpp:154]   --->   Operation 1107 'load' 'temp_b_int8_1_1_V_3_296' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_2 = load i8* %temp_b_int8_2_1_V" [src/modules.hpp:154]   --->   Operation 1108 'load' 'temp_b_int8_2_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_3_297 = load i8* %temp_b_int8_2_1_V_3" [src/modules.hpp:154]   --->   Operation 1109 'load' 'temp_b_int8_2_1_V_3_297' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_2 = load i8* %temp_b_int8_3_1_V" [src/modules.hpp:154]   --->   Operation 1110 'load' 'temp_b_int8_3_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_3_298 = load i8* %temp_b_int8_3_1_V_3" [src/modules.hpp:154]   --->   Operation 1111 'load' 'temp_b_int8_3_1_V_3_298' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_2 = load i8* %temp_b_int8_4_1_V" [src/modules.hpp:154]   --->   Operation 1112 'load' 'temp_b_int8_4_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_3_299 = load i8* %temp_b_int8_4_1_V_3" [src/modules.hpp:154]   --->   Operation 1113 'load' 'temp_b_int8_4_1_V_3_299' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_2 = load i8* %temp_b_int8_5_1_V" [src/modules.hpp:154]   --->   Operation 1114 'load' 'temp_b_int8_5_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_3_300 = load i8* %temp_b_int8_5_1_V_3" [src/modules.hpp:154]   --->   Operation 1115 'load' 'temp_b_int8_5_1_V_3_300' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_2 = load i8* %temp_b_int8_6_1_V" [src/modules.hpp:154]   --->   Operation 1116 'load' 'temp_b_int8_6_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_3_301 = load i8* %temp_b_int8_6_1_V_3" [src/modules.hpp:154]   --->   Operation 1117 'load' 'temp_b_int8_6_1_V_3_301' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_2 = load i8* %temp_b_int8_7_1_V" [src/modules.hpp:154]   --->   Operation 1118 'load' 'temp_b_int8_7_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_3_302 = load i8* %temp_b_int8_7_1_V_3" [src/modules.hpp:154]   --->   Operation 1119 'load' 'temp_b_int8_7_1_V_3_302' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_2 = load i8* %temp_b_int8_8_1_V" [src/modules.hpp:154]   --->   Operation 1120 'load' 'temp_b_int8_8_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_3_303 = load i8* %temp_b_int8_8_1_V_3" [src/modules.hpp:154]   --->   Operation 1121 'load' 'temp_b_int8_8_1_V_3_303' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_2 = load i8* %temp_b_int8_9_1_V" [src/modules.hpp:154]   --->   Operation 1122 'load' 'temp_b_int8_9_1_V_2' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_3_304 = load i8* %temp_b_int8_9_1_V_3" [src/modules.hpp:154]   --->   Operation 1123 'load' 'temp_b_int8_9_1_V_3_304' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_9 = load i8* %temp_b_int8_10_1_V" [src/modules.hpp:154]   --->   Operation 1124 'load' 'temp_b_int8_10_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_10 = load i8* %temp_b_int8_10_1_V_3" [src/modules.hpp:154]   --->   Operation 1125 'load' 'temp_b_int8_10_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_9 = load i8* %temp_b_int8_11_1_V" [src/modules.hpp:154]   --->   Operation 1126 'load' 'temp_b_int8_11_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1127 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_10 = load i8* %temp_b_int8_11_1_V_3" [src/modules.hpp:154]   --->   Operation 1127 'load' 'temp_b_int8_11_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_9 = load i8* %temp_b_int8_12_1_V" [src/modules.hpp:154]   --->   Operation 1128 'load' 'temp_b_int8_12_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_10 = load i8* %temp_b_int8_12_1_V_3" [src/modules.hpp:154]   --->   Operation 1129 'load' 'temp_b_int8_12_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_9 = load i8* %temp_b_int8_13_1_V" [src/modules.hpp:154]   --->   Operation 1130 'load' 'temp_b_int8_13_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_10 = load i8* %temp_b_int8_13_1_V_3" [src/modules.hpp:154]   --->   Operation 1131 'load' 'temp_b_int8_13_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_9 = load i8* %temp_b_int8_14_1_V" [src/modules.hpp:154]   --->   Operation 1132 'load' 'temp_b_int8_14_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_10 = load i8* %temp_b_int8_14_1_V_3" [src/modules.hpp:154]   --->   Operation 1133 'load' 'temp_b_int8_14_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_9 = load i8* %temp_b_int8_15_1_V" [src/modules.hpp:154]   --->   Operation 1134 'load' 'temp_b_int8_15_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_10 = load i8* %temp_b_int8_15_1_V_3" [src/modules.hpp:154]   --->   Operation 1135 'load' 'temp_b_int8_15_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_9 = load i8* %temp_b_int8_16_1_V" [src/modules.hpp:154]   --->   Operation 1136 'load' 'temp_b_int8_16_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_10 = load i8* %temp_b_int8_16_1_V_3" [src/modules.hpp:154]   --->   Operation 1137 'load' 'temp_b_int8_16_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_9 = load i8* %temp_b_int8_17_1_V" [src/modules.hpp:154]   --->   Operation 1138 'load' 'temp_b_int8_17_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_10 = load i8* %temp_b_int8_17_1_V_3" [src/modules.hpp:154]   --->   Operation 1139 'load' 'temp_b_int8_17_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_9 = load i8* %temp_b_int8_18_1_V" [src/modules.hpp:154]   --->   Operation 1140 'load' 'temp_b_int8_18_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_10 = load i8* %temp_b_int8_18_1_V_3" [src/modules.hpp:154]   --->   Operation 1141 'load' 'temp_b_int8_18_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_9 = load i8* %temp_b_int8_19_1_V" [src/modules.hpp:154]   --->   Operation 1142 'load' 'temp_b_int8_19_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_10 = load i8* %temp_b_int8_19_1_V_3" [src/modules.hpp:154]   --->   Operation 1143 'load' 'temp_b_int8_19_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1144 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_9 = load i8* %temp_b_int8_20_1_V" [src/modules.hpp:154]   --->   Operation 1144 'load' 'temp_b_int8_20_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_10 = load i8* %temp_b_int8_20_1_V_3" [src/modules.hpp:154]   --->   Operation 1145 'load' 'temp_b_int8_20_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_9 = load i8* %temp_b_int8_21_1_V" [src/modules.hpp:154]   --->   Operation 1146 'load' 'temp_b_int8_21_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_10 = load i8* %temp_b_int8_21_1_V_3" [src/modules.hpp:154]   --->   Operation 1147 'load' 'temp_b_int8_21_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_9 = load i8* %temp_b_int8_22_1_V" [src/modules.hpp:154]   --->   Operation 1148 'load' 'temp_b_int8_22_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_10 = load i8* %temp_b_int8_22_1_V_3" [src/modules.hpp:154]   --->   Operation 1149 'load' 'temp_b_int8_22_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_10 = load i8* %temp_b_int8_23_1_V_3" [src/modules.hpp:154]   --->   Operation 1150 'load' 'temp_b_int8_23_1_V_10' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_9 = load i8* %temp_b_int8_37_1_V" [src/modules.hpp:154]   --->   Operation 1151 'load' 'temp_b_int8_37_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_10 = load i8* %temp_b_int8_37_1_V_3" [src/modules.hpp:154]   --->   Operation 1152 'load' 'temp_b_int8_37_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_9 = load i8* %temp_b_int8_38_1_V" [src/modules.hpp:154]   --->   Operation 1153 'load' 'temp_b_int8_38_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_10 = load i8* %temp_b_int8_38_1_V_3" [src/modules.hpp:154]   --->   Operation 1154 'load' 'temp_b_int8_38_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_9 = load i8* %temp_b_int8_39_1_V" [src/modules.hpp:154]   --->   Operation 1155 'load' 'temp_b_int8_39_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_10 = load i8* %temp_b_int8_39_1_V_3" [src/modules.hpp:154]   --->   Operation 1156 'load' 'temp_b_int8_39_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_9 = load i8* %temp_b_int8_40_1_V" [src/modules.hpp:154]   --->   Operation 1157 'load' 'temp_b_int8_40_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_10 = load i8* %temp_b_int8_40_1_V_3" [src/modules.hpp:154]   --->   Operation 1158 'load' 'temp_b_int8_40_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_9 = load i8* %temp_b_int8_41_1_V" [src/modules.hpp:154]   --->   Operation 1159 'load' 'temp_b_int8_41_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_10 = load i8* %temp_b_int8_41_1_V_3" [src/modules.hpp:154]   --->   Operation 1160 'load' 'temp_b_int8_41_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_9 = load i8* %temp_b_int8_42_1_V" [src/modules.hpp:154]   --->   Operation 1161 'load' 'temp_b_int8_42_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_10 = load i8* %temp_b_int8_42_1_V_3" [src/modules.hpp:154]   --->   Operation 1162 'load' 'temp_b_int8_42_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_9 = load i8* %temp_b_int8_43_1_V" [src/modules.hpp:154]   --->   Operation 1163 'load' 'temp_b_int8_43_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_10 = load i8* %temp_b_int8_43_1_V_3" [src/modules.hpp:154]   --->   Operation 1164 'load' 'temp_b_int8_43_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_9 = load i8* %temp_b_int8_44_1_V" [src/modules.hpp:154]   --->   Operation 1165 'load' 'temp_b_int8_44_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_10 = load i8* %temp_b_int8_44_1_V_3" [src/modules.hpp:154]   --->   Operation 1166 'load' 'temp_b_int8_44_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_9 = load i8* %temp_b_int8_45_1_V" [src/modules.hpp:154]   --->   Operation 1167 'load' 'temp_b_int8_45_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_10 = load i8* %temp_b_int8_45_1_V_3" [src/modules.hpp:154]   --->   Operation 1168 'load' 'temp_b_int8_45_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1169 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_9 = load i8* %temp_b_int8_46_1_V" [src/modules.hpp:154]   --->   Operation 1169 'load' 'temp_b_int8_46_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_10 = load i8* %temp_b_int8_46_1_V_3" [src/modules.hpp:154]   --->   Operation 1170 'load' 'temp_b_int8_46_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_9 = load i8* %temp_b_int8_47_1_V" [src/modules.hpp:154]   --->   Operation 1171 'load' 'temp_b_int8_47_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_10 = load i8* %temp_b_int8_47_1_V_3" [src/modules.hpp:154]   --->   Operation 1172 'load' 'temp_b_int8_47_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_9 = load i8* %temp_b_int8_48_1_V" [src/modules.hpp:154]   --->   Operation 1173 'load' 'temp_b_int8_48_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_10 = load i8* %temp_b_int8_48_1_V_3" [src/modules.hpp:154]   --->   Operation 1174 'load' 'temp_b_int8_48_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_9 = load i8* %temp_b_int8_49_1_V" [src/modules.hpp:154]   --->   Operation 1175 'load' 'temp_b_int8_49_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_10 = load i8* %temp_b_int8_49_1_V_3" [src/modules.hpp:154]   --->   Operation 1176 'load' 'temp_b_int8_49_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_9 = load i8* %temp_b_int8_50_1_V" [src/modules.hpp:154]   --->   Operation 1177 'load' 'temp_b_int8_50_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_10 = load i8* %temp_b_int8_50_1_V_3" [src/modules.hpp:154]   --->   Operation 1178 'load' 'temp_b_int8_50_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_9 = load i8* %temp_b_int8_51_1_V" [src/modules.hpp:154]   --->   Operation 1179 'load' 'temp_b_int8_51_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_10 = load i8* %temp_b_int8_51_1_V_3" [src/modules.hpp:154]   --->   Operation 1180 'load' 'temp_b_int8_51_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_9 = load i8* %temp_b_int8_52_1_V" [src/modules.hpp:154]   --->   Operation 1181 'load' 'temp_b_int8_52_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_10 = load i8* %temp_b_int8_52_1_V_3" [src/modules.hpp:154]   --->   Operation 1182 'load' 'temp_b_int8_52_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_9 = load i8* %temp_b_int8_53_1_V" [src/modules.hpp:154]   --->   Operation 1183 'load' 'temp_b_int8_53_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_10 = load i8* %temp_b_int8_53_1_V_3" [src/modules.hpp:154]   --->   Operation 1184 'load' 'temp_b_int8_53_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_9 = load i8* %temp_b_int8_54_1_V" [src/modules.hpp:154]   --->   Operation 1185 'load' 'temp_b_int8_54_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_10 = load i8* %temp_b_int8_54_1_V_3" [src/modules.hpp:154]   --->   Operation 1186 'load' 'temp_b_int8_54_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_9 = load i8* %temp_b_int8_55_1_V" [src/modules.hpp:154]   --->   Operation 1187 'load' 'temp_b_int8_55_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_10 = load i8* %temp_b_int8_55_1_V_3" [src/modules.hpp:154]   --->   Operation 1188 'load' 'temp_b_int8_55_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_9 = load i8* %temp_b_int8_56_1_V" [src/modules.hpp:154]   --->   Operation 1189 'load' 'temp_b_int8_56_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_10 = load i8* %temp_b_int8_56_1_V_3" [src/modules.hpp:154]   --->   Operation 1190 'load' 'temp_b_int8_56_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_9 = load i8* %temp_b_int8_57_1_V" [src/modules.hpp:154]   --->   Operation 1191 'load' 'temp_b_int8_57_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_10 = load i8* %temp_b_int8_57_1_V_3" [src/modules.hpp:154]   --->   Operation 1192 'load' 'temp_b_int8_57_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_9 = load i8* %temp_b_int8_58_1_V" [src/modules.hpp:154]   --->   Operation 1193 'load' 'temp_b_int8_58_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_10 = load i8* %temp_b_int8_58_1_V_3" [src/modules.hpp:154]   --->   Operation 1194 'load' 'temp_b_int8_58_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_9 = load i8* %temp_b_int8_59_1_V" [src/modules.hpp:154]   --->   Operation 1195 'load' 'temp_b_int8_59_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_10 = load i8* %temp_b_int8_59_1_V_3" [src/modules.hpp:154]   --->   Operation 1196 'load' 'temp_b_int8_59_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_9 = load i8* %temp_b_int8_60_1_V" [src/modules.hpp:154]   --->   Operation 1197 'load' 'temp_b_int8_60_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_10 = load i8* %temp_b_int8_60_1_V_3" [src/modules.hpp:154]   --->   Operation 1198 'load' 'temp_b_int8_60_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_9 = load i8* %temp_b_int8_61_1_V" [src/modules.hpp:154]   --->   Operation 1199 'load' 'temp_b_int8_61_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_10 = load i8* %temp_b_int8_61_1_V_3" [src/modules.hpp:154]   --->   Operation 1200 'load' 'temp_b_int8_61_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_9 = load i8* %temp_b_int8_62_1_V" [src/modules.hpp:154]   --->   Operation 1201 'load' 'temp_b_int8_62_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_10 = load i8* %temp_b_int8_62_1_V_3" [src/modules.hpp:154]   --->   Operation 1202 'load' 'temp_b_int8_62_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_9 = load i8* %temp_b_int8_63_1_V" [src/modules.hpp:154]   --->   Operation 1203 'load' 'temp_b_int8_63_1_V_9' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_10 = load i8* %temp_b_int8_63_1_V_3" [src/modules.hpp:154]   --->   Operation 1204 'load' 'temp_b_int8_63_1_V_10' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i24 %temp_a2_int8_0_V to i25" [src/modules.hpp:154]   --->   Operation 1205 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i24 %temp_a1_int8_0_V to i25" [src/modules.hpp:154]   --->   Operation 1206 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68)   --->   "%add_ln1353 = add nsw i25 %sext_ln215_1, %sext_ln215" [src/modules.hpp:154]   --->   Operation 1207 'add' 'add_ln1353' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1208 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68)   --->   "%sext_ln68 = sext i25 %add_ln1353 to i32" [src/modules.hpp:154]   --->   Operation 1208 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (0.39ns)   --->   "%select_ln215 = select i1 %j, i8 %temp_b_int8_0_1_V_3_295, i8 %temp_b_int8_0_1_V_2" [src/modules.hpp:154]   --->   Operation 1209 'select' 'select_ln215' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i8 %select_ln215 to i32" [src/modules.hpp:154]   --->   Operation 1210 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68 = mul i32 %sext_ln68, %sext_ln68_1" [src/modules.hpp:154]   --->   Operation 1211 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1212 [1/1] (0.00ns)   --->   "%temp_c1_int8_0_V = trunc i32 %mul_ln68 to i16" [src/modules.hpp:155]   --->   Operation 1212 'trunc' 'temp_c1_int8_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1213 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68, i32 15)" [src/modules.hpp:156]   --->   Operation 1214 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp_68 to i16" [src/modules.hpp:156]   --->   Operation 1215 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.85ns)   --->   "%temp_c2_int8_0_V = add i16 %p_Result_5, %zext_ln78" [src/modules.hpp:156]   --->   Operation 1216 'add' 'temp_c2_int8_0_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i24 %temp_a2_int8_1_V to i25" [src/modules.hpp:154]   --->   Operation 1217 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i24 %temp_a1_int8_1_V to i25" [src/modules.hpp:154]   --->   Operation 1218 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1219 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_1)   --->   "%add_ln1353_1 = add nsw i25 %sext_ln215_3, %sext_ln215_2" [src/modules.hpp:154]   --->   Operation 1219 'add' 'add_ln1353_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1220 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_1)   --->   "%sext_ln68_64 = sext i25 %add_ln1353_1 to i32" [src/modules.hpp:154]   --->   Operation 1220 'sext' 'sext_ln68_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.39ns)   --->   "%select_ln215_1 = select i1 %j, i8 %temp_b_int8_1_1_V_3_296, i8 %temp_b_int8_1_1_V_2" [src/modules.hpp:154]   --->   Operation 1221 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln68_65 = sext i8 %select_ln215_1 to i32" [src/modules.hpp:154]   --->   Operation 1222 'sext' 'sext_ln68_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_1 = mul i32 %sext_ln68_64, %sext_ln68_65" [src/modules.hpp:154]   --->   Operation 1223 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%temp_c1_int8_1_V = trunc i32 %mul_ln68_1 to i16" [src/modules.hpp:155]   --->   Operation 1224 'trunc' 'temp_c1_int8_1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (0.00ns)   --->   "%p_Result_64_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_1, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1225 'partselect' 'p_Result_64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_1, i32 15)" [src/modules.hpp:156]   --->   Operation 1226 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i1 %tmp_69 to i16" [src/modules.hpp:156]   --->   Operation 1227 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (0.85ns)   --->   "%temp_c2_int8_1_V = add i16 %p_Result_64_1, %zext_ln78_1" [src/modules.hpp:156]   --->   Operation 1228 'add' 'temp_c2_int8_1_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i24 %temp_a2_int8_2_V to i25" [src/modules.hpp:154]   --->   Operation 1229 'sext' 'sext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i24 %temp_a1_int8_2_V to i25" [src/modules.hpp:154]   --->   Operation 1230 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1231 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_2)   --->   "%add_ln1353_2 = add nsw i25 %sext_ln215_5, %sext_ln215_4" [src/modules.hpp:154]   --->   Operation 1231 'add' 'add_ln1353_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1232 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_2)   --->   "%sext_ln68_2 = sext i25 %add_ln1353_2 to i32" [src/modules.hpp:154]   --->   Operation 1232 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.39ns)   --->   "%select_ln215_2 = select i1 %j, i8 %temp_b_int8_2_1_V_3_297, i8 %temp_b_int8_2_1_V_2" [src/modules.hpp:154]   --->   Operation 1233 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln68_66 = sext i8 %select_ln215_2 to i32" [src/modules.hpp:154]   --->   Operation 1234 'sext' 'sext_ln68_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_2 = mul i32 %sext_ln68_2, %sext_ln68_66" [src/modules.hpp:154]   --->   Operation 1235 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%temp_c1_int8_2_V = trunc i32 %mul_ln68_2 to i16" [src/modules.hpp:155]   --->   Operation 1236 'trunc' 'temp_c1_int8_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%p_Result_64_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_2, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1237 'partselect' 'p_Result_64_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_2, i32 15)" [src/modules.hpp:156]   --->   Operation 1238 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i1 %tmp_70 to i16" [src/modules.hpp:156]   --->   Operation 1239 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (0.85ns)   --->   "%temp_c2_int8_2_V = add i16 %p_Result_64_2, %zext_ln78_2" [src/modules.hpp:156]   --->   Operation 1240 'add' 'temp_c2_int8_2_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i24 %temp_a2_int8_3_V to i25" [src/modules.hpp:154]   --->   Operation 1241 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i24 %temp_a1_int8_3_V to i25" [src/modules.hpp:154]   --->   Operation 1242 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_3)   --->   "%add_ln1353_3 = add nsw i25 %sext_ln215_7, %sext_ln215_6" [src/modules.hpp:154]   --->   Operation 1243 'add' 'add_ln1353_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1244 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_3)   --->   "%sext_ln68_3 = sext i25 %add_ln1353_3 to i32" [src/modules.hpp:154]   --->   Operation 1244 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1245 [1/1] (0.39ns)   --->   "%select_ln215_3 = select i1 %j, i8 %temp_b_int8_3_1_V_3_298, i8 %temp_b_int8_3_1_V_2" [src/modules.hpp:154]   --->   Operation 1245 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln68_67 = sext i8 %select_ln215_3 to i32" [src/modules.hpp:154]   --->   Operation 1246 'sext' 'sext_ln68_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_3 = mul i32 %sext_ln68_3, %sext_ln68_67" [src/modules.hpp:154]   --->   Operation 1247 'mul' 'mul_ln68_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1248 [1/1] (0.00ns)   --->   "%temp_c1_int8_3_V = trunc i32 %mul_ln68_3 to i16" [src/modules.hpp:155]   --->   Operation 1248 'trunc' 'temp_c1_int8_3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%p_Result_64_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_3, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1249 'partselect' 'p_Result_64_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_3, i32 15)" [src/modules.hpp:156]   --->   Operation 1250 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i1 %tmp_71 to i16" [src/modules.hpp:156]   --->   Operation 1251 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.85ns)   --->   "%temp_c2_int8_3_V = add i16 %p_Result_64_3, %zext_ln78_3" [src/modules.hpp:156]   --->   Operation 1252 'add' 'temp_c2_int8_3_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i24 %temp_a2_int8_4_V to i25" [src/modules.hpp:154]   --->   Operation 1253 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i24 %temp_a1_int8_4_V to i25" [src/modules.hpp:154]   --->   Operation 1254 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_4)   --->   "%add_ln1353_4 = add nsw i25 %sext_ln215_9, %sext_ln215_8" [src/modules.hpp:154]   --->   Operation 1255 'add' 'add_ln1353_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1256 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_4)   --->   "%sext_ln68_4 = sext i25 %add_ln1353_4 to i32" [src/modules.hpp:154]   --->   Operation 1256 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (0.39ns)   --->   "%select_ln215_4 = select i1 %j, i8 %temp_b_int8_4_1_V_3_299, i8 %temp_b_int8_4_1_V_2" [src/modules.hpp:154]   --->   Operation 1257 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln68_68 = sext i8 %select_ln215_4 to i32" [src/modules.hpp:154]   --->   Operation 1258 'sext' 'sext_ln68_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_4 = mul i32 %sext_ln68_4, %sext_ln68_68" [src/modules.hpp:154]   --->   Operation 1259 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%temp_c1_int8_4_V = trunc i32 %mul_ln68_4 to i16" [src/modules.hpp:155]   --->   Operation 1260 'trunc' 'temp_c1_int8_4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.00ns)   --->   "%p_Result_64_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_4, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1261 'partselect' 'p_Result_64_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_4, i32 15)" [src/modules.hpp:156]   --->   Operation 1262 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i1 %tmp_72 to i16" [src/modules.hpp:156]   --->   Operation 1263 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.85ns)   --->   "%temp_c2_int8_4_V = add i16 %p_Result_64_4, %zext_ln78_4" [src/modules.hpp:156]   --->   Operation 1264 'add' 'temp_c2_int8_4_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i24 %temp_a2_int8_5_V to i25" [src/modules.hpp:154]   --->   Operation 1265 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i24 %temp_a1_int8_5_V to i25" [src/modules.hpp:154]   --->   Operation 1266 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1267 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_5)   --->   "%add_ln1353_5 = add nsw i25 %sext_ln215_11, %sext_ln215_10" [src/modules.hpp:154]   --->   Operation 1267 'add' 'add_ln1353_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1268 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_5)   --->   "%sext_ln68_5 = sext i25 %add_ln1353_5 to i32" [src/modules.hpp:154]   --->   Operation 1268 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [1/1] (0.39ns)   --->   "%select_ln215_5 = select i1 %j, i8 %temp_b_int8_5_1_V_3_300, i8 %temp_b_int8_5_1_V_2" [src/modules.hpp:154]   --->   Operation 1269 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln68_69 = sext i8 %select_ln215_5 to i32" [src/modules.hpp:154]   --->   Operation 1270 'sext' 'sext_ln68_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_5 = mul i32 %sext_ln68_5, %sext_ln68_69" [src/modules.hpp:154]   --->   Operation 1271 'mul' 'mul_ln68_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%temp_c1_int8_5_V = trunc i32 %mul_ln68_5 to i16" [src/modules.hpp:155]   --->   Operation 1272 'trunc' 'temp_c1_int8_5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%p_Result_64_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_5, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1273 'partselect' 'p_Result_64_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_5, i32 15)" [src/modules.hpp:156]   --->   Operation 1274 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i1 %tmp_73 to i16" [src/modules.hpp:156]   --->   Operation 1275 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (0.85ns)   --->   "%temp_c2_int8_5_V = add i16 %p_Result_64_5, %zext_ln78_5" [src/modules.hpp:156]   --->   Operation 1276 'add' 'temp_c2_int8_5_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i24 %temp_a2_int8_6_V to i25" [src/modules.hpp:154]   --->   Operation 1277 'sext' 'sext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i24 %temp_a1_int8_6_V to i25" [src/modules.hpp:154]   --->   Operation 1278 'sext' 'sext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1279 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_6)   --->   "%add_ln1353_6 = add nsw i25 %sext_ln215_13, %sext_ln215_12" [src/modules.hpp:154]   --->   Operation 1279 'add' 'add_ln1353_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1280 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_6)   --->   "%sext_ln68_6 = sext i25 %add_ln1353_6 to i32" [src/modules.hpp:154]   --->   Operation 1280 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (0.39ns)   --->   "%select_ln215_6 = select i1 %j, i8 %temp_b_int8_6_1_V_3_301, i8 %temp_b_int8_6_1_V_2" [src/modules.hpp:154]   --->   Operation 1281 'select' 'select_ln215_6' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln68_70 = sext i8 %select_ln215_6 to i32" [src/modules.hpp:154]   --->   Operation 1282 'sext' 'sext_ln68_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_6 = mul i32 %sext_ln68_6, %sext_ln68_70" [src/modules.hpp:154]   --->   Operation 1283 'mul' 'mul_ln68_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1284 [1/1] (0.00ns)   --->   "%temp_c1_int8_6_V = trunc i32 %mul_ln68_6 to i16" [src/modules.hpp:155]   --->   Operation 1284 'trunc' 'temp_c1_int8_6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1285 [1/1] (0.00ns)   --->   "%p_Result_64_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_6, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1285 'partselect' 'p_Result_64_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_6, i32 15)" [src/modules.hpp:156]   --->   Operation 1286 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i1 %tmp_74 to i16" [src/modules.hpp:156]   --->   Operation 1287 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1288 [1/1] (0.85ns)   --->   "%temp_c2_int8_6_V = add i16 %p_Result_64_6, %zext_ln78_6" [src/modules.hpp:156]   --->   Operation 1288 'add' 'temp_c2_int8_6_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i24 %temp_a2_int8_7_V to i25" [src/modules.hpp:154]   --->   Operation 1289 'sext' 'sext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i24 %temp_a1_int8_7_V to i25" [src/modules.hpp:154]   --->   Operation 1290 'sext' 'sext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_7)   --->   "%add_ln1353_7 = add nsw i25 %sext_ln215_15, %sext_ln215_14" [src/modules.hpp:154]   --->   Operation 1291 'add' 'add_ln1353_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1292 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_7)   --->   "%sext_ln68_7 = sext i25 %add_ln1353_7 to i32" [src/modules.hpp:154]   --->   Operation 1292 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (0.39ns)   --->   "%select_ln215_7 = select i1 %j, i8 %temp_b_int8_7_1_V_3_302, i8 %temp_b_int8_7_1_V_2" [src/modules.hpp:154]   --->   Operation 1293 'select' 'select_ln215_7' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln68_71 = sext i8 %select_ln215_7 to i32" [src/modules.hpp:154]   --->   Operation 1294 'sext' 'sext_ln68_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_7 = mul i32 %sext_ln68_7, %sext_ln68_71" [src/modules.hpp:154]   --->   Operation 1295 'mul' 'mul_ln68_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1296 [1/1] (0.00ns)   --->   "%temp_c1_int8_7_V = trunc i32 %mul_ln68_7 to i16" [src/modules.hpp:155]   --->   Operation 1296 'trunc' 'temp_c1_int8_7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1297 [1/1] (0.00ns)   --->   "%p_Result_64_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_7, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1297 'partselect' 'p_Result_64_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_7, i32 15)" [src/modules.hpp:156]   --->   Operation 1298 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i1 %tmp_75 to i16" [src/modules.hpp:156]   --->   Operation 1299 'zext' 'zext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.85ns)   --->   "%temp_c2_int8_7_V = add i16 %p_Result_64_7, %zext_ln78_7" [src/modules.hpp:156]   --->   Operation 1300 'add' 'temp_c2_int8_7_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i24 %temp_a2_int8_8_V to i25" [src/modules.hpp:154]   --->   Operation 1301 'sext' 'sext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i24 %temp_a1_int8_8_V to i25" [src/modules.hpp:154]   --->   Operation 1302 'sext' 'sext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1303 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_8)   --->   "%add_ln1353_8 = add nsw i25 %sext_ln215_17, %sext_ln215_16" [src/modules.hpp:154]   --->   Operation 1303 'add' 'add_ln1353_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1304 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_8)   --->   "%sext_ln68_8 = sext i25 %add_ln1353_8 to i32" [src/modules.hpp:154]   --->   Operation 1304 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.39ns)   --->   "%select_ln215_8 = select i1 %j, i8 %temp_b_int8_8_1_V_3_303, i8 %temp_b_int8_8_1_V_2" [src/modules.hpp:154]   --->   Operation 1305 'select' 'select_ln215_8' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln68_72 = sext i8 %select_ln215_8 to i32" [src/modules.hpp:154]   --->   Operation 1306 'sext' 'sext_ln68_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_8 = mul i32 %sext_ln68_8, %sext_ln68_72" [src/modules.hpp:154]   --->   Operation 1307 'mul' 'mul_ln68_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%temp_c1_int8_8_V = trunc i32 %mul_ln68_8 to i16" [src/modules.hpp:155]   --->   Operation 1308 'trunc' 'temp_c1_int8_8_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (0.00ns)   --->   "%p_Result_64_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_8, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1309 'partselect' 'p_Result_64_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_8, i32 15)" [src/modules.hpp:156]   --->   Operation 1310 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i1 %tmp_76 to i16" [src/modules.hpp:156]   --->   Operation 1311 'zext' 'zext_ln78_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.85ns)   --->   "%temp_c2_int8_8_V = add i16 %p_Result_64_8, %zext_ln78_8" [src/modules.hpp:156]   --->   Operation 1312 'add' 'temp_c2_int8_8_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln215_18 = sext i24 %temp_a2_int8_9_V to i25" [src/modules.hpp:154]   --->   Operation 1313 'sext' 'sext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln215_19 = sext i24 %temp_a1_int8_9_V to i25" [src/modules.hpp:154]   --->   Operation 1314 'sext' 'sext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_9)   --->   "%add_ln1353_9 = add nsw i25 %sext_ln215_19, %sext_ln215_18" [src/modules.hpp:154]   --->   Operation 1315 'add' 'add_ln1353_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1316 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_9)   --->   "%sext_ln68_9 = sext i25 %add_ln1353_9 to i32" [src/modules.hpp:154]   --->   Operation 1316 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.39ns)   --->   "%select_ln215_9 = select i1 %j, i8 %temp_b_int8_9_1_V_3_304, i8 %temp_b_int8_9_1_V_2" [src/modules.hpp:154]   --->   Operation 1317 'select' 'select_ln215_9' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln68_73 = sext i8 %select_ln215_9 to i32" [src/modules.hpp:154]   --->   Operation 1318 'sext' 'sext_ln68_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_9 = mul i32 %sext_ln68_9, %sext_ln68_73" [src/modules.hpp:154]   --->   Operation 1319 'mul' 'mul_ln68_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%temp_c1_int8_9_V = trunc i32 %mul_ln68_9 to i16" [src/modules.hpp:155]   --->   Operation 1320 'trunc' 'temp_c1_int8_9_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%p_Result_64_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_9, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1321 'partselect' 'p_Result_64_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_9, i32 15)" [src/modules.hpp:156]   --->   Operation 1322 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i1 %tmp_77 to i16" [src/modules.hpp:156]   --->   Operation 1323 'zext' 'zext_ln78_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.85ns)   --->   "%temp_c2_int8_9_V = add i16 %p_Result_64_9, %zext_ln78_9" [src/modules.hpp:156]   --->   Operation 1324 'add' 'temp_c2_int8_9_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln215_20 = sext i24 %temp_a2_int8_10_V to i25" [src/modules.hpp:154]   --->   Operation 1325 'sext' 'sext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln215_21 = sext i24 %temp_a1_int8_10_V to i25" [src/modules.hpp:154]   --->   Operation 1326 'sext' 'sext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_10)   --->   "%add_ln1353_10 = add nsw i25 %sext_ln215_21, %sext_ln215_20" [src/modules.hpp:154]   --->   Operation 1327 'add' 'add_ln1353_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1328 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_10)   --->   "%sext_ln68_10 = sext i25 %add_ln1353_10 to i32" [src/modules.hpp:154]   --->   Operation 1328 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.39ns)   --->   "%select_ln215_10 = select i1 %j, i8 %temp_b_int8_10_1_V_10, i8 %temp_b_int8_10_1_V_9" [src/modules.hpp:154]   --->   Operation 1329 'select' 'select_ln215_10' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln68_74 = sext i8 %select_ln215_10 to i32" [src/modules.hpp:154]   --->   Operation 1330 'sext' 'sext_ln68_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1331 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_10 = mul i32 %sext_ln68_10, %sext_ln68_74" [src/modules.hpp:154]   --->   Operation 1331 'mul' 'mul_ln68_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1332 [1/1] (0.00ns)   --->   "%temp_c1_int8_10_V = trunc i32 %mul_ln68_10 to i16" [src/modules.hpp:155]   --->   Operation 1332 'trunc' 'temp_c1_int8_10_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1333 [1/1] (0.00ns)   --->   "%p_Result_64_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_10, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1333 'partselect' 'p_Result_64_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_10, i32 15)" [src/modules.hpp:156]   --->   Operation 1334 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i1 %tmp_78 to i16" [src/modules.hpp:156]   --->   Operation 1335 'zext' 'zext_ln78_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1336 [1/1] (0.85ns)   --->   "%temp_c2_int8_10_V = add i16 %p_Result_64_s, %zext_ln78_10" [src/modules.hpp:156]   --->   Operation 1336 'add' 'temp_c2_int8_10_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln215_22 = sext i24 %temp_a2_int8_11_V to i25" [src/modules.hpp:154]   --->   Operation 1337 'sext' 'sext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln215_23 = sext i24 %temp_a1_int8_11_V to i25" [src/modules.hpp:154]   --->   Operation 1338 'sext' 'sext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_11)   --->   "%add_ln1353_11 = add nsw i25 %sext_ln215_23, %sext_ln215_22" [src/modules.hpp:154]   --->   Operation 1339 'add' 'add_ln1353_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1340 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_11)   --->   "%sext_ln68_11 = sext i25 %add_ln1353_11 to i32" [src/modules.hpp:154]   --->   Operation 1340 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1341 [1/1] (0.39ns)   --->   "%select_ln215_11 = select i1 %j, i8 %temp_b_int8_11_1_V_10, i8 %temp_b_int8_11_1_V_9" [src/modules.hpp:154]   --->   Operation 1341 'select' 'select_ln215_11' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln68_75 = sext i8 %select_ln215_11 to i32" [src/modules.hpp:154]   --->   Operation 1342 'sext' 'sext_ln68_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1343 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_11 = mul i32 %sext_ln68_11, %sext_ln68_75" [src/modules.hpp:154]   --->   Operation 1343 'mul' 'mul_ln68_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%temp_c1_int8_11_V = trunc i32 %mul_ln68_11 to i16" [src/modules.hpp:155]   --->   Operation 1344 'trunc' 'temp_c1_int8_11_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1345 [1/1] (0.00ns)   --->   "%p_Result_64_10 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_11, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1345 'partselect' 'p_Result_64_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_11, i32 15)" [src/modules.hpp:156]   --->   Operation 1346 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln78_11 = zext i1 %tmp_79 to i16" [src/modules.hpp:156]   --->   Operation 1347 'zext' 'zext_ln78_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1348 [1/1] (0.85ns)   --->   "%temp_c2_int8_11_V = add i16 %p_Result_64_10, %zext_ln78_11" [src/modules.hpp:156]   --->   Operation 1348 'add' 'temp_c2_int8_11_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln215_24 = sext i24 %temp_a2_int8_12_V to i25" [src/modules.hpp:154]   --->   Operation 1349 'sext' 'sext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln215_25 = sext i24 %temp_a1_int8_12_V to i25" [src/modules.hpp:154]   --->   Operation 1350 'sext' 'sext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1351 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_12)   --->   "%add_ln1353_12 = add nsw i25 %sext_ln215_25, %sext_ln215_24" [src/modules.hpp:154]   --->   Operation 1351 'add' 'add_ln1353_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1352 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_12)   --->   "%sext_ln68_12 = sext i25 %add_ln1353_12 to i32" [src/modules.hpp:154]   --->   Operation 1352 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.39ns)   --->   "%select_ln215_12 = select i1 %j, i8 %temp_b_int8_12_1_V_10, i8 %temp_b_int8_12_1_V_9" [src/modules.hpp:154]   --->   Operation 1353 'select' 'select_ln215_12' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln68_76 = sext i8 %select_ln215_12 to i32" [src/modules.hpp:154]   --->   Operation 1354 'sext' 'sext_ln68_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_12 = mul i32 %sext_ln68_12, %sext_ln68_76" [src/modules.hpp:154]   --->   Operation 1355 'mul' 'mul_ln68_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1356 [1/1] (0.00ns)   --->   "%temp_c1_int8_12_V = trunc i32 %mul_ln68_12 to i16" [src/modules.hpp:155]   --->   Operation 1356 'trunc' 'temp_c1_int8_12_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (0.00ns)   --->   "%p_Result_64_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_12, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1357 'partselect' 'p_Result_64_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_12, i32 15)" [src/modules.hpp:156]   --->   Operation 1358 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln78_12 = zext i1 %tmp_80 to i16" [src/modules.hpp:156]   --->   Operation 1359 'zext' 'zext_ln78_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1360 [1/1] (0.85ns)   --->   "%temp_c2_int8_12_V = add i16 %p_Result_64_11, %zext_ln78_12" [src/modules.hpp:156]   --->   Operation 1360 'add' 'temp_c2_int8_12_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln215_26 = sext i24 %temp_a2_int8_13_V to i25" [src/modules.hpp:154]   --->   Operation 1361 'sext' 'sext_ln215_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i24 %temp_a1_int8_13_V to i25" [src/modules.hpp:154]   --->   Operation 1362 'sext' 'sext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1363 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_13)   --->   "%add_ln1353_13 = add nsw i25 %sext_ln215_27, %sext_ln215_26" [src/modules.hpp:154]   --->   Operation 1363 'add' 'add_ln1353_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1364 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_13)   --->   "%sext_ln68_13 = sext i25 %add_ln1353_13 to i32" [src/modules.hpp:154]   --->   Operation 1364 'sext' 'sext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (0.39ns)   --->   "%select_ln215_13 = select i1 %j, i8 %temp_b_int8_13_1_V_10, i8 %temp_b_int8_13_1_V_9" [src/modules.hpp:154]   --->   Operation 1365 'select' 'select_ln215_13' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln68_77 = sext i8 %select_ln215_13 to i32" [src/modules.hpp:154]   --->   Operation 1366 'sext' 'sext_ln68_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_13 = mul i32 %sext_ln68_13, %sext_ln68_77" [src/modules.hpp:154]   --->   Operation 1367 'mul' 'mul_ln68_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1368 [1/1] (0.00ns)   --->   "%temp_c1_int8_13_V = trunc i32 %mul_ln68_13 to i16" [src/modules.hpp:155]   --->   Operation 1368 'trunc' 'temp_c1_int8_13_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1369 [1/1] (0.00ns)   --->   "%p_Result_64_12 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_13, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1369 'partselect' 'p_Result_64_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_13, i32 15)" [src/modules.hpp:156]   --->   Operation 1370 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln78_13 = zext i1 %tmp_81 to i16" [src/modules.hpp:156]   --->   Operation 1371 'zext' 'zext_ln78_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1372 [1/1] (0.85ns)   --->   "%temp_c2_int8_13_V = add i16 %p_Result_64_12, %zext_ln78_13" [src/modules.hpp:156]   --->   Operation 1372 'add' 'temp_c2_int8_13_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i24 %temp_a2_int8_14_V to i25" [src/modules.hpp:154]   --->   Operation 1373 'sext' 'sext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i24 %temp_a1_int8_14_V to i25" [src/modules.hpp:154]   --->   Operation 1374 'sext' 'sext_ln215_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1375 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_14)   --->   "%add_ln1353_14 = add nsw i25 %sext_ln215_29, %sext_ln215_28" [src/modules.hpp:154]   --->   Operation 1375 'add' 'add_ln1353_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1376 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_14)   --->   "%sext_ln68_14 = sext i25 %add_ln1353_14 to i32" [src/modules.hpp:154]   --->   Operation 1376 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1377 [1/1] (0.39ns)   --->   "%select_ln215_14 = select i1 %j, i8 %temp_b_int8_14_1_V_10, i8 %temp_b_int8_14_1_V_9" [src/modules.hpp:154]   --->   Operation 1377 'select' 'select_ln215_14' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln68_78 = sext i8 %select_ln215_14 to i32" [src/modules.hpp:154]   --->   Operation 1378 'sext' 'sext_ln68_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_14 = mul i32 %sext_ln68_14, %sext_ln68_78" [src/modules.hpp:154]   --->   Operation 1379 'mul' 'mul_ln68_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1380 [1/1] (0.00ns)   --->   "%temp_c1_int8_14_V = trunc i32 %mul_ln68_14 to i16" [src/modules.hpp:155]   --->   Operation 1380 'trunc' 'temp_c1_int8_14_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1381 [1/1] (0.00ns)   --->   "%p_Result_64_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_14, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1381 'partselect' 'p_Result_64_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_14, i32 15)" [src/modules.hpp:156]   --->   Operation 1382 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln78_14 = zext i1 %tmp_82 to i16" [src/modules.hpp:156]   --->   Operation 1383 'zext' 'zext_ln78_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1384 [1/1] (0.85ns)   --->   "%temp_c2_int8_14_V = add i16 %p_Result_64_13, %zext_ln78_14" [src/modules.hpp:156]   --->   Operation 1384 'add' 'temp_c2_int8_14_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln215_30 = sext i24 %temp_a2_int8_15_V to i25" [src/modules.hpp:154]   --->   Operation 1385 'sext' 'sext_ln215_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln215_31 = sext i24 %temp_a1_int8_15_V to i25" [src/modules.hpp:154]   --->   Operation 1386 'sext' 'sext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1387 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_15)   --->   "%add_ln1353_15 = add nsw i25 %sext_ln215_31, %sext_ln215_30" [src/modules.hpp:154]   --->   Operation 1387 'add' 'add_ln1353_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1388 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_15)   --->   "%sext_ln68_15 = sext i25 %add_ln1353_15 to i32" [src/modules.hpp:154]   --->   Operation 1388 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1389 [1/1] (0.39ns)   --->   "%select_ln215_15 = select i1 %j, i8 %temp_b_int8_15_1_V_10, i8 %temp_b_int8_15_1_V_9" [src/modules.hpp:154]   --->   Operation 1389 'select' 'select_ln215_15' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln68_79 = sext i8 %select_ln215_15 to i32" [src/modules.hpp:154]   --->   Operation 1390 'sext' 'sext_ln68_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_15 = mul i32 %sext_ln68_15, %sext_ln68_79" [src/modules.hpp:154]   --->   Operation 1391 'mul' 'mul_ln68_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1392 [1/1] (0.00ns)   --->   "%temp_c1_int8_15_V = trunc i32 %mul_ln68_15 to i16" [src/modules.hpp:155]   --->   Operation 1392 'trunc' 'temp_c1_int8_15_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (0.00ns)   --->   "%p_Result_64_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_15, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1393 'partselect' 'p_Result_64_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_15, i32 15)" [src/modules.hpp:156]   --->   Operation 1394 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln78_15 = zext i1 %tmp_83 to i16" [src/modules.hpp:156]   --->   Operation 1395 'zext' 'zext_ln78_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (0.85ns)   --->   "%temp_c2_int8_15_V = add i16 %p_Result_64_14, %zext_ln78_15" [src/modules.hpp:156]   --->   Operation 1396 'add' 'temp_c2_int8_15_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1397 [1/1] (0.39ns)   --->   "%select_ln215_16 = select i1 %j, i8 %temp_b_int8_16_1_V_10, i8 %temp_b_int8_16_1_V_9" [src/modules.hpp:154]   --->   Operation 1397 'select' 'select_ln215_16' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln215_34 = sext i24 %temp_a2_int8_17_V to i25" [src/modules.hpp:154]   --->   Operation 1398 'sext' 'sext_ln215_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln215_35 = sext i24 %temp_a1_int8_17_V to i25" [src/modules.hpp:154]   --->   Operation 1399 'sext' 'sext_ln215_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1400 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_17)   --->   "%add_ln1353_17 = add nsw i25 %sext_ln215_35, %sext_ln215_34" [src/modules.hpp:154]   --->   Operation 1400 'add' 'add_ln1353_17' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1401 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_17)   --->   "%sext_ln68_17 = sext i25 %add_ln1353_17 to i32" [src/modules.hpp:154]   --->   Operation 1401 'sext' 'sext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1402 [1/1] (0.39ns)   --->   "%select_ln215_17 = select i1 %j, i8 %temp_b_int8_17_1_V_10, i8 %temp_b_int8_17_1_V_9" [src/modules.hpp:154]   --->   Operation 1402 'select' 'select_ln215_17' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln68_81 = sext i8 %select_ln215_17 to i32" [src/modules.hpp:154]   --->   Operation 1403 'sext' 'sext_ln68_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1404 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_17 = mul i32 %sext_ln68_17, %sext_ln68_81" [src/modules.hpp:154]   --->   Operation 1404 'mul' 'mul_ln68_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1405 [1/1] (0.00ns)   --->   "%temp_c1_int8_17_V = trunc i32 %mul_ln68_17 to i16" [src/modules.hpp:155]   --->   Operation 1405 'trunc' 'temp_c1_int8_17_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%p_Result_64_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_17, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1406 'partselect' 'p_Result_64_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_17, i32 15)" [src/modules.hpp:156]   --->   Operation 1407 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln78_17 = zext i1 %tmp_85 to i16" [src/modules.hpp:156]   --->   Operation 1408 'zext' 'zext_ln78_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (0.85ns)   --->   "%temp_c2_int8_17_V = add i16 %p_Result_64_16, %zext_ln78_17" [src/modules.hpp:156]   --->   Operation 1409 'add' 'temp_c2_int8_17_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln215_36 = sext i24 %temp_a2_int8_18_V to i25" [src/modules.hpp:154]   --->   Operation 1410 'sext' 'sext_ln215_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln215_37 = sext i24 %temp_a1_int8_18_V to i25" [src/modules.hpp:154]   --->   Operation 1411 'sext' 'sext_ln215_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1412 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_18)   --->   "%add_ln1353_18 = add nsw i25 %sext_ln215_37, %sext_ln215_36" [src/modules.hpp:154]   --->   Operation 1412 'add' 'add_ln1353_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1413 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_18)   --->   "%sext_ln68_18 = sext i25 %add_ln1353_18 to i32" [src/modules.hpp:154]   --->   Operation 1413 'sext' 'sext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (0.39ns)   --->   "%select_ln215_18 = select i1 %j, i8 %temp_b_int8_18_1_V_10, i8 %temp_b_int8_18_1_V_9" [src/modules.hpp:154]   --->   Operation 1414 'select' 'select_ln215_18' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln68_82 = sext i8 %select_ln215_18 to i32" [src/modules.hpp:154]   --->   Operation 1415 'sext' 'sext_ln68_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_18 = mul i32 %sext_ln68_18, %sext_ln68_82" [src/modules.hpp:154]   --->   Operation 1416 'mul' 'mul_ln68_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%temp_c1_int8_18_V = trunc i32 %mul_ln68_18 to i16" [src/modules.hpp:155]   --->   Operation 1417 'trunc' 'temp_c1_int8_18_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (0.00ns)   --->   "%p_Result_64_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_18, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1418 'partselect' 'p_Result_64_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_18, i32 15)" [src/modules.hpp:156]   --->   Operation 1419 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln78_18 = zext i1 %tmp_86 to i16" [src/modules.hpp:156]   --->   Operation 1420 'zext' 'zext_ln78_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/1] (0.85ns)   --->   "%temp_c2_int8_18_V = add i16 %p_Result_64_17, %zext_ln78_18" [src/modules.hpp:156]   --->   Operation 1421 'add' 'temp_c2_int8_18_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln215_38 = sext i24 %temp_a2_int8_19_V to i25" [src/modules.hpp:154]   --->   Operation 1422 'sext' 'sext_ln215_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln215_39 = sext i24 %temp_a1_int8_19_V to i25" [src/modules.hpp:154]   --->   Operation 1423 'sext' 'sext_ln215_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1424 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_19)   --->   "%add_ln1353_19 = add nsw i25 %sext_ln215_39, %sext_ln215_38" [src/modules.hpp:154]   --->   Operation 1424 'add' 'add_ln1353_19' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1425 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_19)   --->   "%sext_ln68_19 = sext i25 %add_ln1353_19 to i32" [src/modules.hpp:154]   --->   Operation 1425 'sext' 'sext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1426 [1/1] (0.39ns)   --->   "%select_ln215_19 = select i1 %j, i8 %temp_b_int8_19_1_V_10, i8 %temp_b_int8_19_1_V_9" [src/modules.hpp:154]   --->   Operation 1426 'select' 'select_ln215_19' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln68_83 = sext i8 %select_ln215_19 to i32" [src/modules.hpp:154]   --->   Operation 1427 'sext' 'sext_ln68_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_19 = mul i32 %sext_ln68_19, %sext_ln68_83" [src/modules.hpp:154]   --->   Operation 1428 'mul' 'mul_ln68_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1429 [1/1] (0.00ns)   --->   "%temp_c1_int8_19_V = trunc i32 %mul_ln68_19 to i16" [src/modules.hpp:155]   --->   Operation 1429 'trunc' 'temp_c1_int8_19_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%p_Result_64_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_19, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1430 'partselect' 'p_Result_64_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_19, i32 15)" [src/modules.hpp:156]   --->   Operation 1431 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln78_19 = zext i1 %tmp_87 to i16" [src/modules.hpp:156]   --->   Operation 1432 'zext' 'zext_ln78_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (0.85ns)   --->   "%temp_c2_int8_19_V = add i16 %p_Result_64_18, %zext_ln78_19" [src/modules.hpp:156]   --->   Operation 1433 'add' 'temp_c2_int8_19_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln215_40 = sext i24 %temp_a2_int8_20_V to i25" [src/modules.hpp:154]   --->   Operation 1434 'sext' 'sext_ln215_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln215_41 = sext i24 %temp_a1_int8_20_V to i25" [src/modules.hpp:154]   --->   Operation 1435 'sext' 'sext_ln215_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1436 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_20)   --->   "%add_ln1353_20 = add nsw i25 %sext_ln215_41, %sext_ln215_40" [src/modules.hpp:154]   --->   Operation 1436 'add' 'add_ln1353_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1437 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_20)   --->   "%sext_ln68_20 = sext i25 %add_ln1353_20 to i32" [src/modules.hpp:154]   --->   Operation 1437 'sext' 'sext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.39ns)   --->   "%select_ln215_20 = select i1 %j, i8 %temp_b_int8_20_1_V_10, i8 %temp_b_int8_20_1_V_9" [src/modules.hpp:154]   --->   Operation 1438 'select' 'select_ln215_20' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln68_84 = sext i8 %select_ln215_20 to i32" [src/modules.hpp:154]   --->   Operation 1439 'sext' 'sext_ln68_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1440 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_20 = mul i32 %sext_ln68_20, %sext_ln68_84" [src/modules.hpp:154]   --->   Operation 1440 'mul' 'mul_ln68_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1441 [1/1] (0.00ns)   --->   "%temp_c1_int8_20_V = trunc i32 %mul_ln68_20 to i16" [src/modules.hpp:155]   --->   Operation 1441 'trunc' 'temp_c1_int8_20_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1442 [1/1] (0.00ns)   --->   "%p_Result_64_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_20, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1442 'partselect' 'p_Result_64_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_20, i32 15)" [src/modules.hpp:156]   --->   Operation 1443 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln78_20 = zext i1 %tmp_88 to i16" [src/modules.hpp:156]   --->   Operation 1444 'zext' 'zext_ln78_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1445 [1/1] (0.85ns)   --->   "%temp_c2_int8_20_V = add i16 %p_Result_64_19, %zext_ln78_20" [src/modules.hpp:156]   --->   Operation 1445 'add' 'temp_c2_int8_20_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln215_42 = sext i24 %temp_a2_int8_21_V to i25" [src/modules.hpp:154]   --->   Operation 1446 'sext' 'sext_ln215_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln215_43 = sext i24 %temp_a1_int8_21_V to i25" [src/modules.hpp:154]   --->   Operation 1447 'sext' 'sext_ln215_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1448 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_21)   --->   "%add_ln1353_21 = add nsw i25 %sext_ln215_43, %sext_ln215_42" [src/modules.hpp:154]   --->   Operation 1448 'add' 'add_ln1353_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1449 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_21)   --->   "%sext_ln68_21 = sext i25 %add_ln1353_21 to i32" [src/modules.hpp:154]   --->   Operation 1449 'sext' 'sext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1450 [1/1] (0.39ns)   --->   "%select_ln215_21 = select i1 %j, i8 %temp_b_int8_21_1_V_10, i8 %temp_b_int8_21_1_V_9" [src/modules.hpp:154]   --->   Operation 1450 'select' 'select_ln215_21' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln68_85 = sext i8 %select_ln215_21 to i32" [src/modules.hpp:154]   --->   Operation 1451 'sext' 'sext_ln68_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1452 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_21 = mul i32 %sext_ln68_21, %sext_ln68_85" [src/modules.hpp:154]   --->   Operation 1452 'mul' 'mul_ln68_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1453 [1/1] (0.00ns)   --->   "%temp_c1_int8_21_V = trunc i32 %mul_ln68_21 to i16" [src/modules.hpp:155]   --->   Operation 1453 'trunc' 'temp_c1_int8_21_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1454 [1/1] (0.00ns)   --->   "%p_Result_64_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_21, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1454 'partselect' 'p_Result_64_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_21, i32 15)" [src/modules.hpp:156]   --->   Operation 1455 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln78_21 = zext i1 %tmp_89 to i16" [src/modules.hpp:156]   --->   Operation 1456 'zext' 'zext_ln78_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1457 [1/1] (0.85ns)   --->   "%temp_c2_int8_21_V = add i16 %p_Result_64_20, %zext_ln78_21" [src/modules.hpp:156]   --->   Operation 1457 'add' 'temp_c2_int8_21_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln215_44 = sext i24 %temp_a2_int8_22_V to i25" [src/modules.hpp:154]   --->   Operation 1458 'sext' 'sext_ln215_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln215_45 = sext i24 %temp_a1_int8_22_V to i25" [src/modules.hpp:154]   --->   Operation 1459 'sext' 'sext_ln215_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1460 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_22)   --->   "%add_ln1353_22 = add nsw i25 %sext_ln215_45, %sext_ln215_44" [src/modules.hpp:154]   --->   Operation 1460 'add' 'add_ln1353_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1461 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_22)   --->   "%sext_ln68_22 = sext i25 %add_ln1353_22 to i32" [src/modules.hpp:154]   --->   Operation 1461 'sext' 'sext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1462 [1/1] (0.39ns)   --->   "%select_ln215_22 = select i1 %j, i8 %temp_b_int8_22_1_V_10, i8 %temp_b_int8_22_1_V_9" [src/modules.hpp:154]   --->   Operation 1462 'select' 'select_ln215_22' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln68_86 = sext i8 %select_ln215_22 to i32" [src/modules.hpp:154]   --->   Operation 1463 'sext' 'sext_ln68_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1464 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_22 = mul i32 %sext_ln68_22, %sext_ln68_86" [src/modules.hpp:154]   --->   Operation 1464 'mul' 'mul_ln68_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1465 [1/1] (0.00ns)   --->   "%temp_c1_int8_22_V = trunc i32 %mul_ln68_22 to i16" [src/modules.hpp:155]   --->   Operation 1465 'trunc' 'temp_c1_int8_22_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1466 [1/1] (0.00ns)   --->   "%p_Result_64_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_22, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1466 'partselect' 'p_Result_64_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_22, i32 15)" [src/modules.hpp:156]   --->   Operation 1467 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln78_22 = zext i1 %tmp_90 to i16" [src/modules.hpp:156]   --->   Operation 1468 'zext' 'zext_ln78_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1469 [1/1] (0.85ns)   --->   "%temp_c2_int8_22_V = add i16 %p_Result_64_21, %zext_ln78_22" [src/modules.hpp:156]   --->   Operation 1469 'add' 'temp_c2_int8_22_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln215_46 = sext i24 %temp_a2_int8_23_V to i25" [src/modules.hpp:154]   --->   Operation 1470 'sext' 'sext_ln215_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln215_47 = sext i24 %temp_a1_int8_23_V to i25" [src/modules.hpp:154]   --->   Operation 1471 'sext' 'sext_ln215_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1472 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_23)   --->   "%add_ln1353_23 = add nsw i25 %sext_ln215_47, %sext_ln215_46" [src/modules.hpp:154]   --->   Operation 1472 'add' 'add_ln1353_23' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1473 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_23)   --->   "%sext_ln68_23 = sext i25 %add_ln1353_23 to i32" [src/modules.hpp:154]   --->   Operation 1473 'sext' 'sext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/1] (0.39ns)   --->   "%select_ln215_23 = select i1 %j, i8 %temp_b_int8_23_1_V_9, i8 %temp_b_int8_23_1_V_10" [src/modules.hpp:154]   --->   Operation 1474 'select' 'select_ln215_23' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln68_87 = sext i8 %select_ln215_23 to i32" [src/modules.hpp:154]   --->   Operation 1475 'sext' 'sext_ln68_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1476 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_23 = mul i32 %sext_ln68_23, %sext_ln68_87" [src/modules.hpp:154]   --->   Operation 1476 'mul' 'mul_ln68_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1477 [1/1] (0.00ns)   --->   "%temp_c1_int8_23_V = trunc i32 %mul_ln68_23 to i16" [src/modules.hpp:155]   --->   Operation 1477 'trunc' 'temp_c1_int8_23_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%p_Result_64_22 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_23, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1478 'partselect' 'p_Result_64_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_23, i32 15)" [src/modules.hpp:156]   --->   Operation 1479 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln78_23 = zext i1 %tmp_91 to i16" [src/modules.hpp:156]   --->   Operation 1480 'zext' 'zext_ln78_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (0.85ns)   --->   "%temp_c2_int8_23_V = add i16 %p_Result_64_22, %zext_ln78_23" [src/modules.hpp:156]   --->   Operation 1481 'add' 'temp_c2_int8_23_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln215_48 = sext i24 %temp_a2_int8_24_V to i25" [src/modules.hpp:154]   --->   Operation 1482 'sext' 'sext_ln215_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln215_49 = sext i24 %temp_a1_int8_24_V to i25" [src/modules.hpp:154]   --->   Operation 1483 'sext' 'sext_ln215_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1484 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_24)   --->   "%add_ln1353_24 = add nsw i25 %sext_ln215_49, %sext_ln215_48" [src/modules.hpp:154]   --->   Operation 1484 'add' 'add_ln1353_24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1485 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_24)   --->   "%sext_ln68_24 = sext i25 %add_ln1353_24 to i32" [src/modules.hpp:154]   --->   Operation 1485 'sext' 'sext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.39ns)   --->   "%select_ln215_24 = select i1 %j, i8 %temp_b_int8_24_1_V_9, i8 %temp_b_int8_24_1_V_10" [src/modules.hpp:154]   --->   Operation 1486 'select' 'select_ln215_24' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln68_88 = sext i8 %select_ln215_24 to i32" [src/modules.hpp:154]   --->   Operation 1487 'sext' 'sext_ln68_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_24 = mul i32 %sext_ln68_24, %sext_ln68_88" [src/modules.hpp:154]   --->   Operation 1488 'mul' 'mul_ln68_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1489 [1/1] (0.00ns)   --->   "%temp_c1_int8_24_V = trunc i32 %mul_ln68_24 to i16" [src/modules.hpp:155]   --->   Operation 1489 'trunc' 'temp_c1_int8_24_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%p_Result_64_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_24, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1490 'partselect' 'p_Result_64_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_24, i32 15)" [src/modules.hpp:156]   --->   Operation 1491 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln78_24 = zext i1 %tmp_92 to i16" [src/modules.hpp:156]   --->   Operation 1492 'zext' 'zext_ln78_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1493 [1/1] (0.85ns)   --->   "%temp_c2_int8_24_V = add i16 %p_Result_64_23, %zext_ln78_24" [src/modules.hpp:156]   --->   Operation 1493 'add' 'temp_c2_int8_24_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln215_50 = sext i24 %temp_a2_int8_25_V to i25" [src/modules.hpp:154]   --->   Operation 1494 'sext' 'sext_ln215_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln215_51 = sext i24 %temp_a1_int8_25_V to i25" [src/modules.hpp:154]   --->   Operation 1495 'sext' 'sext_ln215_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1496 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_25)   --->   "%add_ln1353_25 = add nsw i25 %sext_ln215_51, %sext_ln215_50" [src/modules.hpp:154]   --->   Operation 1496 'add' 'add_ln1353_25' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1497 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_25)   --->   "%sext_ln68_25 = sext i25 %add_ln1353_25 to i32" [src/modules.hpp:154]   --->   Operation 1497 'sext' 'sext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1498 [1/1] (0.39ns)   --->   "%select_ln215_25 = select i1 %j, i8 %temp_b_int8_25_1_V_9, i8 %temp_b_int8_25_1_V_10" [src/modules.hpp:154]   --->   Operation 1498 'select' 'select_ln215_25' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln68_89 = sext i8 %select_ln215_25 to i32" [src/modules.hpp:154]   --->   Operation 1499 'sext' 'sext_ln68_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_25 = mul i32 %sext_ln68_25, %sext_ln68_89" [src/modules.hpp:154]   --->   Operation 1500 'mul' 'mul_ln68_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln647_31 = trunc i32 %mul_ln68_25 to i16" [src/modules.hpp:155]   --->   Operation 1501 'trunc' 'trunc_ln647_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1502 [1/1] (0.00ns)   --->   "%p_Result_64_24 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_25, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1502 'partselect' 'p_Result_64_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_25, i32 15)" [src/modules.hpp:156]   --->   Operation 1503 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln78_25 = zext i1 %tmp_93 to i16" [src/modules.hpp:156]   --->   Operation 1504 'zext' 'zext_ln78_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1505 [1/1] (0.85ns)   --->   "%add_ln78 = add i16 %p_Result_64_24, %zext_ln78_25" [src/modules.hpp:156]   --->   Operation 1505 'add' 'add_ln78' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln215_52 = sext i24 %temp_a2_int8_26_V to i25" [src/modules.hpp:154]   --->   Operation 1506 'sext' 'sext_ln215_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln215_53 = sext i24 %temp_a1_int8_26_V to i25" [src/modules.hpp:154]   --->   Operation 1507 'sext' 'sext_ln215_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1508 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_26)   --->   "%add_ln1353_26 = add nsw i25 %sext_ln215_53, %sext_ln215_52" [src/modules.hpp:154]   --->   Operation 1508 'add' 'add_ln1353_26' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1509 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_26)   --->   "%sext_ln68_26 = sext i25 %add_ln1353_26 to i32" [src/modules.hpp:154]   --->   Operation 1509 'sext' 'sext_ln68_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1510 [1/1] (0.39ns)   --->   "%select_ln215_26 = select i1 %j, i8 %temp_b_int8_26_1_V_9, i8 %temp_b_int8_26_1_V_10" [src/modules.hpp:154]   --->   Operation 1510 'select' 'select_ln215_26' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln68_90 = sext i8 %select_ln215_26 to i32" [src/modules.hpp:154]   --->   Operation 1511 'sext' 'sext_ln68_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1512 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_26 = mul i32 %sext_ln68_26, %sext_ln68_90" [src/modules.hpp:154]   --->   Operation 1512 'mul' 'mul_ln68_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln647_32 = trunc i32 %mul_ln68_26 to i16" [src/modules.hpp:155]   --->   Operation 1513 'trunc' 'trunc_ln647_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1514 [1/1] (0.00ns)   --->   "%p_Result_64_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_26, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1514 'partselect' 'p_Result_64_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_26, i32 15)" [src/modules.hpp:156]   --->   Operation 1515 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln78_26 = zext i1 %tmp_94 to i16" [src/modules.hpp:156]   --->   Operation 1516 'zext' 'zext_ln78_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.85ns)   --->   "%add_ln78_1 = add i16 %p_Result_64_25, %zext_ln78_26" [src/modules.hpp:156]   --->   Operation 1517 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln215_54 = sext i24 %temp_a2_int8_27_V to i25" [src/modules.hpp:154]   --->   Operation 1518 'sext' 'sext_ln215_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln215_55 = sext i24 %temp_a1_int8_27_V to i25" [src/modules.hpp:154]   --->   Operation 1519 'sext' 'sext_ln215_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1520 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_27)   --->   "%add_ln1353_27 = add nsw i25 %sext_ln215_55, %sext_ln215_54" [src/modules.hpp:154]   --->   Operation 1520 'add' 'add_ln1353_27' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1521 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_27)   --->   "%sext_ln68_27 = sext i25 %add_ln1353_27 to i32" [src/modules.hpp:154]   --->   Operation 1521 'sext' 'sext_ln68_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1522 [1/1] (0.39ns)   --->   "%select_ln215_27 = select i1 %j, i8 %temp_b_int8_27_1_V_9, i8 %temp_b_int8_27_1_V_10" [src/modules.hpp:154]   --->   Operation 1522 'select' 'select_ln215_27' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln68_91 = sext i8 %select_ln215_27 to i32" [src/modules.hpp:154]   --->   Operation 1523 'sext' 'sext_ln68_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_27 = mul i32 %sext_ln68_27, %sext_ln68_91" [src/modules.hpp:154]   --->   Operation 1524 'mul' 'mul_ln68_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1525 [1/1] (0.00ns)   --->   "%trunc_ln647_33 = trunc i32 %mul_ln68_27 to i16" [src/modules.hpp:155]   --->   Operation 1525 'trunc' 'trunc_ln647_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1526 [1/1] (0.00ns)   --->   "%p_Result_64_26 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_27, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1526 'partselect' 'p_Result_64_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_27, i32 15)" [src/modules.hpp:156]   --->   Operation 1527 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln78_27 = zext i1 %tmp_95 to i16" [src/modules.hpp:156]   --->   Operation 1528 'zext' 'zext_ln78_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (0.85ns)   --->   "%add_ln78_2 = add i16 %p_Result_64_26, %zext_ln78_27" [src/modules.hpp:156]   --->   Operation 1529 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln215_56 = sext i24 %temp_a2_int8_28_V to i25" [src/modules.hpp:154]   --->   Operation 1530 'sext' 'sext_ln215_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln215_57 = sext i24 %temp_a1_int8_28_V to i25" [src/modules.hpp:154]   --->   Operation 1531 'sext' 'sext_ln215_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1532 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_28)   --->   "%add_ln1353_28 = add nsw i25 %sext_ln215_57, %sext_ln215_56" [src/modules.hpp:154]   --->   Operation 1532 'add' 'add_ln1353_28' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1533 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_28)   --->   "%sext_ln68_28 = sext i25 %add_ln1353_28 to i32" [src/modules.hpp:154]   --->   Operation 1533 'sext' 'sext_ln68_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1534 [1/1] (0.39ns)   --->   "%select_ln215_28 = select i1 %j, i8 %temp_b_int8_28_1_V_9, i8 %temp_b_int8_28_1_V_10" [src/modules.hpp:154]   --->   Operation 1534 'select' 'select_ln215_28' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln68_92 = sext i8 %select_ln215_28 to i32" [src/modules.hpp:154]   --->   Operation 1535 'sext' 'sext_ln68_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1536 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_28 = mul i32 %sext_ln68_28, %sext_ln68_92" [src/modules.hpp:154]   --->   Operation 1536 'mul' 'mul_ln68_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln647_34 = trunc i32 %mul_ln68_28 to i16" [src/modules.hpp:155]   --->   Operation 1537 'trunc' 'trunc_ln647_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1538 [1/1] (0.00ns)   --->   "%p_Result_64_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_28, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1538 'partselect' 'p_Result_64_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_28, i32 15)" [src/modules.hpp:156]   --->   Operation 1539 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln78_28 = zext i1 %tmp_96 to i16" [src/modules.hpp:156]   --->   Operation 1540 'zext' 'zext_ln78_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (0.85ns)   --->   "%add_ln78_3 = add i16 %p_Result_64_27, %zext_ln78_28" [src/modules.hpp:156]   --->   Operation 1541 'add' 'add_ln78_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln215_58 = sext i24 %temp_a2_int8_29_V to i25" [src/modules.hpp:154]   --->   Operation 1542 'sext' 'sext_ln215_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln215_59 = sext i24 %temp_a1_int8_29_V to i25" [src/modules.hpp:154]   --->   Operation 1543 'sext' 'sext_ln215_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_29)   --->   "%add_ln1353_29 = add nsw i25 %sext_ln215_59, %sext_ln215_58" [src/modules.hpp:154]   --->   Operation 1544 'add' 'add_ln1353_29' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1545 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_29)   --->   "%sext_ln68_29 = sext i25 %add_ln1353_29 to i32" [src/modules.hpp:154]   --->   Operation 1545 'sext' 'sext_ln68_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1546 [1/1] (0.39ns)   --->   "%select_ln215_29 = select i1 %j, i8 %temp_b_int8_29_1_V_9, i8 %temp_b_int8_29_1_V_10" [src/modules.hpp:154]   --->   Operation 1546 'select' 'select_ln215_29' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln68_93 = sext i8 %select_ln215_29 to i32" [src/modules.hpp:154]   --->   Operation 1547 'sext' 'sext_ln68_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_29 = mul i32 %sext_ln68_29, %sext_ln68_93" [src/modules.hpp:154]   --->   Operation 1548 'mul' 'mul_ln68_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln647_35 = trunc i32 %mul_ln68_29 to i16" [src/modules.hpp:155]   --->   Operation 1549 'trunc' 'trunc_ln647_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1550 [1/1] (0.00ns)   --->   "%p_Result_64_28 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_29, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1550 'partselect' 'p_Result_64_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_29, i32 15)" [src/modules.hpp:156]   --->   Operation 1551 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln78_29 = zext i1 %tmp_97 to i16" [src/modules.hpp:156]   --->   Operation 1552 'zext' 'zext_ln78_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1553 [1/1] (0.85ns)   --->   "%add_ln78_4 = add i16 %p_Result_64_28, %zext_ln78_29" [src/modules.hpp:156]   --->   Operation 1553 'add' 'add_ln78_4' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln215_60 = sext i24 %temp_a2_int8_30_V to i25" [src/modules.hpp:154]   --->   Operation 1554 'sext' 'sext_ln215_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln215_61 = sext i24 %temp_a1_int8_30_V to i25" [src/modules.hpp:154]   --->   Operation 1555 'sext' 'sext_ln215_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1556 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_30)   --->   "%add_ln1353_30 = add nsw i25 %sext_ln215_61, %sext_ln215_60" [src/modules.hpp:154]   --->   Operation 1556 'add' 'add_ln1353_30' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1557 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_30)   --->   "%sext_ln68_30 = sext i25 %add_ln1353_30 to i32" [src/modules.hpp:154]   --->   Operation 1557 'sext' 'sext_ln68_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1558 [1/1] (0.39ns)   --->   "%select_ln215_30 = select i1 %j, i8 %temp_b_int8_30_1_V_9, i8 %temp_b_int8_30_1_V_10" [src/modules.hpp:154]   --->   Operation 1558 'select' 'select_ln215_30' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln68_94 = sext i8 %select_ln215_30 to i32" [src/modules.hpp:154]   --->   Operation 1559 'sext' 'sext_ln68_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_30 = mul i32 %sext_ln68_30, %sext_ln68_94" [src/modules.hpp:154]   --->   Operation 1560 'mul' 'mul_ln68_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln647_36 = trunc i32 %mul_ln68_30 to i16" [src/modules.hpp:155]   --->   Operation 1561 'trunc' 'trunc_ln647_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1562 [1/1] (0.00ns)   --->   "%p_Result_64_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_30, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1562 'partselect' 'p_Result_64_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_30, i32 15)" [src/modules.hpp:156]   --->   Operation 1563 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln78_30 = zext i1 %tmp_98 to i16" [src/modules.hpp:156]   --->   Operation 1564 'zext' 'zext_ln78_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1565 [1/1] (0.85ns)   --->   "%add_ln78_5 = add i16 %p_Result_64_29, %zext_ln78_30" [src/modules.hpp:156]   --->   Operation 1565 'add' 'add_ln78_5' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln215_62 = sext i24 %temp_a2_int8_31_V to i25" [src/modules.hpp:154]   --->   Operation 1566 'sext' 'sext_ln215_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln215_63 = sext i24 %temp_a1_int8_31_V to i25" [src/modules.hpp:154]   --->   Operation 1567 'sext' 'sext_ln215_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1568 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_31)   --->   "%add_ln1353_31 = add nsw i25 %sext_ln215_63, %sext_ln215_62" [src/modules.hpp:154]   --->   Operation 1568 'add' 'add_ln1353_31' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1569 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_31)   --->   "%sext_ln68_31 = sext i25 %add_ln1353_31 to i32" [src/modules.hpp:154]   --->   Operation 1569 'sext' 'sext_ln68_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1570 [1/1] (0.39ns)   --->   "%select_ln215_31 = select i1 %j, i8 %temp_b_int8_31_1_V_9, i8 %temp_b_int8_31_1_V_10" [src/modules.hpp:154]   --->   Operation 1570 'select' 'select_ln215_31' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln68_95 = sext i8 %select_ln215_31 to i32" [src/modules.hpp:154]   --->   Operation 1571 'sext' 'sext_ln68_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1572 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_31 = mul i32 %sext_ln68_31, %sext_ln68_95" [src/modules.hpp:154]   --->   Operation 1572 'mul' 'mul_ln68_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln647_37 = trunc i32 %mul_ln68_31 to i16" [src/modules.hpp:155]   --->   Operation 1573 'trunc' 'trunc_ln647_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (0.00ns)   --->   "%p_Result_64_30 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_31, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1574 'partselect' 'p_Result_64_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_31, i32 15)" [src/modules.hpp:156]   --->   Operation 1575 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln78_31 = zext i1 %tmp_99 to i16" [src/modules.hpp:156]   --->   Operation 1576 'zext' 'zext_ln78_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.85ns)   --->   "%add_ln78_6 = add i16 %p_Result_64_30, %zext_ln78_31" [src/modules.hpp:156]   --->   Operation 1577 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1578 [1/1] (0.39ns)   --->   "%select_ln215_32 = select i1 %j, i8 %temp_b_int8_32_1_V_9, i8 %temp_b_int8_32_1_V_10" [src/modules.hpp:154]   --->   Operation 1578 'select' 'select_ln215_32' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln215_66 = sext i24 %temp_a2_int8_33_V to i25" [src/modules.hpp:154]   --->   Operation 1579 'sext' 'sext_ln215_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln215_67 = sext i24 %temp_a1_int8_33_V to i25" [src/modules.hpp:154]   --->   Operation 1580 'sext' 'sext_ln215_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1581 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_33)   --->   "%add_ln1353_33 = add nsw i25 %sext_ln215_67, %sext_ln215_66" [src/modules.hpp:154]   --->   Operation 1581 'add' 'add_ln1353_33' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1582 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_33)   --->   "%sext_ln68_33 = sext i25 %add_ln1353_33 to i32" [src/modules.hpp:154]   --->   Operation 1582 'sext' 'sext_ln68_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (0.39ns)   --->   "%select_ln215_33 = select i1 %j, i8 %temp_b_int8_33_1_V_9, i8 %temp_b_int8_33_1_V_10" [src/modules.hpp:154]   --->   Operation 1583 'select' 'select_ln215_33' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln68_97 = sext i8 %select_ln215_33 to i32" [src/modules.hpp:154]   --->   Operation 1584 'sext' 'sext_ln68_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1585 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_33 = mul i32 %sext_ln68_33, %sext_ln68_97" [src/modules.hpp:154]   --->   Operation 1585 'mul' 'mul_ln68_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln647_39 = trunc i32 %mul_ln68_33 to i16" [src/modules.hpp:155]   --->   Operation 1586 'trunc' 'trunc_ln647_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%p_Result_64_32 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_33, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1587 'partselect' 'p_Result_64_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_33, i32 15)" [src/modules.hpp:156]   --->   Operation 1588 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln78_33 = zext i1 %tmp_101 to i16" [src/modules.hpp:156]   --->   Operation 1589 'zext' 'zext_ln78_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (0.85ns)   --->   "%add_ln78_8 = add i16 %p_Result_64_32, %zext_ln78_33" [src/modules.hpp:156]   --->   Operation 1590 'add' 'add_ln78_8' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln215_68 = sext i24 %temp_a2_int8_34_V to i25" [src/modules.hpp:154]   --->   Operation 1591 'sext' 'sext_ln215_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln215_69 = sext i24 %temp_a1_int8_34_V to i25" [src/modules.hpp:154]   --->   Operation 1592 'sext' 'sext_ln215_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_34)   --->   "%add_ln1353_34 = add nsw i25 %sext_ln215_69, %sext_ln215_68" [src/modules.hpp:154]   --->   Operation 1593 'add' 'add_ln1353_34' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1594 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_34)   --->   "%sext_ln68_34 = sext i25 %add_ln1353_34 to i32" [src/modules.hpp:154]   --->   Operation 1594 'sext' 'sext_ln68_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1595 [1/1] (0.39ns)   --->   "%select_ln215_34 = select i1 %j, i8 %temp_b_int8_34_1_V_9, i8 %temp_b_int8_34_1_V_10" [src/modules.hpp:154]   --->   Operation 1595 'select' 'select_ln215_34' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln68_98 = sext i8 %select_ln215_34 to i32" [src/modules.hpp:154]   --->   Operation 1596 'sext' 'sext_ln68_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_34 = mul i32 %sext_ln68_34, %sext_ln68_98" [src/modules.hpp:154]   --->   Operation 1597 'mul' 'mul_ln68_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln647_40 = trunc i32 %mul_ln68_34 to i16" [src/modules.hpp:155]   --->   Operation 1598 'trunc' 'trunc_ln647_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (0.00ns)   --->   "%p_Result_64_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_34, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1599 'partselect' 'p_Result_64_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_34, i32 15)" [src/modules.hpp:156]   --->   Operation 1600 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln78_34 = zext i1 %tmp_102 to i16" [src/modules.hpp:156]   --->   Operation 1601 'zext' 'zext_ln78_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.85ns)   --->   "%add_ln78_9 = add i16 %p_Result_64_33, %zext_ln78_34" [src/modules.hpp:156]   --->   Operation 1602 'add' 'add_ln78_9' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln215_70 = sext i24 %temp_a2_int8_35_V to i25" [src/modules.hpp:154]   --->   Operation 1603 'sext' 'sext_ln215_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln215_71 = sext i24 %temp_a1_int8_35_V to i25" [src/modules.hpp:154]   --->   Operation 1604 'sext' 'sext_ln215_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_35)   --->   "%add_ln1353_35 = add nsw i25 %sext_ln215_71, %sext_ln215_70" [src/modules.hpp:154]   --->   Operation 1605 'add' 'add_ln1353_35' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1606 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_35)   --->   "%sext_ln68_35 = sext i25 %add_ln1353_35 to i32" [src/modules.hpp:154]   --->   Operation 1606 'sext' 'sext_ln68_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (0.39ns)   --->   "%select_ln215_35 = select i1 %j, i8 %temp_b_int8_35_1_V_9, i8 %temp_b_int8_35_1_V_10" [src/modules.hpp:154]   --->   Operation 1607 'select' 'select_ln215_35' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln68_99 = sext i8 %select_ln215_35 to i32" [src/modules.hpp:154]   --->   Operation 1608 'sext' 'sext_ln68_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_35 = mul i32 %sext_ln68_35, %sext_ln68_99" [src/modules.hpp:154]   --->   Operation 1609 'mul' 'mul_ln68_35' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln647_41 = trunc i32 %mul_ln68_35 to i16" [src/modules.hpp:155]   --->   Operation 1610 'trunc' 'trunc_ln647_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%p_Result_64_34 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_35, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1611 'partselect' 'p_Result_64_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_35, i32 15)" [src/modules.hpp:156]   --->   Operation 1612 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln78_35 = zext i1 %tmp_103 to i16" [src/modules.hpp:156]   --->   Operation 1613 'zext' 'zext_ln78_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1614 [1/1] (0.85ns)   --->   "%add_ln78_10 = add i16 %p_Result_64_34, %zext_ln78_35" [src/modules.hpp:156]   --->   Operation 1614 'add' 'add_ln78_10' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln215_72 = sext i24 %temp_a2_int8_36_V to i25" [src/modules.hpp:154]   --->   Operation 1615 'sext' 'sext_ln215_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln215_73 = sext i24 %temp_a1_int8_36_V to i25" [src/modules.hpp:154]   --->   Operation 1616 'sext' 'sext_ln215_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1617 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_36)   --->   "%add_ln1353_36 = add nsw i25 %sext_ln215_73, %sext_ln215_72" [src/modules.hpp:154]   --->   Operation 1617 'add' 'add_ln1353_36' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_36)   --->   "%sext_ln68_36 = sext i25 %add_ln1353_36 to i32" [src/modules.hpp:154]   --->   Operation 1618 'sext' 'sext_ln68_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1619 [1/1] (0.39ns)   --->   "%select_ln215_36 = select i1 %j, i8 %temp_b_int8_36_1_V_9, i8 %temp_b_int8_36_1_V_10" [src/modules.hpp:154]   --->   Operation 1619 'select' 'select_ln215_36' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln68_100 = sext i8 %select_ln215_36 to i32" [src/modules.hpp:154]   --->   Operation 1620 'sext' 'sext_ln68_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_36 = mul i32 %sext_ln68_36, %sext_ln68_100" [src/modules.hpp:154]   --->   Operation 1621 'mul' 'mul_ln68_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln647_42 = trunc i32 %mul_ln68_36 to i16" [src/modules.hpp:155]   --->   Operation 1622 'trunc' 'trunc_ln647_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%p_Result_64_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_36, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1623 'partselect' 'p_Result_64_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_36, i32 15)" [src/modules.hpp:156]   --->   Operation 1624 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln78_36 = zext i1 %tmp_104 to i16" [src/modules.hpp:156]   --->   Operation 1625 'zext' 'zext_ln78_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (0.85ns)   --->   "%add_ln78_11 = add i16 %p_Result_64_35, %zext_ln78_36" [src/modules.hpp:156]   --->   Operation 1626 'add' 'add_ln78_11' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln215_74 = sext i24 %temp_a2_int8_37_V to i25" [src/modules.hpp:154]   --->   Operation 1627 'sext' 'sext_ln215_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln215_75 = sext i24 %temp_a1_int8_37_V to i25" [src/modules.hpp:154]   --->   Operation 1628 'sext' 'sext_ln215_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_37)   --->   "%add_ln1353_37 = add nsw i25 %sext_ln215_75, %sext_ln215_74" [src/modules.hpp:154]   --->   Operation 1629 'add' 'add_ln1353_37' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1630 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_37)   --->   "%sext_ln68_37 = sext i25 %add_ln1353_37 to i32" [src/modules.hpp:154]   --->   Operation 1630 'sext' 'sext_ln68_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.39ns)   --->   "%select_ln215_37 = select i1 %j, i8 %temp_b_int8_37_1_V_10, i8 %temp_b_int8_37_1_V_9" [src/modules.hpp:154]   --->   Operation 1631 'select' 'select_ln215_37' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln68_101 = sext i8 %select_ln215_37 to i32" [src/modules.hpp:154]   --->   Operation 1632 'sext' 'sext_ln68_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_37 = mul i32 %sext_ln68_37, %sext_ln68_101" [src/modules.hpp:154]   --->   Operation 1633 'mul' 'mul_ln68_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln647_43 = trunc i32 %mul_ln68_37 to i16" [src/modules.hpp:155]   --->   Operation 1634 'trunc' 'trunc_ln647_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1635 [1/1] (0.00ns)   --->   "%p_Result_64_36 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_37, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1635 'partselect' 'p_Result_64_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_37, i32 15)" [src/modules.hpp:156]   --->   Operation 1636 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln78_37 = zext i1 %tmp_105 to i16" [src/modules.hpp:156]   --->   Operation 1637 'zext' 'zext_ln78_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (0.85ns)   --->   "%add_ln78_12 = add i16 %p_Result_64_36, %zext_ln78_37" [src/modules.hpp:156]   --->   Operation 1638 'add' 'add_ln78_12' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln215_76 = sext i24 %temp_a2_int8_38_V to i25" [src/modules.hpp:154]   --->   Operation 1639 'sext' 'sext_ln215_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln215_77 = sext i24 %temp_a1_int8_38_V to i25" [src/modules.hpp:154]   --->   Operation 1640 'sext' 'sext_ln215_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_38)   --->   "%add_ln1353_38 = add nsw i25 %sext_ln215_77, %sext_ln215_76" [src/modules.hpp:154]   --->   Operation 1641 'add' 'add_ln1353_38' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1642 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_38)   --->   "%sext_ln68_38 = sext i25 %add_ln1353_38 to i32" [src/modules.hpp:154]   --->   Operation 1642 'sext' 'sext_ln68_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.39ns)   --->   "%select_ln215_38 = select i1 %j, i8 %temp_b_int8_38_1_V_10, i8 %temp_b_int8_38_1_V_9" [src/modules.hpp:154]   --->   Operation 1643 'select' 'select_ln215_38' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln68_102 = sext i8 %select_ln215_38 to i32" [src/modules.hpp:154]   --->   Operation 1644 'sext' 'sext_ln68_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1645 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_38 = mul i32 %sext_ln68_38, %sext_ln68_102" [src/modules.hpp:154]   --->   Operation 1645 'mul' 'mul_ln68_38' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln647_44 = trunc i32 %mul_ln68_38 to i16" [src/modules.hpp:155]   --->   Operation 1646 'trunc' 'trunc_ln647_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%p_Result_64_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_38, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1647 'partselect' 'p_Result_64_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_38, i32 15)" [src/modules.hpp:156]   --->   Operation 1648 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln78_38 = zext i1 %tmp_106 to i16" [src/modules.hpp:156]   --->   Operation 1649 'zext' 'zext_ln78_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1650 [1/1] (0.85ns)   --->   "%add_ln78_13 = add i16 %p_Result_64_37, %zext_ln78_38" [src/modules.hpp:156]   --->   Operation 1650 'add' 'add_ln78_13' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln215_78 = sext i24 %temp_a2_int8_39_V to i25" [src/modules.hpp:154]   --->   Operation 1651 'sext' 'sext_ln215_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln215_79 = sext i24 %temp_a1_int8_39_V to i25" [src/modules.hpp:154]   --->   Operation 1652 'sext' 'sext_ln215_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1653 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_39)   --->   "%add_ln1353_39 = add nsw i25 %sext_ln215_79, %sext_ln215_78" [src/modules.hpp:154]   --->   Operation 1653 'add' 'add_ln1353_39' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1654 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_39)   --->   "%sext_ln68_39 = sext i25 %add_ln1353_39 to i32" [src/modules.hpp:154]   --->   Operation 1654 'sext' 'sext_ln68_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1655 [1/1] (0.39ns)   --->   "%select_ln215_39 = select i1 %j, i8 %temp_b_int8_39_1_V_10, i8 %temp_b_int8_39_1_V_9" [src/modules.hpp:154]   --->   Operation 1655 'select' 'select_ln215_39' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln68_103 = sext i8 %select_ln215_39 to i32" [src/modules.hpp:154]   --->   Operation 1656 'sext' 'sext_ln68_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1657 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_39 = mul i32 %sext_ln68_39, %sext_ln68_103" [src/modules.hpp:154]   --->   Operation 1657 'mul' 'mul_ln68_39' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln647_45 = trunc i32 %mul_ln68_39 to i16" [src/modules.hpp:155]   --->   Operation 1658 'trunc' 'trunc_ln647_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%p_Result_64_38 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_39, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1659 'partselect' 'p_Result_64_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_39, i32 15)" [src/modules.hpp:156]   --->   Operation 1660 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln78_39 = zext i1 %tmp_107 to i16" [src/modules.hpp:156]   --->   Operation 1661 'zext' 'zext_ln78_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.85ns)   --->   "%add_ln78_14 = add i16 %p_Result_64_38, %zext_ln78_39" [src/modules.hpp:156]   --->   Operation 1662 'add' 'add_ln78_14' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln215_80 = sext i24 %temp_a2_int8_40_V to i25" [src/modules.hpp:154]   --->   Operation 1663 'sext' 'sext_ln215_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln215_81 = sext i24 %temp_a1_int8_40_V to i25" [src/modules.hpp:154]   --->   Operation 1664 'sext' 'sext_ln215_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1665 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_40)   --->   "%add_ln1353_40 = add nsw i25 %sext_ln215_81, %sext_ln215_80" [src/modules.hpp:154]   --->   Operation 1665 'add' 'add_ln1353_40' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1666 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_40)   --->   "%sext_ln68_40 = sext i25 %add_ln1353_40 to i32" [src/modules.hpp:154]   --->   Operation 1666 'sext' 'sext_ln68_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (0.39ns)   --->   "%select_ln215_40 = select i1 %j, i8 %temp_b_int8_40_1_V_10, i8 %temp_b_int8_40_1_V_9" [src/modules.hpp:154]   --->   Operation 1667 'select' 'select_ln215_40' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln68_104 = sext i8 %select_ln215_40 to i32" [src/modules.hpp:154]   --->   Operation 1668 'sext' 'sext_ln68_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_40 = mul i32 %sext_ln68_40, %sext_ln68_104" [src/modules.hpp:154]   --->   Operation 1669 'mul' 'mul_ln68_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln647_46 = trunc i32 %mul_ln68_40 to i16" [src/modules.hpp:155]   --->   Operation 1670 'trunc' 'trunc_ln647_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.00ns)   --->   "%p_Result_64_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_40, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1671 'partselect' 'p_Result_64_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_40, i32 15)" [src/modules.hpp:156]   --->   Operation 1672 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln78_40 = zext i1 %tmp_108 to i16" [src/modules.hpp:156]   --->   Operation 1673 'zext' 'zext_ln78_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1674 [1/1] (0.85ns)   --->   "%add_ln78_15 = add i16 %p_Result_64_39, %zext_ln78_40" [src/modules.hpp:156]   --->   Operation 1674 'add' 'add_ln78_15' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln215_82 = sext i24 %temp_a2_int8_41_V to i25" [src/modules.hpp:154]   --->   Operation 1675 'sext' 'sext_ln215_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln215_83 = sext i24 %temp_a1_int8_41_V to i25" [src/modules.hpp:154]   --->   Operation 1676 'sext' 'sext_ln215_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_41)   --->   "%add_ln1353_41 = add nsw i25 %sext_ln215_83, %sext_ln215_82" [src/modules.hpp:154]   --->   Operation 1677 'add' 'add_ln1353_41' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1678 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_41)   --->   "%sext_ln68_41 = sext i25 %add_ln1353_41 to i32" [src/modules.hpp:154]   --->   Operation 1678 'sext' 'sext_ln68_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.39ns)   --->   "%select_ln215_41 = select i1 %j, i8 %temp_b_int8_41_1_V_10, i8 %temp_b_int8_41_1_V_9" [src/modules.hpp:154]   --->   Operation 1679 'select' 'select_ln215_41' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln68_105 = sext i8 %select_ln215_41 to i32" [src/modules.hpp:154]   --->   Operation 1680 'sext' 'sext_ln68_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_41 = mul i32 %sext_ln68_41, %sext_ln68_105" [src/modules.hpp:154]   --->   Operation 1681 'mul' 'mul_ln68_41' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%trunc_ln647_47 = trunc i32 %mul_ln68_41 to i16" [src/modules.hpp:155]   --->   Operation 1682 'trunc' 'trunc_ln647_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%p_Result_64_40 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_41, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1683 'partselect' 'p_Result_64_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_41, i32 15)" [src/modules.hpp:156]   --->   Operation 1684 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln78_41 = zext i1 %tmp_109 to i16" [src/modules.hpp:156]   --->   Operation 1685 'zext' 'zext_ln78_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.85ns)   --->   "%add_ln78_16 = add i16 %p_Result_64_40, %zext_ln78_41" [src/modules.hpp:156]   --->   Operation 1686 'add' 'add_ln78_16' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln215_84 = sext i24 %temp_a2_int8_42_V to i25" [src/modules.hpp:154]   --->   Operation 1687 'sext' 'sext_ln215_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln215_85 = sext i24 %temp_a1_int8_42_V to i25" [src/modules.hpp:154]   --->   Operation 1688 'sext' 'sext_ln215_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1689 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_42)   --->   "%add_ln1353_42 = add nsw i25 %sext_ln215_85, %sext_ln215_84" [src/modules.hpp:154]   --->   Operation 1689 'add' 'add_ln1353_42' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1690 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_42)   --->   "%sext_ln68_42 = sext i25 %add_ln1353_42 to i32" [src/modules.hpp:154]   --->   Operation 1690 'sext' 'sext_ln68_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (0.39ns)   --->   "%select_ln215_42 = select i1 %j, i8 %temp_b_int8_42_1_V_10, i8 %temp_b_int8_42_1_V_9" [src/modules.hpp:154]   --->   Operation 1691 'select' 'select_ln215_42' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln68_106 = sext i8 %select_ln215_42 to i32" [src/modules.hpp:154]   --->   Operation 1692 'sext' 'sext_ln68_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_42 = mul i32 %sext_ln68_42, %sext_ln68_106" [src/modules.hpp:154]   --->   Operation 1693 'mul' 'mul_ln68_42' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln647_48 = trunc i32 %mul_ln68_42 to i16" [src/modules.hpp:155]   --->   Operation 1694 'trunc' 'trunc_ln647_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%p_Result_64_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_42, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1695 'partselect' 'p_Result_64_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_42, i32 15)" [src/modules.hpp:156]   --->   Operation 1696 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln78_42 = zext i1 %tmp_110 to i16" [src/modules.hpp:156]   --->   Operation 1697 'zext' 'zext_ln78_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.85ns)   --->   "%add_ln78_17 = add i16 %p_Result_64_41, %zext_ln78_42" [src/modules.hpp:156]   --->   Operation 1698 'add' 'add_ln78_17' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln215_86 = sext i24 %temp_a2_int8_43_V to i25" [src/modules.hpp:154]   --->   Operation 1699 'sext' 'sext_ln215_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln215_87 = sext i24 %temp_a1_int8_43_V to i25" [src/modules.hpp:154]   --->   Operation 1700 'sext' 'sext_ln215_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1701 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_43)   --->   "%add_ln1353_43 = add nsw i25 %sext_ln215_87, %sext_ln215_86" [src/modules.hpp:154]   --->   Operation 1701 'add' 'add_ln1353_43' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1702 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_43)   --->   "%sext_ln68_43 = sext i25 %add_ln1353_43 to i32" [src/modules.hpp:154]   --->   Operation 1702 'sext' 'sext_ln68_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1703 [1/1] (0.39ns)   --->   "%select_ln215_43 = select i1 %j, i8 %temp_b_int8_43_1_V_10, i8 %temp_b_int8_43_1_V_9" [src/modules.hpp:154]   --->   Operation 1703 'select' 'select_ln215_43' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln68_107 = sext i8 %select_ln215_43 to i32" [src/modules.hpp:154]   --->   Operation 1704 'sext' 'sext_ln68_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_43 = mul i32 %sext_ln68_43, %sext_ln68_107" [src/modules.hpp:154]   --->   Operation 1705 'mul' 'mul_ln68_43' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1706 [1/1] (0.00ns)   --->   "%trunc_ln647_49 = trunc i32 %mul_ln68_43 to i16" [src/modules.hpp:155]   --->   Operation 1706 'trunc' 'trunc_ln647_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/1] (0.00ns)   --->   "%p_Result_64_42 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_43, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1707 'partselect' 'p_Result_64_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_43, i32 15)" [src/modules.hpp:156]   --->   Operation 1708 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln78_43 = zext i1 %tmp_111 to i16" [src/modules.hpp:156]   --->   Operation 1709 'zext' 'zext_ln78_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1710 [1/1] (0.85ns)   --->   "%add_ln78_18 = add i16 %p_Result_64_42, %zext_ln78_43" [src/modules.hpp:156]   --->   Operation 1710 'add' 'add_ln78_18' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln215_88 = sext i24 %temp_a2_int8_44_V to i25" [src/modules.hpp:154]   --->   Operation 1711 'sext' 'sext_ln215_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln215_89 = sext i24 %temp_a1_int8_44_V to i25" [src/modules.hpp:154]   --->   Operation 1712 'sext' 'sext_ln215_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1713 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_44)   --->   "%add_ln1353_44 = add nsw i25 %sext_ln215_89, %sext_ln215_88" [src/modules.hpp:154]   --->   Operation 1713 'add' 'add_ln1353_44' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1714 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_44)   --->   "%sext_ln68_44 = sext i25 %add_ln1353_44 to i32" [src/modules.hpp:154]   --->   Operation 1714 'sext' 'sext_ln68_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (0.39ns)   --->   "%select_ln215_44 = select i1 %j, i8 %temp_b_int8_44_1_V_10, i8 %temp_b_int8_44_1_V_9" [src/modules.hpp:154]   --->   Operation 1715 'select' 'select_ln215_44' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln68_108 = sext i8 %select_ln215_44 to i32" [src/modules.hpp:154]   --->   Operation 1716 'sext' 'sext_ln68_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_44 = mul i32 %sext_ln68_44, %sext_ln68_108" [src/modules.hpp:154]   --->   Operation 1717 'mul' 'mul_ln68_44' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln647_50 = trunc i32 %mul_ln68_44 to i16" [src/modules.hpp:155]   --->   Operation 1718 'trunc' 'trunc_ln647_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%p_Result_64_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_44, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1719 'partselect' 'p_Result_64_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_44, i32 15)" [src/modules.hpp:156]   --->   Operation 1720 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln78_44 = zext i1 %tmp_112 to i16" [src/modules.hpp:156]   --->   Operation 1721 'zext' 'zext_ln78_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1722 [1/1] (0.85ns)   --->   "%add_ln78_19 = add i16 %p_Result_64_43, %zext_ln78_44" [src/modules.hpp:156]   --->   Operation 1722 'add' 'add_ln78_19' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln215_90 = sext i24 %temp_a2_int8_45_V to i25" [src/modules.hpp:154]   --->   Operation 1723 'sext' 'sext_ln215_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln215_91 = sext i24 %temp_a1_int8_45_V to i25" [src/modules.hpp:154]   --->   Operation 1724 'sext' 'sext_ln215_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_45)   --->   "%add_ln1353_45 = add nsw i25 %sext_ln215_91, %sext_ln215_90" [src/modules.hpp:154]   --->   Operation 1725 'add' 'add_ln1353_45' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1726 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_45)   --->   "%sext_ln68_45 = sext i25 %add_ln1353_45 to i32" [src/modules.hpp:154]   --->   Operation 1726 'sext' 'sext_ln68_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1727 [1/1] (0.39ns)   --->   "%select_ln215_45 = select i1 %j, i8 %temp_b_int8_45_1_V_10, i8 %temp_b_int8_45_1_V_9" [src/modules.hpp:154]   --->   Operation 1727 'select' 'select_ln215_45' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln68_109 = sext i8 %select_ln215_45 to i32" [src/modules.hpp:154]   --->   Operation 1728 'sext' 'sext_ln68_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1729 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_45 = mul i32 %sext_ln68_45, %sext_ln68_109" [src/modules.hpp:154]   --->   Operation 1729 'mul' 'mul_ln68_45' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1730 [1/1] (0.00ns)   --->   "%trunc_ln647_51 = trunc i32 %mul_ln68_45 to i16" [src/modules.hpp:155]   --->   Operation 1730 'trunc' 'trunc_ln647_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1731 [1/1] (0.00ns)   --->   "%p_Result_64_44 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_45, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1731 'partselect' 'p_Result_64_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_45, i32 15)" [src/modules.hpp:156]   --->   Operation 1732 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln78_45 = zext i1 %tmp_113 to i16" [src/modules.hpp:156]   --->   Operation 1733 'zext' 'zext_ln78_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1734 [1/1] (0.85ns)   --->   "%add_ln78_20 = add i16 %p_Result_64_44, %zext_ln78_45" [src/modules.hpp:156]   --->   Operation 1734 'add' 'add_ln78_20' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln215_92 = sext i24 %temp_a2_int8_46_V to i25" [src/modules.hpp:154]   --->   Operation 1735 'sext' 'sext_ln215_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln215_93 = sext i24 %temp_a1_int8_46_V to i25" [src/modules.hpp:154]   --->   Operation 1736 'sext' 'sext_ln215_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1737 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_46)   --->   "%add_ln1353_46 = add nsw i25 %sext_ln215_93, %sext_ln215_92" [src/modules.hpp:154]   --->   Operation 1737 'add' 'add_ln1353_46' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1738 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_46)   --->   "%sext_ln68_46 = sext i25 %add_ln1353_46 to i32" [src/modules.hpp:154]   --->   Operation 1738 'sext' 'sext_ln68_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1739 [1/1] (0.39ns)   --->   "%select_ln215_46 = select i1 %j, i8 %temp_b_int8_46_1_V_10, i8 %temp_b_int8_46_1_V_9" [src/modules.hpp:154]   --->   Operation 1739 'select' 'select_ln215_46' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln68_110 = sext i8 %select_ln215_46 to i32" [src/modules.hpp:154]   --->   Operation 1740 'sext' 'sext_ln68_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1741 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_46 = mul i32 %sext_ln68_46, %sext_ln68_110" [src/modules.hpp:154]   --->   Operation 1741 'mul' 'mul_ln68_46' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln647_52 = trunc i32 %mul_ln68_46 to i16" [src/modules.hpp:155]   --->   Operation 1742 'trunc' 'trunc_ln647_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1743 [1/1] (0.00ns)   --->   "%p_Result_64_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_46, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1743 'partselect' 'p_Result_64_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_46, i32 15)" [src/modules.hpp:156]   --->   Operation 1744 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln78_46 = zext i1 %tmp_114 to i16" [src/modules.hpp:156]   --->   Operation 1745 'zext' 'zext_ln78_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1746 [1/1] (0.85ns)   --->   "%add_ln78_21 = add i16 %p_Result_64_45, %zext_ln78_46" [src/modules.hpp:156]   --->   Operation 1746 'add' 'add_ln78_21' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln215_94 = sext i24 %temp_a2_int8_47_V to i25" [src/modules.hpp:154]   --->   Operation 1747 'sext' 'sext_ln215_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln215_95 = sext i24 %temp_a1_int8_47_V to i25" [src/modules.hpp:154]   --->   Operation 1748 'sext' 'sext_ln215_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1749 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_47)   --->   "%add_ln1353_47 = add nsw i25 %sext_ln215_95, %sext_ln215_94" [src/modules.hpp:154]   --->   Operation 1749 'add' 'add_ln1353_47' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1750 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_47)   --->   "%sext_ln68_47 = sext i25 %add_ln1353_47 to i32" [src/modules.hpp:154]   --->   Operation 1750 'sext' 'sext_ln68_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1751 [1/1] (0.39ns)   --->   "%select_ln215_47 = select i1 %j, i8 %temp_b_int8_47_1_V_10, i8 %temp_b_int8_47_1_V_9" [src/modules.hpp:154]   --->   Operation 1751 'select' 'select_ln215_47' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln68_111 = sext i8 %select_ln215_47 to i32" [src/modules.hpp:154]   --->   Operation 1752 'sext' 'sext_ln68_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_47 = mul i32 %sext_ln68_47, %sext_ln68_111" [src/modules.hpp:154]   --->   Operation 1753 'mul' 'mul_ln68_47' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln647_53 = trunc i32 %mul_ln68_47 to i16" [src/modules.hpp:155]   --->   Operation 1754 'trunc' 'trunc_ln647_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (0.00ns)   --->   "%p_Result_64_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_47, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1755 'partselect' 'p_Result_64_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_47, i32 15)" [src/modules.hpp:156]   --->   Operation 1756 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln78_47 = zext i1 %tmp_115 to i16" [src/modules.hpp:156]   --->   Operation 1757 'zext' 'zext_ln78_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1758 [1/1] (0.85ns)   --->   "%add_ln78_22 = add i16 %p_Result_64_46, %zext_ln78_47" [src/modules.hpp:156]   --->   Operation 1758 'add' 'add_ln78_22' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln215_96 = sext i24 %temp_a2_int8_48_V to i25" [src/modules.hpp:154]   --->   Operation 1759 'sext' 'sext_ln215_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln215_97 = sext i24 %temp_a1_int8_48_V to i25" [src/modules.hpp:154]   --->   Operation 1760 'sext' 'sext_ln215_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1761 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_48)   --->   "%add_ln1353_48 = add nsw i25 %sext_ln215_97, %sext_ln215_96" [src/modules.hpp:154]   --->   Operation 1761 'add' 'add_ln1353_48' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1762 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_48)   --->   "%sext_ln68_48 = sext i25 %add_ln1353_48 to i32" [src/modules.hpp:154]   --->   Operation 1762 'sext' 'sext_ln68_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1763 [1/1] (0.39ns)   --->   "%select_ln215_48 = select i1 %j, i8 %temp_b_int8_48_1_V_10, i8 %temp_b_int8_48_1_V_9" [src/modules.hpp:154]   --->   Operation 1763 'select' 'select_ln215_48' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln68_112 = sext i8 %select_ln215_48 to i32" [src/modules.hpp:154]   --->   Operation 1764 'sext' 'sext_ln68_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1765 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_48 = mul i32 %sext_ln68_48, %sext_ln68_112" [src/modules.hpp:154]   --->   Operation 1765 'mul' 'mul_ln68_48' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1766 [1/1] (0.00ns)   --->   "%trunc_ln647_54 = trunc i32 %mul_ln68_48 to i16" [src/modules.hpp:155]   --->   Operation 1766 'trunc' 'trunc_ln647_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1767 [1/1] (0.00ns)   --->   "%p_Result_64_47 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_48, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1767 'partselect' 'p_Result_64_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_48, i32 15)" [src/modules.hpp:156]   --->   Operation 1768 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln78_48 = zext i1 %tmp_116 to i16" [src/modules.hpp:156]   --->   Operation 1769 'zext' 'zext_ln78_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1770 [1/1] (0.85ns)   --->   "%add_ln78_23 = add i16 %p_Result_64_47, %zext_ln78_48" [src/modules.hpp:156]   --->   Operation 1770 'add' 'add_ln78_23' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln215_98 = sext i24 %temp_a2_int8_49_V to i25" [src/modules.hpp:154]   --->   Operation 1771 'sext' 'sext_ln215_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln215_99 = sext i24 %temp_a1_int8_49_V to i25" [src/modules.hpp:154]   --->   Operation 1772 'sext' 'sext_ln215_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1773 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_49)   --->   "%add_ln1353_49 = add nsw i25 %sext_ln215_99, %sext_ln215_98" [src/modules.hpp:154]   --->   Operation 1773 'add' 'add_ln1353_49' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1774 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_49)   --->   "%sext_ln68_49 = sext i25 %add_ln1353_49 to i32" [src/modules.hpp:154]   --->   Operation 1774 'sext' 'sext_ln68_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.39ns)   --->   "%select_ln215_49 = select i1 %j, i8 %temp_b_int8_49_1_V_10, i8 %temp_b_int8_49_1_V_9" [src/modules.hpp:154]   --->   Operation 1775 'select' 'select_ln215_49' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln68_113 = sext i8 %select_ln215_49 to i32" [src/modules.hpp:154]   --->   Operation 1776 'sext' 'sext_ln68_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_49 = mul i32 %sext_ln68_49, %sext_ln68_113" [src/modules.hpp:154]   --->   Operation 1777 'mul' 'mul_ln68_49' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%trunc_ln647_55 = trunc i32 %mul_ln68_49 to i16" [src/modules.hpp:155]   --->   Operation 1778 'trunc' 'trunc_ln647_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.00ns)   --->   "%p_Result_64_48 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_49, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1779 'partselect' 'p_Result_64_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_49, i32 15)" [src/modules.hpp:156]   --->   Operation 1780 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln78_49 = zext i1 %tmp_117 to i16" [src/modules.hpp:156]   --->   Operation 1781 'zext' 'zext_ln78_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/1] (0.85ns)   --->   "%add_ln78_24 = add i16 %p_Result_64_48, %zext_ln78_49" [src/modules.hpp:156]   --->   Operation 1782 'add' 'add_ln78_24' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln215_100 = sext i24 %temp_a2_int8_50_V to i25" [src/modules.hpp:154]   --->   Operation 1783 'sext' 'sext_ln215_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln215_101 = sext i24 %temp_a1_int8_50_V to i25" [src/modules.hpp:154]   --->   Operation 1784 'sext' 'sext_ln215_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1785 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_50)   --->   "%add_ln1353_50 = add nsw i25 %sext_ln215_101, %sext_ln215_100" [src/modules.hpp:154]   --->   Operation 1785 'add' 'add_ln1353_50' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1786 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_50)   --->   "%sext_ln68_50 = sext i25 %add_ln1353_50 to i32" [src/modules.hpp:154]   --->   Operation 1786 'sext' 'sext_ln68_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1787 [1/1] (0.39ns)   --->   "%select_ln215_50 = select i1 %j, i8 %temp_b_int8_50_1_V_10, i8 %temp_b_int8_50_1_V_9" [src/modules.hpp:154]   --->   Operation 1787 'select' 'select_ln215_50' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln68_114 = sext i8 %select_ln215_50 to i32" [src/modules.hpp:154]   --->   Operation 1788 'sext' 'sext_ln68_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1789 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_50 = mul i32 %sext_ln68_50, %sext_ln68_114" [src/modules.hpp:154]   --->   Operation 1789 'mul' 'mul_ln68_50' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln647_56 = trunc i32 %mul_ln68_50 to i16" [src/modules.hpp:155]   --->   Operation 1790 'trunc' 'trunc_ln647_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1791 [1/1] (0.00ns)   --->   "%p_Result_64_49 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_50, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1791 'partselect' 'p_Result_64_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_50, i32 15)" [src/modules.hpp:156]   --->   Operation 1792 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln78_50 = zext i1 %tmp_118 to i16" [src/modules.hpp:156]   --->   Operation 1793 'zext' 'zext_ln78_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.85ns)   --->   "%add_ln78_25 = add i16 %p_Result_64_49, %zext_ln78_50" [src/modules.hpp:156]   --->   Operation 1794 'add' 'add_ln78_25' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1795 [1/1] (0.00ns)   --->   "%sext_ln215_102 = sext i24 %temp_a2_int8_51_V to i25" [src/modules.hpp:154]   --->   Operation 1795 'sext' 'sext_ln215_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln215_103 = sext i24 %temp_a1_int8_51_V to i25" [src/modules.hpp:154]   --->   Operation 1796 'sext' 'sext_ln215_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_51)   --->   "%add_ln1353_51 = add nsw i25 %sext_ln215_103, %sext_ln215_102" [src/modules.hpp:154]   --->   Operation 1797 'add' 'add_ln1353_51' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1798 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_51)   --->   "%sext_ln68_51 = sext i25 %add_ln1353_51 to i32" [src/modules.hpp:154]   --->   Operation 1798 'sext' 'sext_ln68_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.39ns)   --->   "%select_ln215_51 = select i1 %j, i8 %temp_b_int8_51_1_V_10, i8 %temp_b_int8_51_1_V_9" [src/modules.hpp:154]   --->   Operation 1799 'select' 'select_ln215_51' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln68_115 = sext i8 %select_ln215_51 to i32" [src/modules.hpp:154]   --->   Operation 1800 'sext' 'sext_ln68_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1801 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_51 = mul i32 %sext_ln68_51, %sext_ln68_115" [src/modules.hpp:154]   --->   Operation 1801 'mul' 'mul_ln68_51' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln647_57 = trunc i32 %mul_ln68_51 to i16" [src/modules.hpp:155]   --->   Operation 1802 'trunc' 'trunc_ln647_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1803 [1/1] (0.00ns)   --->   "%p_Result_64_50 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_51, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1803 'partselect' 'p_Result_64_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_51, i32 15)" [src/modules.hpp:156]   --->   Operation 1804 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln78_51 = zext i1 %tmp_119 to i16" [src/modules.hpp:156]   --->   Operation 1805 'zext' 'zext_ln78_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (0.85ns)   --->   "%add_ln78_26 = add i16 %p_Result_64_50, %zext_ln78_51" [src/modules.hpp:156]   --->   Operation 1806 'add' 'add_ln78_26' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln215_104 = sext i24 %temp_a2_int8_52_V to i25" [src/modules.hpp:154]   --->   Operation 1807 'sext' 'sext_ln215_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln215_105 = sext i24 %temp_a1_int8_52_V to i25" [src/modules.hpp:154]   --->   Operation 1808 'sext' 'sext_ln215_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_52)   --->   "%add_ln1353_52 = add nsw i25 %sext_ln215_105, %sext_ln215_104" [src/modules.hpp:154]   --->   Operation 1809 'add' 'add_ln1353_52' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1810 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_52)   --->   "%sext_ln68_52 = sext i25 %add_ln1353_52 to i32" [src/modules.hpp:154]   --->   Operation 1810 'sext' 'sext_ln68_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.39ns)   --->   "%select_ln215_52 = select i1 %j, i8 %temp_b_int8_52_1_V_10, i8 %temp_b_int8_52_1_V_9" [src/modules.hpp:154]   --->   Operation 1811 'select' 'select_ln215_52' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln68_116 = sext i8 %select_ln215_52 to i32" [src/modules.hpp:154]   --->   Operation 1812 'sext' 'sext_ln68_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1813 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_52 = mul i32 %sext_ln68_52, %sext_ln68_116" [src/modules.hpp:154]   --->   Operation 1813 'mul' 'mul_ln68_52' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln647_58 = trunc i32 %mul_ln68_52 to i16" [src/modules.hpp:155]   --->   Operation 1814 'trunc' 'trunc_ln647_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (0.00ns)   --->   "%p_Result_64_51 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_52, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1815 'partselect' 'p_Result_64_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_52, i32 15)" [src/modules.hpp:156]   --->   Operation 1816 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln78_52 = zext i1 %tmp_120 to i16" [src/modules.hpp:156]   --->   Operation 1817 'zext' 'zext_ln78_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1818 [1/1] (0.85ns)   --->   "%add_ln78_27 = add i16 %p_Result_64_51, %zext_ln78_52" [src/modules.hpp:156]   --->   Operation 1818 'add' 'add_ln78_27' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln215_106 = sext i24 %temp_a2_int8_53_V to i25" [src/modules.hpp:154]   --->   Operation 1819 'sext' 'sext_ln215_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln215_107 = sext i24 %temp_a1_int8_53_V to i25" [src/modules.hpp:154]   --->   Operation 1820 'sext' 'sext_ln215_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1821 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_53)   --->   "%add_ln1353_53 = add nsw i25 %sext_ln215_107, %sext_ln215_106" [src/modules.hpp:154]   --->   Operation 1821 'add' 'add_ln1353_53' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1822 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_53)   --->   "%sext_ln68_53 = sext i25 %add_ln1353_53 to i32" [src/modules.hpp:154]   --->   Operation 1822 'sext' 'sext_ln68_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1823 [1/1] (0.39ns)   --->   "%select_ln215_53 = select i1 %j, i8 %temp_b_int8_53_1_V_10, i8 %temp_b_int8_53_1_V_9" [src/modules.hpp:154]   --->   Operation 1823 'select' 'select_ln215_53' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln68_117 = sext i8 %select_ln215_53 to i32" [src/modules.hpp:154]   --->   Operation 1824 'sext' 'sext_ln68_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1825 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_53 = mul i32 %sext_ln68_53, %sext_ln68_117" [src/modules.hpp:154]   --->   Operation 1825 'mul' 'mul_ln68_53' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln647_59 = trunc i32 %mul_ln68_53 to i16" [src/modules.hpp:155]   --->   Operation 1826 'trunc' 'trunc_ln647_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.00ns)   --->   "%p_Result_64_52 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_53, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1827 'partselect' 'p_Result_64_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_53, i32 15)" [src/modules.hpp:156]   --->   Operation 1828 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln78_53 = zext i1 %tmp_121 to i16" [src/modules.hpp:156]   --->   Operation 1829 'zext' 'zext_ln78_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1830 [1/1] (0.85ns)   --->   "%add_ln78_28 = add i16 %p_Result_64_52, %zext_ln78_53" [src/modules.hpp:156]   --->   Operation 1830 'add' 'add_ln78_28' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln215_108 = sext i24 %temp_a2_int8_54_V to i25" [src/modules.hpp:154]   --->   Operation 1831 'sext' 'sext_ln215_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln215_109 = sext i24 %temp_a1_int8_54_V to i25" [src/modules.hpp:154]   --->   Operation 1832 'sext' 'sext_ln215_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1833 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_54)   --->   "%add_ln1353_54 = add nsw i25 %sext_ln215_109, %sext_ln215_108" [src/modules.hpp:154]   --->   Operation 1833 'add' 'add_ln1353_54' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1834 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_54)   --->   "%sext_ln68_54 = sext i25 %add_ln1353_54 to i32" [src/modules.hpp:154]   --->   Operation 1834 'sext' 'sext_ln68_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1835 [1/1] (0.39ns)   --->   "%select_ln215_54 = select i1 %j, i8 %temp_b_int8_54_1_V_10, i8 %temp_b_int8_54_1_V_9" [src/modules.hpp:154]   --->   Operation 1835 'select' 'select_ln215_54' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln68_118 = sext i8 %select_ln215_54 to i32" [src/modules.hpp:154]   --->   Operation 1836 'sext' 'sext_ln68_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_54 = mul i32 %sext_ln68_54, %sext_ln68_118" [src/modules.hpp:154]   --->   Operation 1837 'mul' 'mul_ln68_54' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln647_60 = trunc i32 %mul_ln68_54 to i16" [src/modules.hpp:155]   --->   Operation 1838 'trunc' 'trunc_ln647_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1839 [1/1] (0.00ns)   --->   "%p_Result_64_53 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_54, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1839 'partselect' 'p_Result_64_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_54, i32 15)" [src/modules.hpp:156]   --->   Operation 1840 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln78_54 = zext i1 %tmp_122 to i16" [src/modules.hpp:156]   --->   Operation 1841 'zext' 'zext_ln78_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1842 [1/1] (0.85ns)   --->   "%add_ln78_29 = add i16 %p_Result_64_53, %zext_ln78_54" [src/modules.hpp:156]   --->   Operation 1842 'add' 'add_ln78_29' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln215_110 = sext i24 %temp_a2_int8_55_V to i25" [src/modules.hpp:154]   --->   Operation 1843 'sext' 'sext_ln215_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln215_111 = sext i24 %temp_a1_int8_55_V to i25" [src/modules.hpp:154]   --->   Operation 1844 'sext' 'sext_ln215_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1845 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_55)   --->   "%add_ln1353_55 = add nsw i25 %sext_ln215_111, %sext_ln215_110" [src/modules.hpp:154]   --->   Operation 1845 'add' 'add_ln1353_55' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1846 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_55)   --->   "%sext_ln68_55 = sext i25 %add_ln1353_55 to i32" [src/modules.hpp:154]   --->   Operation 1846 'sext' 'sext_ln68_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.39ns)   --->   "%select_ln215_55 = select i1 %j, i8 %temp_b_int8_55_1_V_10, i8 %temp_b_int8_55_1_V_9" [src/modules.hpp:154]   --->   Operation 1847 'select' 'select_ln215_55' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln68_119 = sext i8 %select_ln215_55 to i32" [src/modules.hpp:154]   --->   Operation 1848 'sext' 'sext_ln68_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_55 = mul i32 %sext_ln68_55, %sext_ln68_119" [src/modules.hpp:154]   --->   Operation 1849 'mul' 'mul_ln68_55' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln647_61 = trunc i32 %mul_ln68_55 to i16" [src/modules.hpp:155]   --->   Operation 1850 'trunc' 'trunc_ln647_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1851 [1/1] (0.00ns)   --->   "%p_Result_64_54 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_55, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1851 'partselect' 'p_Result_64_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_55, i32 15)" [src/modules.hpp:156]   --->   Operation 1852 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln78_55 = zext i1 %tmp_123 to i16" [src/modules.hpp:156]   --->   Operation 1853 'zext' 'zext_ln78_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1854 [1/1] (0.85ns)   --->   "%add_ln78_30 = add i16 %p_Result_64_54, %zext_ln78_55" [src/modules.hpp:156]   --->   Operation 1854 'add' 'add_ln78_30' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln215_112 = sext i24 %temp_a2_int8_56_V to i25" [src/modules.hpp:154]   --->   Operation 1855 'sext' 'sext_ln215_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln215_113 = sext i24 %temp_a1_int8_56_V to i25" [src/modules.hpp:154]   --->   Operation 1856 'sext' 'sext_ln215_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_56)   --->   "%add_ln1353_56 = add nsw i25 %sext_ln215_113, %sext_ln215_112" [src/modules.hpp:154]   --->   Operation 1857 'add' 'add_ln1353_56' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1858 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_56)   --->   "%sext_ln68_56 = sext i25 %add_ln1353_56 to i32" [src/modules.hpp:154]   --->   Operation 1858 'sext' 'sext_ln68_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1859 [1/1] (0.39ns)   --->   "%select_ln215_56 = select i1 %j, i8 %temp_b_int8_56_1_V_10, i8 %temp_b_int8_56_1_V_9" [src/modules.hpp:154]   --->   Operation 1859 'select' 'select_ln215_56' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln68_120 = sext i8 %select_ln215_56 to i32" [src/modules.hpp:154]   --->   Operation 1860 'sext' 'sext_ln68_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_56 = mul i32 %sext_ln68_56, %sext_ln68_120" [src/modules.hpp:154]   --->   Operation 1861 'mul' 'mul_ln68_56' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln647_62 = trunc i32 %mul_ln68_56 to i16" [src/modules.hpp:155]   --->   Operation 1862 'trunc' 'trunc_ln647_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (0.00ns)   --->   "%p_Result_64_55 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_56, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1863 'partselect' 'p_Result_64_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_56, i32 15)" [src/modules.hpp:156]   --->   Operation 1864 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln78_56 = zext i1 %tmp_124 to i16" [src/modules.hpp:156]   --->   Operation 1865 'zext' 'zext_ln78_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1866 [1/1] (0.85ns)   --->   "%add_ln78_31 = add i16 %p_Result_64_55, %zext_ln78_56" [src/modules.hpp:156]   --->   Operation 1866 'add' 'add_ln78_31' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln215_114 = sext i24 %temp_a2_int8_57_V to i25" [src/modules.hpp:154]   --->   Operation 1867 'sext' 'sext_ln215_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln215_115 = sext i24 %temp_a1_int8_57_V to i25" [src/modules.hpp:154]   --->   Operation 1868 'sext' 'sext_ln215_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1869 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_57)   --->   "%add_ln1353_57 = add nsw i25 %sext_ln215_115, %sext_ln215_114" [src/modules.hpp:154]   --->   Operation 1869 'add' 'add_ln1353_57' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1870 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_57)   --->   "%sext_ln68_57 = sext i25 %add_ln1353_57 to i32" [src/modules.hpp:154]   --->   Operation 1870 'sext' 'sext_ln68_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1871 [1/1] (0.39ns)   --->   "%select_ln215_57 = select i1 %j, i8 %temp_b_int8_57_1_V_10, i8 %temp_b_int8_57_1_V_9" [src/modules.hpp:154]   --->   Operation 1871 'select' 'select_ln215_57' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln68_121 = sext i8 %select_ln215_57 to i32" [src/modules.hpp:154]   --->   Operation 1872 'sext' 'sext_ln68_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1873 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_57 = mul i32 %sext_ln68_57, %sext_ln68_121" [src/modules.hpp:154]   --->   Operation 1873 'mul' 'mul_ln68_57' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln647_63 = trunc i32 %mul_ln68_57 to i16" [src/modules.hpp:155]   --->   Operation 1874 'trunc' 'trunc_ln647_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1875 [1/1] (0.00ns)   --->   "%p_Result_64_56 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_57, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1875 'partselect' 'p_Result_64_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_57, i32 15)" [src/modules.hpp:156]   --->   Operation 1876 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln78_57 = zext i1 %tmp_125 to i16" [src/modules.hpp:156]   --->   Operation 1877 'zext' 'zext_ln78_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1878 [1/1] (0.85ns)   --->   "%add_ln78_32 = add i16 %p_Result_64_56, %zext_ln78_57" [src/modules.hpp:156]   --->   Operation 1878 'add' 'add_ln78_32' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln215_116 = sext i24 %temp_a2_int8_58_V to i25" [src/modules.hpp:154]   --->   Operation 1879 'sext' 'sext_ln215_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln215_117 = sext i24 %temp_a1_int8_58_V to i25" [src/modules.hpp:154]   --->   Operation 1880 'sext' 'sext_ln215_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1881 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_58)   --->   "%add_ln1353_58 = add nsw i25 %sext_ln215_117, %sext_ln215_116" [src/modules.hpp:154]   --->   Operation 1881 'add' 'add_ln1353_58' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1882 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_58)   --->   "%sext_ln68_58 = sext i25 %add_ln1353_58 to i32" [src/modules.hpp:154]   --->   Operation 1882 'sext' 'sext_ln68_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1883 [1/1] (0.39ns)   --->   "%select_ln215_58 = select i1 %j, i8 %temp_b_int8_58_1_V_10, i8 %temp_b_int8_58_1_V_9" [src/modules.hpp:154]   --->   Operation 1883 'select' 'select_ln215_58' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln68_122 = sext i8 %select_ln215_58 to i32" [src/modules.hpp:154]   --->   Operation 1884 'sext' 'sext_ln68_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1885 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_58 = mul i32 %sext_ln68_58, %sext_ln68_122" [src/modules.hpp:154]   --->   Operation 1885 'mul' 'mul_ln68_58' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln647_64 = trunc i32 %mul_ln68_58 to i16" [src/modules.hpp:155]   --->   Operation 1886 'trunc' 'trunc_ln647_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1887 [1/1] (0.00ns)   --->   "%p_Result_64_57 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_58, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1887 'partselect' 'p_Result_64_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_58, i32 15)" [src/modules.hpp:156]   --->   Operation 1888 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln78_58 = zext i1 %tmp_126 to i16" [src/modules.hpp:156]   --->   Operation 1889 'zext' 'zext_ln78_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1890 [1/1] (0.85ns)   --->   "%add_ln78_33 = add i16 %p_Result_64_57, %zext_ln78_58" [src/modules.hpp:156]   --->   Operation 1890 'add' 'add_ln78_33' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln215_118 = sext i24 %temp_a2_int8_59_V to i25" [src/modules.hpp:154]   --->   Operation 1891 'sext' 'sext_ln215_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln215_119 = sext i24 %temp_a1_int8_59_V to i25" [src/modules.hpp:154]   --->   Operation 1892 'sext' 'sext_ln215_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1893 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_59)   --->   "%add_ln1353_59 = add nsw i25 %sext_ln215_119, %sext_ln215_118" [src/modules.hpp:154]   --->   Operation 1893 'add' 'add_ln1353_59' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1894 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_59)   --->   "%sext_ln68_59 = sext i25 %add_ln1353_59 to i32" [src/modules.hpp:154]   --->   Operation 1894 'sext' 'sext_ln68_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/1] (0.39ns)   --->   "%select_ln215_59 = select i1 %j, i8 %temp_b_int8_59_1_V_10, i8 %temp_b_int8_59_1_V_9" [src/modules.hpp:154]   --->   Operation 1895 'select' 'select_ln215_59' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln68_123 = sext i8 %select_ln215_59 to i32" [src/modules.hpp:154]   --->   Operation 1896 'sext' 'sext_ln68_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1897 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_59 = mul i32 %sext_ln68_59, %sext_ln68_123" [src/modules.hpp:154]   --->   Operation 1897 'mul' 'mul_ln68_59' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln647_65 = trunc i32 %mul_ln68_59 to i16" [src/modules.hpp:155]   --->   Operation 1898 'trunc' 'trunc_ln647_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1899 [1/1] (0.00ns)   --->   "%p_Result_64_58 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_59, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1899 'partselect' 'p_Result_64_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_59, i32 15)" [src/modules.hpp:156]   --->   Operation 1900 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln78_59 = zext i1 %tmp_127 to i16" [src/modules.hpp:156]   --->   Operation 1901 'zext' 'zext_ln78_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1902 [1/1] (0.85ns)   --->   "%add_ln78_34 = add i16 %p_Result_64_58, %zext_ln78_59" [src/modules.hpp:156]   --->   Operation 1902 'add' 'add_ln78_34' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln215_120 = sext i24 %temp_a2_int8_60_V to i25" [src/modules.hpp:154]   --->   Operation 1903 'sext' 'sext_ln215_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln215_121 = sext i24 %temp_a1_int8_60_V to i25" [src/modules.hpp:154]   --->   Operation 1904 'sext' 'sext_ln215_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1905 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_60)   --->   "%add_ln1353_60 = add nsw i25 %sext_ln215_121, %sext_ln215_120" [src/modules.hpp:154]   --->   Operation 1905 'add' 'add_ln1353_60' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1906 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_60)   --->   "%sext_ln68_60 = sext i25 %add_ln1353_60 to i32" [src/modules.hpp:154]   --->   Operation 1906 'sext' 'sext_ln68_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1907 [1/1] (0.39ns)   --->   "%select_ln215_60 = select i1 %j, i8 %temp_b_int8_60_1_V_10, i8 %temp_b_int8_60_1_V_9" [src/modules.hpp:154]   --->   Operation 1907 'select' 'select_ln215_60' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln68_124 = sext i8 %select_ln215_60 to i32" [src/modules.hpp:154]   --->   Operation 1908 'sext' 'sext_ln68_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1909 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_60 = mul i32 %sext_ln68_60, %sext_ln68_124" [src/modules.hpp:154]   --->   Operation 1909 'mul' 'mul_ln68_60' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln647_66 = trunc i32 %mul_ln68_60 to i16" [src/modules.hpp:155]   --->   Operation 1910 'trunc' 'trunc_ln647_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1911 [1/1] (0.00ns)   --->   "%p_Result_64_59 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_60, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1911 'partselect' 'p_Result_64_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_60, i32 15)" [src/modules.hpp:156]   --->   Operation 1912 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln78_60 = zext i1 %tmp_128 to i16" [src/modules.hpp:156]   --->   Operation 1913 'zext' 'zext_ln78_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1914 [1/1] (0.85ns)   --->   "%add_ln78_35 = add i16 %p_Result_64_59, %zext_ln78_60" [src/modules.hpp:156]   --->   Operation 1914 'add' 'add_ln78_35' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln215_122 = sext i24 %temp_a2_int8_61_V to i25" [src/modules.hpp:154]   --->   Operation 1915 'sext' 'sext_ln215_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln215_123 = sext i24 %temp_a1_int8_61_V to i25" [src/modules.hpp:154]   --->   Operation 1916 'sext' 'sext_ln215_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1917 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_61)   --->   "%add_ln1353_61 = add nsw i25 %sext_ln215_123, %sext_ln215_122" [src/modules.hpp:154]   --->   Operation 1917 'add' 'add_ln1353_61' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1918 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_61)   --->   "%sext_ln68_61 = sext i25 %add_ln1353_61 to i32" [src/modules.hpp:154]   --->   Operation 1918 'sext' 'sext_ln68_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1919 [1/1] (0.39ns)   --->   "%select_ln215_61 = select i1 %j, i8 %temp_b_int8_61_1_V_10, i8 %temp_b_int8_61_1_V_9" [src/modules.hpp:154]   --->   Operation 1919 'select' 'select_ln215_61' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln68_125 = sext i8 %select_ln215_61 to i32" [src/modules.hpp:154]   --->   Operation 1920 'sext' 'sext_ln68_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1921 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_61 = mul i32 %sext_ln68_61, %sext_ln68_125" [src/modules.hpp:154]   --->   Operation 1921 'mul' 'mul_ln68_61' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln647_67 = trunc i32 %mul_ln68_61 to i16" [src/modules.hpp:155]   --->   Operation 1922 'trunc' 'trunc_ln647_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%p_Result_64_60 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_61, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1923 'partselect' 'p_Result_64_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_61, i32 15)" [src/modules.hpp:156]   --->   Operation 1924 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln78_61 = zext i1 %tmp_129 to i16" [src/modules.hpp:156]   --->   Operation 1925 'zext' 'zext_ln78_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1926 [1/1] (0.85ns)   --->   "%add_ln78_36 = add i16 %p_Result_64_60, %zext_ln78_61" [src/modules.hpp:156]   --->   Operation 1926 'add' 'add_ln78_36' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln215_124 = sext i24 %temp_a2_int8_62_V to i25" [src/modules.hpp:154]   --->   Operation 1927 'sext' 'sext_ln215_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln215_125 = sext i24 %temp_a1_int8_62_V to i25" [src/modules.hpp:154]   --->   Operation 1928 'sext' 'sext_ln215_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1929 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_62)   --->   "%add_ln1353_62 = add nsw i25 %sext_ln215_125, %sext_ln215_124" [src/modules.hpp:154]   --->   Operation 1929 'add' 'add_ln1353_62' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1930 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_62)   --->   "%sext_ln68_62 = sext i25 %add_ln1353_62 to i32" [src/modules.hpp:154]   --->   Operation 1930 'sext' 'sext_ln68_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1931 [1/1] (0.39ns)   --->   "%select_ln215_62 = select i1 %j, i8 %temp_b_int8_62_1_V_10, i8 %temp_b_int8_62_1_V_9" [src/modules.hpp:154]   --->   Operation 1931 'select' 'select_ln215_62' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln68_126 = sext i8 %select_ln215_62 to i32" [src/modules.hpp:154]   --->   Operation 1932 'sext' 'sext_ln68_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1933 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_62 = mul i32 %sext_ln68_62, %sext_ln68_126" [src/modules.hpp:154]   --->   Operation 1933 'mul' 'mul_ln68_62' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln647_68 = trunc i32 %mul_ln68_62 to i16" [src/modules.hpp:155]   --->   Operation 1934 'trunc' 'trunc_ln647_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (0.00ns)   --->   "%p_Result_64_61 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_62, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1935 'partselect' 'p_Result_64_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_62, i32 15)" [src/modules.hpp:156]   --->   Operation 1936 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln78_62 = zext i1 %tmp_130 to i16" [src/modules.hpp:156]   --->   Operation 1937 'zext' 'zext_ln78_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.85ns)   --->   "%add_ln78_37 = add i16 %p_Result_64_61, %zext_ln78_62" [src/modules.hpp:156]   --->   Operation 1938 'add' 'add_ln78_37' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln215_126 = sext i24 %temp_a2_int8_63_V to i25" [src/modules.hpp:154]   --->   Operation 1939 'sext' 'sext_ln215_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln215_127 = sext i24 %temp_a1_int8_63_V to i25" [src/modules.hpp:154]   --->   Operation 1940 'sext' 'sext_ln215_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1941 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_63)   --->   "%add_ln1353_63 = add nsw i25 %sext_ln215_127, %sext_ln215_126" [src/modules.hpp:154]   --->   Operation 1941 'add' 'add_ln1353_63' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1942 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_63)   --->   "%sext_ln68_63 = sext i25 %add_ln1353_63 to i32" [src/modules.hpp:154]   --->   Operation 1942 'sext' 'sext_ln68_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1943 [1/1] (0.39ns)   --->   "%select_ln215_63 = select i1 %j, i8 %temp_b_int8_63_1_V_10, i8 %temp_b_int8_63_1_V_9" [src/modules.hpp:154]   --->   Operation 1943 'select' 'select_ln215_63' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln68_127 = sext i8 %select_ln215_63 to i32" [src/modules.hpp:154]   --->   Operation 1944 'sext' 'sext_ln68_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1945 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_63 = mul i32 %sext_ln68_63, %sext_ln68_127" [src/modules.hpp:154]   --->   Operation 1945 'mul' 'mul_ln68_63' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln647_69 = trunc i32 %mul_ln68_63 to i16" [src/modules.hpp:155]   --->   Operation 1946 'trunc' 'trunc_ln647_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1947 [1/1] (0.00ns)   --->   "%p_Result_64_62 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_63, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1947 'partselect' 'p_Result_64_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_63, i32 15)" [src/modules.hpp:156]   --->   Operation 1948 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln78_63 = zext i1 %tmp_131 to i16" [src/modules.hpp:156]   --->   Operation 1949 'zext' 'zext_ln78_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1950 [1/1] (0.85ns)   --->   "%add_ln78_38 = add i16 %p_Result_64_62, %zext_ln78_63" [src/modules.hpp:156]   --->   Operation 1950 'add' 'add_ln78_38' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %temp_c1_int8_0_V to i17" [src/modules.hpp:165]   --->   Operation 1951 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i16 %temp_c1_int8_1_V to i17" [src/modules.hpp:164]   --->   Operation 1952 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1953 [1/1] (0.85ns)   --->   "%add_ln700 = add i17 %sext_ln700, %sext_ln700_2" [src/modules.hpp:164]   --->   Operation 1953 'add' 'add_ln700' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i16 %temp_c1_int8_2_V to i17" [src/modules.hpp:165]   --->   Operation 1954 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %temp_c1_int8_3_V to i17" [src/modules.hpp:164]   --->   Operation 1955 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1956 [1/1] (0.85ns)   --->   "%add_ln700_2 = add i17 %sext_ln700_6, %sext_ln700_8" [src/modules.hpp:164]   --->   Operation 1956 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln700_18 = sext i16 %temp_c1_int8_6_V to i17" [src/modules.hpp:165]   --->   Operation 1957 'sext' 'sext_ln700_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln700_24 = sext i16 %temp_c1_int8_7_V to i17" [src/modules.hpp:164]   --->   Operation 1958 'sext' 'sext_ln700_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1959 [1/1] (0.85ns)   --->   "%add_ln700_7 = add i17 %sext_ln700_18, %sext_ln700_24" [src/modules.hpp:164]   --->   Operation 1959 'add' 'add_ln700_7' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln700_30 = sext i16 %temp_c1_int8_9_V to i17" [src/modules.hpp:165]   --->   Operation 1960 'sext' 'sext_ln700_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln700_32 = sext i16 %temp_c1_int8_10_V to i17" [src/modules.hpp:165]   --->   Operation 1961 'sext' 'sext_ln700_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln700_34 = sext i16 %temp_c1_int8_11_V to i17" [src/modules.hpp:165]   --->   Operation 1962 'sext' 'sext_ln700_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln700_36 = sext i16 %temp_c1_int8_12_V to i17" [src/modules.hpp:165]   --->   Operation 1963 'sext' 'sext_ln700_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln700_44 = sext i16 %temp_c1_int8_14_V to i17" [src/modules.hpp:165]   --->   Operation 1964 'sext' 'sext_ln700_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln700_46 = sext i16 %temp_c1_int8_15_V to i17" [src/modules.hpp:164]   --->   Operation 1965 'sext' 'sext_ln700_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1966 [1/1] (0.85ns)   --->   "%add_ln700_15 = add i17 %sext_ln700_30, %sext_ln700_32" [src/modules.hpp:164]   --->   Operation 1966 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1967 [1/1] (0.85ns)   --->   "%add_ln700_17 = add i17 %sext_ln700_34, %sext_ln700_36" [src/modules.hpp:164]   --->   Operation 1967 'add' 'add_ln700_17' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1968 [1/1] (0.85ns)   --->   "%add_ln700_18 = add i17 %sext_ln700_44, %sext_ln700_46" [src/modules.hpp:164]   --->   Operation 1968 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln700_58 = sext i16 %temp_c1_int8_17_V to i17" [src/modules.hpp:165]   --->   Operation 1969 'sext' 'sext_ln700_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln700_60 = sext i16 %temp_c1_int8_18_V to i17" [src/modules.hpp:165]   --->   Operation 1970 'sext' 'sext_ln700_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln700_62 = sext i16 %temp_c1_int8_19_V to i17" [src/modules.hpp:165]   --->   Operation 1971 'sext' 'sext_ln700_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln700_64 = sext i16 %temp_c1_int8_20_V to i17" [src/modules.hpp:165]   --->   Operation 1972 'sext' 'sext_ln700_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln700_66 = sext i16 %temp_c1_int8_21_V to i17" [src/modules.hpp:165]   --->   Operation 1973 'sext' 'sext_ln700_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln700_68 = sext i16 %temp_c1_int8_22_V to i17" [src/modules.hpp:165]   --->   Operation 1974 'sext' 'sext_ln700_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln700_70 = sext i16 %temp_c1_int8_23_V to i17" [src/modules.hpp:165]   --->   Operation 1975 'sext' 'sext_ln700_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln700_76 = sext i16 %temp_c1_int8_24_V to i17" [src/modules.hpp:165]   --->   Operation 1976 'sext' 'sext_ln700_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln700_78 = sext i16 %trunc_ln647_31 to i17" [src/modules.hpp:165]   --->   Operation 1977 'sext' 'sext_ln700_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln700_80 = sext i16 %trunc_ln647_32 to i17" [src/modules.hpp:165]   --->   Operation 1978 'sext' 'sext_ln700_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln700_82 = sext i16 %trunc_ln647_33 to i17" [src/modules.hpp:165]   --->   Operation 1979 'sext' 'sext_ln700_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln700_84 = sext i16 %trunc_ln647_34 to i17" [src/modules.hpp:165]   --->   Operation 1980 'sext' 'sext_ln700_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln700_88 = sext i16 %trunc_ln647_36 to i17" [src/modules.hpp:165]   --->   Operation 1981 'sext' 'sext_ln700_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln700_90 = sext i16 %trunc_ln647_37 to i17" [src/modules.hpp:164]   --->   Operation 1982 'sext' 'sext_ln700_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1983 [1/1] (0.85ns)   --->   "%add_ln700_31 = add i17 %sext_ln700_58, %sext_ln700_60" [src/modules.hpp:164]   --->   Operation 1983 'add' 'add_ln700_31' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1984 [1/1] (0.85ns)   --->   "%add_ln700_33 = add i17 %sext_ln700_62, %sext_ln700_64" [src/modules.hpp:164]   --->   Operation 1984 'add' 'add_ln700_33' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1985 [1/1] (0.85ns)   --->   "%add_ln700_34 = add i17 %sext_ln700_66, %sext_ln700_68" [src/modules.hpp:164]   --->   Operation 1985 'add' 'add_ln700_34' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1986 [1/1] (0.85ns)   --->   "%add_ln700_37 = add i17 %sext_ln700_70, %sext_ln700_76" [src/modules.hpp:164]   --->   Operation 1986 'add' 'add_ln700_37' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1987 [1/1] (0.85ns)   --->   "%add_ln700_38 = add i17 %sext_ln700_78, %sext_ln700_80" [src/modules.hpp:164]   --->   Operation 1987 'add' 'add_ln700_38' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1988 [1/1] (0.85ns)   --->   "%add_ln700_40 = add i17 %sext_ln700_82, %sext_ln700_84" [src/modules.hpp:164]   --->   Operation 1988 'add' 'add_ln700_40' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1989 [1/1] (0.85ns)   --->   "%add_ln700_41 = add i17 %sext_ln700_88, %sext_ln700_90" [src/modules.hpp:164]   --->   Operation 1989 'add' 'add_ln700_41' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln700_116 = sext i16 %trunc_ln647_39 to i17" [src/modules.hpp:165]   --->   Operation 1990 'sext' 'sext_ln700_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln700_118 = sext i16 %trunc_ln647_40 to i17" [src/modules.hpp:165]   --->   Operation 1991 'sext' 'sext_ln700_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln700_120 = sext i16 %trunc_ln647_41 to i17" [src/modules.hpp:165]   --->   Operation 1992 'sext' 'sext_ln700_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln700_122 = sext i16 %trunc_ln647_42 to i17" [src/modules.hpp:165]   --->   Operation 1993 'sext' 'sext_ln700_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln700_124 = sext i16 %trunc_ln647_43 to i17" [src/modules.hpp:165]   --->   Operation 1994 'sext' 'sext_ln700_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln700_126 = sext i16 %trunc_ln647_44 to i17" [src/modules.hpp:165]   --->   Operation 1995 'sext' 'sext_ln700_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln700_128 = sext i16 %trunc_ln647_45 to i17" [src/modules.hpp:165]   --->   Operation 1996 'sext' 'sext_ln700_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln700_130 = sext i16 %trunc_ln647_46 to i17" [src/modules.hpp:165]   --->   Operation 1997 'sext' 'sext_ln700_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln700_132 = sext i16 %trunc_ln647_47 to i17" [src/modules.hpp:165]   --->   Operation 1998 'sext' 'sext_ln700_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln700_134 = sext i16 %trunc_ln647_48 to i17" [src/modules.hpp:165]   --->   Operation 1999 'sext' 'sext_ln700_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln700_136 = sext i16 %trunc_ln647_49 to i17" [src/modules.hpp:165]   --->   Operation 2000 'sext' 'sext_ln700_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln700_140 = sext i16 %trunc_ln647_50 to i17" [src/modules.hpp:165]   --->   Operation 2001 'sext' 'sext_ln700_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln700_142 = sext i16 %trunc_ln647_51 to i17" [src/modules.hpp:165]   --->   Operation 2002 'sext' 'sext_ln700_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln700_144 = sext i16 %trunc_ln647_52 to i17" [src/modules.hpp:165]   --->   Operation 2003 'sext' 'sext_ln700_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln700_146 = sext i16 %trunc_ln647_53 to i17" [src/modules.hpp:165]   --->   Operation 2004 'sext' 'sext_ln700_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln700_148 = sext i16 %trunc_ln647_54 to i17" [src/modules.hpp:165]   --->   Operation 2005 'sext' 'sext_ln700_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln700_150 = sext i16 %trunc_ln647_55 to i17" [src/modules.hpp:165]   --->   Operation 2006 'sext' 'sext_ln700_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln700_152 = sext i16 %trunc_ln647_56 to i17" [src/modules.hpp:165]   --->   Operation 2007 'sext' 'sext_ln700_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln700_154 = sext i16 %trunc_ln647_57 to i17" [src/modules.hpp:165]   --->   Operation 2008 'sext' 'sext_ln700_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln700_156 = sext i16 %trunc_ln647_58 to i17" [src/modules.hpp:165]   --->   Operation 2009 'sext' 'sext_ln700_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln700_158 = sext i16 %trunc_ln647_59 to i17" [src/modules.hpp:165]   --->   Operation 2010 'sext' 'sext_ln700_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln700_160 = sext i16 %trunc_ln647_60 to i17" [src/modules.hpp:165]   --->   Operation 2011 'sext' 'sext_ln700_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln700_162 = sext i16 %trunc_ln647_61 to i17" [src/modules.hpp:165]   --->   Operation 2012 'sext' 'sext_ln700_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln700_164 = sext i16 %trunc_ln647_62 to i17" [src/modules.hpp:165]   --->   Operation 2013 'sext' 'sext_ln700_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln700_166 = sext i16 %trunc_ln647_63 to i17" [src/modules.hpp:165]   --->   Operation 2014 'sext' 'sext_ln700_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln700_168 = sext i16 %trunc_ln647_64 to i17" [src/modules.hpp:165]   --->   Operation 2015 'sext' 'sext_ln700_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln700_170 = sext i16 %trunc_ln647_65 to i17" [src/modules.hpp:165]   --->   Operation 2016 'sext' 'sext_ln700_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln700_172 = sext i16 %trunc_ln647_66 to i17" [src/modules.hpp:165]   --->   Operation 2017 'sext' 'sext_ln700_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln700_176 = sext i16 %trunc_ln647_68 to i17" [src/modules.hpp:165]   --->   Operation 2018 'sext' 'sext_ln700_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln700_178 = sext i16 %trunc_ln647_69 to i17" [src/modules.hpp:164]   --->   Operation 2019 'sext' 'sext_ln700_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2020 [1/1] (0.85ns)   --->   "%add_ln700_63 = add i17 %sext_ln700_116, %sext_ln700_118" [src/modules.hpp:164]   --->   Operation 2020 'add' 'add_ln700_63' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2021 [1/1] (0.85ns)   --->   "%add_ln700_65 = add i17 %sext_ln700_120, %sext_ln700_122" [src/modules.hpp:164]   --->   Operation 2021 'add' 'add_ln700_65' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2022 [1/1] (0.85ns)   --->   "%add_ln700_66 = add i17 %sext_ln700_124, %sext_ln700_126" [src/modules.hpp:164]   --->   Operation 2022 'add' 'add_ln700_66' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2023 [1/1] (0.85ns)   --->   "%add_ln700_69 = add i17 %sext_ln700_128, %sext_ln700_130" [src/modules.hpp:164]   --->   Operation 2023 'add' 'add_ln700_69' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (0.85ns)   --->   "%add_ln700_70 = add i17 %sext_ln700_132, %sext_ln700_134" [src/modules.hpp:164]   --->   Operation 2024 'add' 'add_ln700_70' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2025 [1/1] (0.85ns)   --->   "%add_ln700_72 = add i17 %sext_ln700_136, %sext_ln700_140" [src/modules.hpp:164]   --->   Operation 2025 'add' 'add_ln700_72' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2026 [1/1] (0.85ns)   --->   "%add_ln700_73 = add i17 %sext_ln700_142, %sext_ln700_144" [src/modules.hpp:164]   --->   Operation 2026 'add' 'add_ln700_73' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2027 [1/1] (0.85ns)   --->   "%add_ln700_77 = add i17 %sext_ln700_146, %sext_ln700_148" [src/modules.hpp:164]   --->   Operation 2027 'add' 'add_ln700_77' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2028 [1/1] (0.85ns)   --->   "%add_ln700_78 = add i17 %sext_ln700_150, %sext_ln700_152" [src/modules.hpp:164]   --->   Operation 2028 'add' 'add_ln700_78' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2029 [1/1] (0.85ns)   --->   "%add_ln700_80 = add i17 %sext_ln700_154, %sext_ln700_156" [src/modules.hpp:164]   --->   Operation 2029 'add' 'add_ln700_80' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2030 [1/1] (0.85ns)   --->   "%add_ln700_81 = add i17 %sext_ln700_158, %sext_ln700_160" [src/modules.hpp:164]   --->   Operation 2030 'add' 'add_ln700_81' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2031 [1/1] (0.85ns)   --->   "%add_ln700_84 = add i17 %sext_ln700_162, %sext_ln700_164" [src/modules.hpp:164]   --->   Operation 2031 'add' 'add_ln700_84' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2032 [1/1] (0.85ns)   --->   "%add_ln700_85 = add i17 %sext_ln700_166, %sext_ln700_168" [src/modules.hpp:164]   --->   Operation 2032 'add' 'add_ln700_85' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2033 [1/1] (0.85ns)   --->   "%add_ln700_87 = add i17 %sext_ln700_170, %sext_ln700_172" [src/modules.hpp:164]   --->   Operation 2033 'add' 'add_ln700_87' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2034 [1/1] (0.85ns)   --->   "%add_ln700_88 = add i17 %sext_ln700_176, %sext_ln700_178" [src/modules.hpp:164]   --->   Operation 2034 'add' 'add_ln700_88' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2035 [1/1] (0.00ns)   --->   "br i1 %j, label %3, label %hls_label_9_end" [src/modules.hpp:171]   --->   Operation 2035 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 2036 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Loop_1_L_str)"   --->   Operation 2036 'specloopname' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2037 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 3145728, i64 24576)"   --->   Operation 2037 'speclooptripcount' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2038 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:108]   --->   Operation 2038 'specpipeline' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2039 [1/1] (0.00ns)   --->   "%p_Result_31_15 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_15)" [src/modules.hpp:128]   --->   Operation 2039 'bitconcatenate' 'p_Result_31_15' <Predicate = (!icmp_ln105 & !tmp_19)> <Delay = 0.00>
ST_5 : Operation 2040 [1/1] (0.00ns)   --->   "%p_Result_32_15 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_15)" [src/modules.hpp:125]   --->   Operation 2040 'bitconcatenate' 'p_Result_32_15' <Predicate = (!icmp_ln105 & tmp_19)> <Delay = 0.00>
ST_5 : Operation 2041 [1/1] (0.32ns)   --->   "%temp_a1_int8_16_V = select i1 %tmp_19, i24 %p_Result_32_15, i24 %p_Result_31_15" [src/modules.hpp:124]   --->   Operation 2041 'select' 'temp_a1_int8_16_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2042 [1/1] (0.00ns)   --->   "%temp_a2_int8_16_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_15, i16 0)" [src/modules.hpp:132]   --->   Operation 2042 'bitconcatenate' 'temp_a2_int8_16_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2043 [1/1] (0.00ns)   --->   "%p_Result_31_31 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %trunc_ln647_2)" [src/modules.hpp:128]   --->   Operation 2043 'bitconcatenate' 'p_Result_31_31' <Predicate = (!icmp_ln105 & !tmp_35)> <Delay = 0.00>
ST_5 : Operation 2044 [1/1] (0.00ns)   --->   "%p_Result_32_31 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %trunc_ln647_2)" [src/modules.hpp:125]   --->   Operation 2044 'bitconcatenate' 'p_Result_32_31' <Predicate = (!icmp_ln105 & tmp_35)> <Delay = 0.00>
ST_5 : Operation 2045 [1/1] (0.32ns)   --->   "%temp_a1_int8_32_V = select i1 %tmp_35, i24 %p_Result_32_31, i24 %p_Result_31_31" [src/modules.hpp:124]   --->   Operation 2045 'select' 'temp_a1_int8_32_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2046 [1/1] (0.00ns)   --->   "%temp_a2_int8_32_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %trunc_ln647_3, i16 0)" [src/modules.hpp:132]   --->   Operation 2046 'bitconcatenate' 'temp_a2_int8_32_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln215_32 = sext i24 %temp_a2_int8_16_V to i25" [src/modules.hpp:154]   --->   Operation 2047 'sext' 'sext_ln215_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln215_33 = sext i24 %temp_a1_int8_16_V to i25" [src/modules.hpp:154]   --->   Operation 2048 'sext' 'sext_ln215_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2049 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_16)   --->   "%add_ln1353_16 = add nsw i25 %sext_ln215_33, %sext_ln215_32" [src/modules.hpp:154]   --->   Operation 2049 'add' 'add_ln1353_16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2050 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_16)   --->   "%sext_ln68_16 = sext i25 %add_ln1353_16 to i32" [src/modules.hpp:154]   --->   Operation 2050 'sext' 'sext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln68_80 = sext i8 %select_ln215_16 to i32" [src/modules.hpp:154]   --->   Operation 2051 'sext' 'sext_ln68_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2052 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_16 = mul i32 %sext_ln68_16, %sext_ln68_80" [src/modules.hpp:154]   --->   Operation 2052 'mul' 'mul_ln68_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2053 [1/1] (0.00ns)   --->   "%temp_c1_int8_16_V = trunc i32 %mul_ln68_16 to i16" [src/modules.hpp:155]   --->   Operation 2053 'trunc' 'temp_c1_int8_16_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2054 [1/1] (0.00ns)   --->   "%p_Result_64_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_16, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 2054 'partselect' 'p_Result_64_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_16, i32 15)" [src/modules.hpp:156]   --->   Operation 2055 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln78_16 = zext i1 %tmp_84 to i16" [src/modules.hpp:156]   --->   Operation 2056 'zext' 'zext_ln78_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2057 [1/1] (0.85ns)   --->   "%temp_c2_int8_16_V = add i16 %p_Result_64_15, %zext_ln78_16" [src/modules.hpp:156]   --->   Operation 2057 'add' 'temp_c2_int8_16_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln215_64 = sext i24 %temp_a2_int8_32_V to i25" [src/modules.hpp:154]   --->   Operation 2058 'sext' 'sext_ln215_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln215_65 = sext i24 %temp_a1_int8_32_V to i25" [src/modules.hpp:154]   --->   Operation 2059 'sext' 'sext_ln215_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2060 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_32)   --->   "%add_ln1353_32 = add nsw i25 %sext_ln215_65, %sext_ln215_64" [src/modules.hpp:154]   --->   Operation 2060 'add' 'add_ln1353_32' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2061 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_32)   --->   "%sext_ln68_32 = sext i25 %add_ln1353_32 to i32" [src/modules.hpp:154]   --->   Operation 2061 'sext' 'sext_ln68_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln68_96 = sext i8 %select_ln215_32 to i32" [src/modules.hpp:154]   --->   Operation 2062 'sext' 'sext_ln68_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2063 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_32 = mul i32 %sext_ln68_32, %sext_ln68_96" [src/modules.hpp:154]   --->   Operation 2063 'mul' 'mul_ln68_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln647_38 = trunc i32 %mul_ln68_32 to i16" [src/modules.hpp:155]   --->   Operation 2064 'trunc' 'trunc_ln647_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2065 [1/1] (0.00ns)   --->   "%p_Result_64_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_32, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 2065 'partselect' 'p_Result_64_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_32, i32 15)" [src/modules.hpp:156]   --->   Operation 2066 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln78_32 = zext i1 %tmp_100 to i16" [src/modules.hpp:156]   --->   Operation 2067 'zext' 'zext_ln78_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2068 [1/1] (0.85ns)   --->   "%add_ln78_7 = add i16 %p_Result_64_31, %zext_ln78_32" [src/modules.hpp:156]   --->   Operation 2068 'add' 'add_ln78_7' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i16 %temp_c2_int8_0_V to i17" [src/modules.hpp:164]   --->   Operation 2069 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i17 %add_ln700 to i18" [src/modules.hpp:164]   --->   Operation 2070 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i16 %temp_c2_int8_1_V to i17" [src/modules.hpp:165]   --->   Operation 2071 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2072 [1/1] (0.85ns)   --->   "%add_ln700_1 = add i17 %sext_ln700_1, %sext_ln700_4" [src/modules.hpp:165]   --->   Operation 2072 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i17 %add_ln700_1 to i18" [src/modules.hpp:165]   --->   Operation 2073 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i16 %temp_c2_int8_2_V to i17" [src/modules.hpp:164]   --->   Operation 2074 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i17 %add_ln700_2 to i18" [src/modules.hpp:164]   --->   Operation 2075 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2076 [1/1] (0.86ns)   --->   "%add_ln700_3 = add i18 %sext_ln700_10, %sext_ln700_3" [src/modules.hpp:164]   --->   Operation 2076 'add' 'add_ln700_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i18 %add_ln700_3 to i19" [src/modules.hpp:164]   --->   Operation 2077 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln700_14 = sext i16 %temp_c2_int8_3_V to i17" [src/modules.hpp:165]   --->   Operation 2078 'sext' 'sext_ln700_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2079 [1/1] (0.85ns)   --->   "%add_ln700_4 = add i17 %sext_ln700_7, %sext_ln700_14" [src/modules.hpp:165]   --->   Operation 2079 'add' 'add_ln700_4' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln700_15 = sext i17 %add_ln700_4 to i18" [src/modules.hpp:165]   --->   Operation 2080 'sext' 'sext_ln700_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2081 [1/1] (0.86ns)   --->   "%add_ln700_5 = add i18 %sext_ln700_15, %sext_ln700_5" [src/modules.hpp:165]   --->   Operation 2081 'add' 'add_ln700_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i18 %add_ln700_5 to i19" [src/modules.hpp:165]   --->   Operation 2082 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i16 %temp_c1_int8_4_V to i19" [src/modules.hpp:164]   --->   Operation 2083 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i16 %temp_c2_int8_4_V to i19" [src/modules.hpp:165]   --->   Operation 2084 'sext' 'sext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln700_16 = sext i16 %temp_c1_int8_5_V to i18" [src/modules.hpp:165]   --->   Operation 2085 'sext' 'sext_ln700_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln700_17 = sext i16 %temp_c2_int8_5_V to i18" [src/modules.hpp:164]   --->   Operation 2086 'sext' 'sext_ln700_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln700_20 = sext i16 %temp_c2_int8_6_V to i17" [src/modules.hpp:164]   --->   Operation 2087 'sext' 'sext_ln700_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_6 = add i19 %sext_ln700_9, %sext_ln700_12" [src/modules.hpp:164]   --->   Operation 2088 'add' 'add_ln700_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln700_25 = sext i17 %add_ln700_7 to i18" [src/modules.hpp:164]   --->   Operation 2089 'sext' 'sext_ln700_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2090 [1/1] (0.86ns)   --->   "%add_ln700_8 = add i18 %sext_ln700_25, %sext_ln700_16" [src/modules.hpp:164]   --->   Operation 2090 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln700_26 = sext i18 %add_ln700_8 to i19" [src/modules.hpp:164]   --->   Operation 2091 'sext' 'sext_ln700_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2092 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_9 = add i19 %sext_ln700_26, %add_ln700_6" [src/modules.hpp:164]   --->   Operation 2092 'add' 'add_ln700_9' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln700_19 = sext i19 %add_ln700_9 to i20" [src/modules.hpp:164]   --->   Operation 2093 'sext' 'sext_ln700_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln700_27 = sext i16 %temp_c2_int8_7_V to i17" [src/modules.hpp:165]   --->   Operation 2094 'sext' 'sext_ln700_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_10 = add i19 %sext_ln700_11, %sext_ln700_13" [src/modules.hpp:165]   --->   Operation 2095 'add' 'add_ln700_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2096 [1/1] (0.85ns)   --->   "%add_ln700_11 = add i17 %sext_ln700_20, %sext_ln700_27" [src/modules.hpp:165]   --->   Operation 2096 'add' 'add_ln700_11' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln700_28 = sext i17 %add_ln700_11 to i18" [src/modules.hpp:165]   --->   Operation 2097 'sext' 'sext_ln700_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2098 [1/1] (0.86ns)   --->   "%add_ln700_12 = add i18 %sext_ln700_28, %sext_ln700_17" [src/modules.hpp:165]   --->   Operation 2098 'add' 'add_ln700_12' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln700_29 = sext i18 %add_ln700_12 to i19" [src/modules.hpp:165]   --->   Operation 2099 'sext' 'sext_ln700_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2100 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_13 = add i19 %sext_ln700_29, %add_ln700_10" [src/modules.hpp:165]   --->   Operation 2100 'add' 'add_ln700_13' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln700_21 = sext i19 %add_ln700_13 to i20" [src/modules.hpp:165]   --->   Operation 2101 'sext' 'sext_ln700_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln700_22 = sext i16 %temp_c1_int8_8_V to i20" [src/modules.hpp:164]   --->   Operation 2102 'sext' 'sext_ln700_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln700_23 = sext i16 %temp_c2_int8_8_V to i20" [src/modules.hpp:165]   --->   Operation 2103 'sext' 'sext_ln700_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln700_31 = sext i16 %temp_c2_int8_9_V to i17" [src/modules.hpp:164]   --->   Operation 2104 'sext' 'sext_ln700_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln700_33 = sext i16 %temp_c2_int8_10_V to i17" [src/modules.hpp:164]   --->   Operation 2105 'sext' 'sext_ln700_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln700_35 = sext i16 %temp_c2_int8_11_V to i17" [src/modules.hpp:164]   --->   Operation 2106 'sext' 'sext_ln700_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln700_38 = sext i16 %temp_c2_int8_12_V to i17" [src/modules.hpp:164]   --->   Operation 2107 'sext' 'sext_ln700_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln700_42 = sext i16 %temp_c1_int8_13_V to i18" [src/modules.hpp:165]   --->   Operation 2108 'sext' 'sext_ln700_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln700_43 = sext i16 %temp_c2_int8_13_V to i18" [src/modules.hpp:164]   --->   Operation 2109 'sext' 'sext_ln700_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln700_45 = sext i16 %temp_c2_int8_14_V to i17" [src/modules.hpp:164]   --->   Operation 2110 'sext' 'sext_ln700_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2111 [1/1] (0.88ns)   --->   "%add_ln700_14 = add i20 %sext_ln700_19, %sext_ln700_22" [src/modules.hpp:164]   --->   Operation 2111 'add' 'add_ln700_14' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln700_47 = sext i17 %add_ln700_15 to i20" [src/modules.hpp:164]   --->   Operation 2112 'sext' 'sext_ln700_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_16 = add i20 %sext_ln700_47, %add_ln700_14" [src/modules.hpp:164]   --->   Operation 2113 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln700_48 = sext i17 %add_ln700_17 to i19" [src/modules.hpp:164]   --->   Operation 2114 'sext' 'sext_ln700_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln700_49 = sext i17 %add_ln700_18 to i18" [src/modules.hpp:164]   --->   Operation 2115 'sext' 'sext_ln700_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2116 [1/1] (0.86ns)   --->   "%add_ln700_19 = add i18 %sext_ln700_49, %sext_ln700_42" [src/modules.hpp:164]   --->   Operation 2116 'add' 'add_ln700_19' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln700_50 = sext i18 %add_ln700_19 to i19" [src/modules.hpp:164]   --->   Operation 2117 'sext' 'sext_ln700_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2118 [1/1] (0.87ns)   --->   "%add_ln700_20 = add i19 %sext_ln700_50, %sext_ln700_48" [src/modules.hpp:164]   --->   Operation 2118 'add' 'add_ln700_20' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln700_51 = sext i19 %add_ln700_20 to i20" [src/modules.hpp:164]   --->   Operation 2119 'sext' 'sext_ln700_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2120 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_21 = add i20 %sext_ln700_51, %add_ln700_16" [src/modules.hpp:164]   --->   Operation 2120 'add' 'add_ln700_21' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln700_37 = sext i20 %add_ln700_21 to i21" [src/modules.hpp:164]   --->   Operation 2121 'sext' 'sext_ln700_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln700_52 = sext i16 %temp_c2_int8_15_V to i17" [src/modules.hpp:165]   --->   Operation 2122 'sext' 'sext_ln700_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2123 [1/1] (0.88ns)   --->   "%add_ln700_22 = add i20 %sext_ln700_21, %sext_ln700_23" [src/modules.hpp:165]   --->   Operation 2123 'add' 'add_ln700_22' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2124 [1/1] (0.85ns)   --->   "%add_ln700_23 = add i17 %sext_ln700_31, %sext_ln700_33" [src/modules.hpp:165]   --->   Operation 2124 'add' 'add_ln700_23' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln700_53 = sext i17 %add_ln700_23 to i20" [src/modules.hpp:165]   --->   Operation 2125 'sext' 'sext_ln700_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_24 = add i20 %sext_ln700_53, %add_ln700_22" [src/modules.hpp:165]   --->   Operation 2126 'add' 'add_ln700_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2127 [1/1] (0.85ns)   --->   "%add_ln700_25 = add i17 %sext_ln700_35, %sext_ln700_38" [src/modules.hpp:165]   --->   Operation 2127 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln700_54 = sext i17 %add_ln700_25 to i19" [src/modules.hpp:165]   --->   Operation 2128 'sext' 'sext_ln700_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2129 [1/1] (0.85ns)   --->   "%add_ln700_26 = add i17 %sext_ln700_45, %sext_ln700_52" [src/modules.hpp:165]   --->   Operation 2129 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln700_55 = sext i17 %add_ln700_26 to i18" [src/modules.hpp:165]   --->   Operation 2130 'sext' 'sext_ln700_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2131 [1/1] (0.86ns)   --->   "%add_ln700_27 = add i18 %sext_ln700_55, %sext_ln700_43" [src/modules.hpp:165]   --->   Operation 2131 'add' 'add_ln700_27' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln700_56 = sext i18 %add_ln700_27 to i19" [src/modules.hpp:165]   --->   Operation 2132 'sext' 'sext_ln700_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2133 [1/1] (0.87ns)   --->   "%add_ln700_28 = add i19 %sext_ln700_56, %sext_ln700_54" [src/modules.hpp:165]   --->   Operation 2133 'add' 'add_ln700_28' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln700_57 = sext i19 %add_ln700_28 to i20" [src/modules.hpp:165]   --->   Operation 2134 'sext' 'sext_ln700_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2135 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_29 = add i20 %sext_ln700_57, %add_ln700_24" [src/modules.hpp:165]   --->   Operation 2135 'add' 'add_ln700_29' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln700_40 = sext i16 %temp_c1_int8_16_V to i21" [src/modules.hpp:164]   --->   Operation 2136 'sext' 'sext_ln700_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln700_59 = sext i16 %temp_c2_int8_17_V to i17" [src/modules.hpp:164]   --->   Operation 2137 'sext' 'sext_ln700_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln700_61 = sext i16 %temp_c2_int8_18_V to i17" [src/modules.hpp:164]   --->   Operation 2138 'sext' 'sext_ln700_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln700_63 = sext i16 %temp_c2_int8_19_V to i17" [src/modules.hpp:164]   --->   Operation 2139 'sext' 'sext_ln700_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln700_65 = sext i16 %temp_c2_int8_20_V to i17" [src/modules.hpp:164]   --->   Operation 2140 'sext' 'sext_ln700_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln700_67 = sext i16 %temp_c2_int8_21_V to i17" [src/modules.hpp:164]   --->   Operation 2141 'sext' 'sext_ln700_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln700_69 = sext i16 %temp_c2_int8_22_V to i17" [src/modules.hpp:164]   --->   Operation 2142 'sext' 'sext_ln700_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln700_72 = sext i16 %temp_c2_int8_23_V to i17" [src/modules.hpp:164]   --->   Operation 2143 'sext' 'sext_ln700_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln700_77 = sext i16 %temp_c2_int8_24_V to i17" [src/modules.hpp:164]   --->   Operation 2144 'sext' 'sext_ln700_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln700_79 = sext i16 %add_ln78 to i17" [src/modules.hpp:164]   --->   Operation 2145 'sext' 'sext_ln700_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln700_81 = sext i16 %add_ln78_1 to i17" [src/modules.hpp:164]   --->   Operation 2146 'sext' 'sext_ln700_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln700_83 = sext i16 %add_ln78_2 to i17" [src/modules.hpp:164]   --->   Operation 2147 'sext' 'sext_ln700_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln700_85 = sext i16 %add_ln78_3 to i17" [src/modules.hpp:164]   --->   Operation 2148 'sext' 'sext_ln700_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln700_86 = sext i16 %trunc_ln647_35 to i18" [src/modules.hpp:165]   --->   Operation 2149 'sext' 'sext_ln700_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln700_87 = sext i16 %add_ln78_4 to i18" [src/modules.hpp:164]   --->   Operation 2150 'sext' 'sext_ln700_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln700_89 = sext i16 %add_ln78_5 to i17" [src/modules.hpp:164]   --->   Operation 2151 'sext' 'sext_ln700_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_30 = add i21 %sext_ln700_37, %sext_ln700_40" [src/modules.hpp:164]   --->   Operation 2152 'add' 'add_ln700_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln700_91 = sext i17 %add_ln700_31 to i21" [src/modules.hpp:164]   --->   Operation 2153 'sext' 'sext_ln700_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2154 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_32 = add i21 %sext_ln700_91, %add_ln700_30" [src/modules.hpp:164]   --->   Operation 2154 'add' 'add_ln700_32' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln700_92 = sext i17 %add_ln700_33 to i18" [src/modules.hpp:164]   --->   Operation 2155 'sext' 'sext_ln700_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln700_93 = sext i17 %add_ln700_34 to i18" [src/modules.hpp:164]   --->   Operation 2156 'sext' 'sext_ln700_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2157 [1/1] (0.86ns)   --->   "%add_ln700_35 = add i18 %sext_ln700_93, %sext_ln700_92" [src/modules.hpp:164]   --->   Operation 2157 'add' 'add_ln700_35' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln700_95 = sext i17 %add_ln700_37 to i18" [src/modules.hpp:164]   --->   Operation 2158 'sext' 'sext_ln700_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln700_96 = sext i17 %add_ln700_38 to i18" [src/modules.hpp:164]   --->   Operation 2159 'sext' 'sext_ln700_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2160 [1/1] (0.86ns)   --->   "%add_ln700_39 = add i18 %sext_ln700_96, %sext_ln700_95" [src/modules.hpp:164]   --->   Operation 2160 'add' 'add_ln700_39' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln700_97 = sext i18 %add_ln700_39 to i20" [src/modules.hpp:164]   --->   Operation 2161 'sext' 'sext_ln700_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln700_98 = sext i17 %add_ln700_40 to i19" [src/modules.hpp:164]   --->   Operation 2162 'sext' 'sext_ln700_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln700_99 = sext i17 %add_ln700_41 to i18" [src/modules.hpp:164]   --->   Operation 2163 'sext' 'sext_ln700_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2164 [1/1] (0.86ns)   --->   "%add_ln700_42 = add i18 %sext_ln700_99, %sext_ln700_86" [src/modules.hpp:164]   --->   Operation 2164 'add' 'add_ln700_42' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln700_100 = sext i18 %add_ln700_42 to i19" [src/modules.hpp:164]   --->   Operation 2165 'sext' 'sext_ln700_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2166 [1/1] (0.87ns)   --->   "%add_ln700_43 = add i19 %sext_ln700_100, %sext_ln700_98" [src/modules.hpp:164]   --->   Operation 2166 'add' 'add_ln700_43' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln700_101 = sext i19 %add_ln700_43 to i20" [src/modules.hpp:164]   --->   Operation 2167 'sext' 'sext_ln700_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2168 [1/1] (0.88ns)   --->   "%add_ln700_44 = add i20 %sext_ln700_101, %sext_ln700_97" [src/modules.hpp:164]   --->   Operation 2168 'add' 'add_ln700_44' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln700_103 = sext i16 %add_ln78_6 to i17" [src/modules.hpp:165]   --->   Operation 2169 'sext' 'sext_ln700_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2170 [1/1] (0.85ns)   --->   "%add_ln700_47 = add i17 %sext_ln700_59, %sext_ln700_61" [src/modules.hpp:165]   --->   Operation 2170 'add' 'add_ln700_47' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2171 [1/1] (0.85ns)   --->   "%add_ln700_49 = add i17 %sext_ln700_63, %sext_ln700_65" [src/modules.hpp:165]   --->   Operation 2171 'add' 'add_ln700_49' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln700_105 = sext i17 %add_ln700_49 to i18" [src/modules.hpp:165]   --->   Operation 2172 'sext' 'sext_ln700_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2173 [1/1] (0.85ns)   --->   "%add_ln700_50 = add i17 %sext_ln700_67, %sext_ln700_69" [src/modules.hpp:165]   --->   Operation 2173 'add' 'add_ln700_50' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln700_106 = sext i17 %add_ln700_50 to i18" [src/modules.hpp:165]   --->   Operation 2174 'sext' 'sext_ln700_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2175 [1/1] (0.86ns)   --->   "%add_ln700_51 = add i18 %sext_ln700_106, %sext_ln700_105" [src/modules.hpp:165]   --->   Operation 2175 'add' 'add_ln700_51' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2176 [1/1] (0.85ns)   --->   "%add_ln700_53 = add i17 %sext_ln700_72, %sext_ln700_77" [src/modules.hpp:165]   --->   Operation 2176 'add' 'add_ln700_53' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln700_108 = sext i17 %add_ln700_53 to i18" [src/modules.hpp:165]   --->   Operation 2177 'sext' 'sext_ln700_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2178 [1/1] (0.85ns)   --->   "%add_ln700_54 = add i17 %sext_ln700_79, %sext_ln700_81" [src/modules.hpp:165]   --->   Operation 2178 'add' 'add_ln700_54' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln700_109 = sext i17 %add_ln700_54 to i18" [src/modules.hpp:165]   --->   Operation 2179 'sext' 'sext_ln700_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2180 [1/1] (0.86ns)   --->   "%add_ln700_55 = add i18 %sext_ln700_109, %sext_ln700_108" [src/modules.hpp:165]   --->   Operation 2180 'add' 'add_ln700_55' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln700_110 = sext i18 %add_ln700_55 to i20" [src/modules.hpp:165]   --->   Operation 2181 'sext' 'sext_ln700_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2182 [1/1] (0.85ns)   --->   "%add_ln700_56 = add i17 %sext_ln700_83, %sext_ln700_85" [src/modules.hpp:165]   --->   Operation 2182 'add' 'add_ln700_56' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln700_111 = sext i17 %add_ln700_56 to i19" [src/modules.hpp:165]   --->   Operation 2183 'sext' 'sext_ln700_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2184 [1/1] (0.85ns)   --->   "%add_ln700_57 = add i17 %sext_ln700_89, %sext_ln700_103" [src/modules.hpp:165]   --->   Operation 2184 'add' 'add_ln700_57' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln700_112 = sext i17 %add_ln700_57 to i18" [src/modules.hpp:165]   --->   Operation 2185 'sext' 'sext_ln700_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2186 [1/1] (0.86ns)   --->   "%add_ln700_58 = add i18 %sext_ln700_112, %sext_ln700_87" [src/modules.hpp:165]   --->   Operation 2186 'add' 'add_ln700_58' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln700_113 = sext i18 %add_ln700_58 to i19" [src/modules.hpp:165]   --->   Operation 2187 'sext' 'sext_ln700_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2188 [1/1] (0.87ns)   --->   "%add_ln700_59 = add i19 %sext_ln700_113, %sext_ln700_111" [src/modules.hpp:165]   --->   Operation 2188 'add' 'add_ln700_59' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln700_114 = sext i19 %add_ln700_59 to i20" [src/modules.hpp:165]   --->   Operation 2189 'sext' 'sext_ln700_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2190 [1/1] (0.88ns)   --->   "%add_ln700_60 = add i20 %sext_ln700_114, %sext_ln700_110" [src/modules.hpp:165]   --->   Operation 2190 'add' 'add_ln700_60' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln700_117 = sext i16 %add_ln78_8 to i17" [src/modules.hpp:164]   --->   Operation 2191 'sext' 'sext_ln700_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln700_119 = sext i16 %add_ln78_9 to i17" [src/modules.hpp:164]   --->   Operation 2192 'sext' 'sext_ln700_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln700_121 = sext i16 %add_ln78_10 to i17" [src/modules.hpp:164]   --->   Operation 2193 'sext' 'sext_ln700_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln700_123 = sext i16 %add_ln78_11 to i17" [src/modules.hpp:164]   --->   Operation 2194 'sext' 'sext_ln700_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln700_125 = sext i16 %add_ln78_12 to i17" [src/modules.hpp:164]   --->   Operation 2195 'sext' 'sext_ln700_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln700_127 = sext i16 %add_ln78_13 to i17" [src/modules.hpp:164]   --->   Operation 2196 'sext' 'sext_ln700_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln700_129 = sext i16 %add_ln78_14 to i17" [src/modules.hpp:164]   --->   Operation 2197 'sext' 'sext_ln700_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln700_131 = sext i16 %add_ln78_15 to i17" [src/modules.hpp:164]   --->   Operation 2198 'sext' 'sext_ln700_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln700_133 = sext i16 %add_ln78_16 to i17" [src/modules.hpp:164]   --->   Operation 2199 'sext' 'sext_ln700_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln700_135 = sext i16 %add_ln78_17 to i17" [src/modules.hpp:164]   --->   Operation 2200 'sext' 'sext_ln700_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln700_138 = sext i16 %add_ln78_18 to i17" [src/modules.hpp:164]   --->   Operation 2201 'sext' 'sext_ln700_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln700_141 = sext i16 %add_ln78_19 to i17" [src/modules.hpp:164]   --->   Operation 2202 'sext' 'sext_ln700_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln700_143 = sext i16 %add_ln78_20 to i17" [src/modules.hpp:164]   --->   Operation 2203 'sext' 'sext_ln700_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln700_145 = sext i16 %add_ln78_21 to i17" [src/modules.hpp:164]   --->   Operation 2204 'sext' 'sext_ln700_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln700_147 = sext i16 %add_ln78_22 to i17" [src/modules.hpp:164]   --->   Operation 2205 'sext' 'sext_ln700_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln700_149 = sext i16 %add_ln78_23 to i17" [src/modules.hpp:164]   --->   Operation 2206 'sext' 'sext_ln700_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln700_151 = sext i16 %add_ln78_24 to i17" [src/modules.hpp:164]   --->   Operation 2207 'sext' 'sext_ln700_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln700_153 = sext i16 %add_ln78_25 to i17" [src/modules.hpp:164]   --->   Operation 2208 'sext' 'sext_ln700_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln700_155 = sext i16 %add_ln78_26 to i17" [src/modules.hpp:164]   --->   Operation 2209 'sext' 'sext_ln700_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln700_157 = sext i16 %add_ln78_27 to i17" [src/modules.hpp:164]   --->   Operation 2210 'sext' 'sext_ln700_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln700_159 = sext i16 %add_ln78_28 to i17" [src/modules.hpp:164]   --->   Operation 2211 'sext' 'sext_ln700_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln700_161 = sext i16 %add_ln78_29 to i17" [src/modules.hpp:164]   --->   Operation 2212 'sext' 'sext_ln700_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln700_163 = sext i16 %add_ln78_30 to i17" [src/modules.hpp:164]   --->   Operation 2213 'sext' 'sext_ln700_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln700_165 = sext i16 %add_ln78_31 to i17" [src/modules.hpp:164]   --->   Operation 2214 'sext' 'sext_ln700_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln700_167 = sext i16 %add_ln78_32 to i17" [src/modules.hpp:164]   --->   Operation 2215 'sext' 'sext_ln700_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln700_169 = sext i16 %add_ln78_33 to i17" [src/modules.hpp:164]   --->   Operation 2216 'sext' 'sext_ln700_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln700_171 = sext i16 %add_ln78_34 to i17" [src/modules.hpp:164]   --->   Operation 2217 'sext' 'sext_ln700_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln700_173 = sext i16 %add_ln78_35 to i17" [src/modules.hpp:164]   --->   Operation 2218 'sext' 'sext_ln700_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln700_174 = sext i16 %trunc_ln647_67 to i18" [src/modules.hpp:165]   --->   Operation 2219 'sext' 'sext_ln700_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln700_175 = sext i16 %add_ln78_36 to i18" [src/modules.hpp:164]   --->   Operation 2220 'sext' 'sext_ln700_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln700_177 = sext i16 %add_ln78_37 to i17" [src/modules.hpp:164]   --->   Operation 2221 'sext' 'sext_ln700_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln700_180 = sext i17 %add_ln700_65 to i18" [src/modules.hpp:164]   --->   Operation 2222 'sext' 'sext_ln700_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln700_181 = sext i17 %add_ln700_66 to i18" [src/modules.hpp:164]   --->   Operation 2223 'sext' 'sext_ln700_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2224 [1/1] (0.86ns)   --->   "%add_ln700_67 = add i18 %sext_ln700_181, %sext_ln700_180" [src/modules.hpp:164]   --->   Operation 2224 'add' 'add_ln700_67' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln700_183 = sext i17 %add_ln700_69 to i18" [src/modules.hpp:164]   --->   Operation 2225 'sext' 'sext_ln700_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln700_184 = sext i17 %add_ln700_70 to i18" [src/modules.hpp:164]   --->   Operation 2226 'sext' 'sext_ln700_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2227 [1/1] (0.86ns)   --->   "%add_ln700_71 = add i18 %sext_ln700_184, %sext_ln700_183" [src/modules.hpp:164]   --->   Operation 2227 'add' 'add_ln700_71' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln700_185 = sext i18 %add_ln700_71 to i19" [src/modules.hpp:164]   --->   Operation 2228 'sext' 'sext_ln700_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln700_186 = sext i17 %add_ln700_72 to i18" [src/modules.hpp:164]   --->   Operation 2229 'sext' 'sext_ln700_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln700_187 = sext i17 %add_ln700_73 to i18" [src/modules.hpp:164]   --->   Operation 2230 'sext' 'sext_ln700_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2231 [1/1] (0.86ns)   --->   "%add_ln700_74 = add i18 %sext_ln700_187, %sext_ln700_186" [src/modules.hpp:164]   --->   Operation 2231 'add' 'add_ln700_74' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln700_188 = sext i18 %add_ln700_74 to i19" [src/modules.hpp:164]   --->   Operation 2232 'sext' 'sext_ln700_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2233 [1/1] (0.87ns)   --->   "%add_ln700_75 = add i19 %sext_ln700_188, %sext_ln700_185" [src/modules.hpp:164]   --->   Operation 2233 'add' 'add_ln700_75' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln700_190 = sext i17 %add_ln700_77 to i18" [src/modules.hpp:164]   --->   Operation 2234 'sext' 'sext_ln700_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln700_191 = sext i17 %add_ln700_78 to i18" [src/modules.hpp:164]   --->   Operation 2235 'sext' 'sext_ln700_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2236 [1/1] (0.86ns)   --->   "%add_ln700_79 = add i18 %sext_ln700_191, %sext_ln700_190" [src/modules.hpp:164]   --->   Operation 2236 'add' 'add_ln700_79' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln700_192 = sext i18 %add_ln700_79 to i19" [src/modules.hpp:164]   --->   Operation 2237 'sext' 'sext_ln700_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln700_193 = sext i17 %add_ln700_80 to i18" [src/modules.hpp:164]   --->   Operation 2238 'sext' 'sext_ln700_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln700_194 = sext i17 %add_ln700_81 to i18" [src/modules.hpp:164]   --->   Operation 2239 'sext' 'sext_ln700_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2240 [1/1] (0.86ns)   --->   "%add_ln700_82 = add i18 %sext_ln700_194, %sext_ln700_193" [src/modules.hpp:164]   --->   Operation 2240 'add' 'add_ln700_82' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln700_195 = sext i18 %add_ln700_82 to i19" [src/modules.hpp:164]   --->   Operation 2241 'sext' 'sext_ln700_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2242 [1/1] (0.87ns)   --->   "%add_ln700_83 = add i19 %sext_ln700_195, %sext_ln700_192" [src/modules.hpp:164]   --->   Operation 2242 'add' 'add_ln700_83' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln700_196 = sext i19 %add_ln700_83 to i21" [src/modules.hpp:164]   --->   Operation 2243 'sext' 'sext_ln700_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln700_197 = sext i17 %add_ln700_84 to i18" [src/modules.hpp:164]   --->   Operation 2244 'sext' 'sext_ln700_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln700_198 = sext i17 %add_ln700_85 to i18" [src/modules.hpp:164]   --->   Operation 2245 'sext' 'sext_ln700_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2246 [1/1] (0.86ns)   --->   "%add_ln700_86 = add i18 %sext_ln700_198, %sext_ln700_197" [src/modules.hpp:164]   --->   Operation 2246 'add' 'add_ln700_86' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln700_199 = sext i18 %add_ln700_86 to i20" [src/modules.hpp:164]   --->   Operation 2247 'sext' 'sext_ln700_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln700_200 = sext i17 %add_ln700_87 to i19" [src/modules.hpp:164]   --->   Operation 2248 'sext' 'sext_ln700_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln700_201 = sext i17 %add_ln700_88 to i18" [src/modules.hpp:164]   --->   Operation 2249 'sext' 'sext_ln700_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2250 [1/1] (0.86ns)   --->   "%add_ln700_89 = add i18 %sext_ln700_201, %sext_ln700_174" [src/modules.hpp:164]   --->   Operation 2250 'add' 'add_ln700_89' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln700_202 = sext i18 %add_ln700_89 to i19" [src/modules.hpp:164]   --->   Operation 2251 'sext' 'sext_ln700_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2252 [1/1] (0.87ns)   --->   "%add_ln700_90 = add i19 %sext_ln700_202, %sext_ln700_200" [src/modules.hpp:164]   --->   Operation 2252 'add' 'add_ln700_90' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln700_203 = sext i19 %add_ln700_90 to i20" [src/modules.hpp:164]   --->   Operation 2253 'sext' 'sext_ln700_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2254 [1/1] (0.88ns)   --->   "%add_ln700_91 = add i20 %sext_ln700_203, %sext_ln700_199" [src/modules.hpp:164]   --->   Operation 2254 'add' 'add_ln700_91' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln700_204 = sext i20 %add_ln700_91 to i21" [src/modules.hpp:164]   --->   Operation 2255 'sext' 'sext_ln700_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2256 [1/1] (0.89ns)   --->   "%add_ln700_92 = add i21 %sext_ln700_204, %sext_ln700_196" [src/modules.hpp:164]   --->   Operation 2256 'add' 'add_ln700_92' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln700_206 = sext i16 %add_ln78_38 to i17" [src/modules.hpp:165]   --->   Operation 2257 'sext' 'sext_ln700_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2258 [1/1] (0.85ns)   --->   "%add_ln700_95 = add i17 %sext_ln700_117, %sext_ln700_119" [src/modules.hpp:165]   --->   Operation 2258 'add' 'add_ln700_95' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2259 [1/1] (0.85ns)   --->   "%add_ln700_97 = add i17 %sext_ln700_121, %sext_ln700_123" [src/modules.hpp:165]   --->   Operation 2259 'add' 'add_ln700_97' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln700_208 = sext i17 %add_ln700_97 to i18" [src/modules.hpp:165]   --->   Operation 2260 'sext' 'sext_ln700_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2261 [1/1] (0.85ns)   --->   "%add_ln700_98 = add i17 %sext_ln700_125, %sext_ln700_127" [src/modules.hpp:165]   --->   Operation 2261 'add' 'add_ln700_98' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln700_209 = sext i17 %add_ln700_98 to i18" [src/modules.hpp:165]   --->   Operation 2262 'sext' 'sext_ln700_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2263 [1/1] (0.86ns)   --->   "%add_ln700_99 = add i18 %sext_ln700_209, %sext_ln700_208" [src/modules.hpp:165]   --->   Operation 2263 'add' 'add_ln700_99' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2264 [1/1] (0.85ns)   --->   "%add_ln700_101 = add i17 %sext_ln700_129, %sext_ln700_131" [src/modules.hpp:165]   --->   Operation 2264 'add' 'add_ln700_101' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln700_211 = sext i17 %add_ln700_101 to i18" [src/modules.hpp:165]   --->   Operation 2265 'sext' 'sext_ln700_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2266 [1/1] (0.85ns)   --->   "%add_ln700_102 = add i17 %sext_ln700_133, %sext_ln700_135" [src/modules.hpp:165]   --->   Operation 2266 'add' 'add_ln700_102' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln700_212 = sext i17 %add_ln700_102 to i18" [src/modules.hpp:165]   --->   Operation 2267 'sext' 'sext_ln700_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2268 [1/1] (0.86ns)   --->   "%add_ln700_103 = add i18 %sext_ln700_212, %sext_ln700_211" [src/modules.hpp:165]   --->   Operation 2268 'add' 'add_ln700_103' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln700_213 = sext i18 %add_ln700_103 to i19" [src/modules.hpp:165]   --->   Operation 2269 'sext' 'sext_ln700_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2270 [1/1] (0.85ns)   --->   "%add_ln700_104 = add i17 %sext_ln700_138, %sext_ln700_141" [src/modules.hpp:165]   --->   Operation 2270 'add' 'add_ln700_104' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln700_214 = sext i17 %add_ln700_104 to i18" [src/modules.hpp:165]   --->   Operation 2271 'sext' 'sext_ln700_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2272 [1/1] (0.85ns)   --->   "%add_ln700_105 = add i17 %sext_ln700_143, %sext_ln700_145" [src/modules.hpp:165]   --->   Operation 2272 'add' 'add_ln700_105' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln700_215 = sext i17 %add_ln700_105 to i18" [src/modules.hpp:165]   --->   Operation 2273 'sext' 'sext_ln700_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2274 [1/1] (0.86ns)   --->   "%add_ln700_106 = add i18 %sext_ln700_215, %sext_ln700_214" [src/modules.hpp:165]   --->   Operation 2274 'add' 'add_ln700_106' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln700_216 = sext i18 %add_ln700_106 to i19" [src/modules.hpp:165]   --->   Operation 2275 'sext' 'sext_ln700_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2276 [1/1] (0.87ns)   --->   "%add_ln700_107 = add i19 %sext_ln700_216, %sext_ln700_213" [src/modules.hpp:165]   --->   Operation 2276 'add' 'add_ln700_107' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2277 [1/1] (0.85ns)   --->   "%add_ln700_109 = add i17 %sext_ln700_147, %sext_ln700_149" [src/modules.hpp:165]   --->   Operation 2277 'add' 'add_ln700_109' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln700_218 = sext i17 %add_ln700_109 to i18" [src/modules.hpp:165]   --->   Operation 2278 'sext' 'sext_ln700_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2279 [1/1] (0.85ns)   --->   "%add_ln700_110 = add i17 %sext_ln700_151, %sext_ln700_153" [src/modules.hpp:165]   --->   Operation 2279 'add' 'add_ln700_110' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln700_219 = sext i17 %add_ln700_110 to i18" [src/modules.hpp:165]   --->   Operation 2280 'sext' 'sext_ln700_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2281 [1/1] (0.86ns)   --->   "%add_ln700_111 = add i18 %sext_ln700_219, %sext_ln700_218" [src/modules.hpp:165]   --->   Operation 2281 'add' 'add_ln700_111' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln700_220 = sext i18 %add_ln700_111 to i19" [src/modules.hpp:165]   --->   Operation 2282 'sext' 'sext_ln700_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2283 [1/1] (0.85ns)   --->   "%add_ln700_112 = add i17 %sext_ln700_155, %sext_ln700_157" [src/modules.hpp:165]   --->   Operation 2283 'add' 'add_ln700_112' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln700_221 = sext i17 %add_ln700_112 to i18" [src/modules.hpp:165]   --->   Operation 2284 'sext' 'sext_ln700_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2285 [1/1] (0.85ns)   --->   "%add_ln700_113 = add i17 %sext_ln700_159, %sext_ln700_161" [src/modules.hpp:165]   --->   Operation 2285 'add' 'add_ln700_113' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln700_222 = sext i17 %add_ln700_113 to i18" [src/modules.hpp:165]   --->   Operation 2286 'sext' 'sext_ln700_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2287 [1/1] (0.86ns)   --->   "%add_ln700_114 = add i18 %sext_ln700_222, %sext_ln700_221" [src/modules.hpp:165]   --->   Operation 2287 'add' 'add_ln700_114' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln700_223 = sext i18 %add_ln700_114 to i19" [src/modules.hpp:165]   --->   Operation 2288 'sext' 'sext_ln700_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2289 [1/1] (0.87ns)   --->   "%add_ln700_115 = add i19 %sext_ln700_223, %sext_ln700_220" [src/modules.hpp:165]   --->   Operation 2289 'add' 'add_ln700_115' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln700_224 = sext i19 %add_ln700_115 to i21" [src/modules.hpp:165]   --->   Operation 2290 'sext' 'sext_ln700_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2291 [1/1] (0.85ns)   --->   "%add_ln700_116 = add i17 %sext_ln700_163, %sext_ln700_165" [src/modules.hpp:165]   --->   Operation 2291 'add' 'add_ln700_116' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln700_225 = sext i17 %add_ln700_116 to i18" [src/modules.hpp:165]   --->   Operation 2292 'sext' 'sext_ln700_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2293 [1/1] (0.85ns)   --->   "%add_ln700_117 = add i17 %sext_ln700_167, %sext_ln700_169" [src/modules.hpp:165]   --->   Operation 2293 'add' 'add_ln700_117' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln700_226 = sext i17 %add_ln700_117 to i18" [src/modules.hpp:165]   --->   Operation 2294 'sext' 'sext_ln700_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2295 [1/1] (0.86ns)   --->   "%add_ln700_118 = add i18 %sext_ln700_226, %sext_ln700_225" [src/modules.hpp:165]   --->   Operation 2295 'add' 'add_ln700_118' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln700_227 = sext i18 %add_ln700_118 to i20" [src/modules.hpp:165]   --->   Operation 2296 'sext' 'sext_ln700_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2297 [1/1] (0.85ns)   --->   "%add_ln700_119 = add i17 %sext_ln700_171, %sext_ln700_173" [src/modules.hpp:165]   --->   Operation 2297 'add' 'add_ln700_119' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln700_228 = sext i17 %add_ln700_119 to i19" [src/modules.hpp:165]   --->   Operation 2298 'sext' 'sext_ln700_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2299 [1/1] (0.85ns)   --->   "%add_ln700_120 = add i17 %sext_ln700_177, %sext_ln700_206" [src/modules.hpp:165]   --->   Operation 2299 'add' 'add_ln700_120' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln700_229 = sext i17 %add_ln700_120 to i18" [src/modules.hpp:165]   --->   Operation 2300 'sext' 'sext_ln700_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2301 [1/1] (0.86ns)   --->   "%add_ln700_121 = add i18 %sext_ln700_229, %sext_ln700_175" [src/modules.hpp:165]   --->   Operation 2301 'add' 'add_ln700_121' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln700_230 = sext i18 %add_ln700_121 to i19" [src/modules.hpp:165]   --->   Operation 2302 'sext' 'sext_ln700_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2303 [1/1] (0.87ns)   --->   "%add_ln700_122 = add i19 %sext_ln700_230, %sext_ln700_228" [src/modules.hpp:165]   --->   Operation 2303 'add' 'add_ln700_122' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln700_231 = sext i19 %add_ln700_122 to i20" [src/modules.hpp:165]   --->   Operation 2304 'sext' 'sext_ln700_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2305 [1/1] (0.88ns)   --->   "%add_ln700_123 = add i20 %sext_ln700_231, %sext_ln700_227" [src/modules.hpp:165]   --->   Operation 2305 'add' 'add_ln700_123' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln700_232 = sext i20 %add_ln700_123 to i21" [src/modules.hpp:165]   --->   Operation 2306 'sext' 'sext_ln700_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2307 [1/1] (0.89ns)   --->   "%add_ln700_124 = add i21 %sext_ln700_232, %sext_ln700_224" [src/modules.hpp:165]   --->   Operation 2307 'add' 'add_ln700_124' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.71>
ST_6 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln700_39 = sext i20 %add_ln700_29 to i21" [src/modules.hpp:165]   --->   Operation 2308 'sext' 'sext_ln700_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln700_41 = sext i16 %temp_c2_int8_16_V to i21" [src/modules.hpp:165]   --->   Operation 2309 'sext' 'sext_ln700_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln700_94 = sext i18 %add_ln700_35 to i21" [src/modules.hpp:164]   --->   Operation 2310 'sext' 'sext_ln700_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_36 = add i21 %sext_ln700_94, %add_ln700_32" [src/modules.hpp:164]   --->   Operation 2311 'add' 'add_ln700_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln700_102 = sext i20 %add_ln700_44 to i21" [src/modules.hpp:164]   --->   Operation 2312 'sext' 'sext_ln700_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2313 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_45 = add i21 %sext_ln700_102, %add_ln700_36" [src/modules.hpp:164]   --->   Operation 2313 'add' 'add_ln700_45' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln700_71 = sext i21 %add_ln700_45 to i22" [src/modules.hpp:164]   --->   Operation 2314 'sext' 'sext_ln700_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_46 = add i21 %sext_ln700_39, %sext_ln700_41" [src/modules.hpp:165]   --->   Operation 2315 'add' 'add_ln700_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln700_104 = sext i17 %add_ln700_47 to i21" [src/modules.hpp:165]   --->   Operation 2316 'sext' 'sext_ln700_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2317 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_48 = add i21 %sext_ln700_104, %add_ln700_46" [src/modules.hpp:165]   --->   Operation 2317 'add' 'add_ln700_48' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln700_107 = sext i18 %add_ln700_51 to i21" [src/modules.hpp:165]   --->   Operation 2318 'sext' 'sext_ln700_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_52 = add i21 %sext_ln700_107, %add_ln700_48" [src/modules.hpp:165]   --->   Operation 2319 'add' 'add_ln700_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln700_115 = sext i20 %add_ln700_60 to i21" [src/modules.hpp:165]   --->   Operation 2320 'sext' 'sext_ln700_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2321 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_61 = add i21 %sext_ln700_115, %add_ln700_52" [src/modules.hpp:165]   --->   Operation 2321 'add' 'add_ln700_61' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln700_73 = sext i21 %add_ln700_61 to i22" [src/modules.hpp:165]   --->   Operation 2322 'sext' 'sext_ln700_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln700_74 = sext i16 %trunc_ln647_38 to i22" [src/modules.hpp:164]   --->   Operation 2323 'sext' 'sext_ln700_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln700_75 = sext i16 %add_ln78_7 to i22" [src/modules.hpp:165]   --->   Operation 2324 'sext' 'sext_ln700_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2325 [1/1] (0.90ns)   --->   "%add_ln700_62 = add i22 %sext_ln700_71, %sext_ln700_74" [src/modules.hpp:164]   --->   Operation 2325 'add' 'add_ln700_62' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln700_179 = sext i17 %add_ln700_63 to i22" [src/modules.hpp:164]   --->   Operation 2326 'sext' 'sext_ln700_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_64 = add i22 %sext_ln700_179, %add_ln700_62" [src/modules.hpp:164]   --->   Operation 2327 'add' 'add_ln700_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln700_182 = sext i18 %add_ln700_67 to i22" [src/modules.hpp:164]   --->   Operation 2328 'sext' 'sext_ln700_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2329 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_68 = add i22 %sext_ln700_182, %add_ln700_64" [src/modules.hpp:164]   --->   Operation 2329 'add' 'add_ln700_68' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln700_189 = sext i19 %add_ln700_75 to i22" [src/modules.hpp:164]   --->   Operation 2330 'sext' 'sext_ln700_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_76 = add i22 %sext_ln700_189, %add_ln700_68" [src/modules.hpp:164]   --->   Operation 2331 'add' 'add_ln700_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln700_205 = sext i21 %add_ln700_92 to i22" [src/modules.hpp:164]   --->   Operation 2332 'sext' 'sext_ln700_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2333 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%c_buffer1_0_V = add i22 %sext_ln700_205, %add_ln700_76" [src/modules.hpp:164]   --->   Operation 2333 'add' 'c_buffer1_0_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2334 [1/1] (0.90ns)   --->   "%add_ln700_94 = add i22 %sext_ln700_73, %sext_ln700_75" [src/modules.hpp:165]   --->   Operation 2334 'add' 'add_ln700_94' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln700_207 = sext i17 %add_ln700_95 to i22" [src/modules.hpp:165]   --->   Operation 2335 'sext' 'sext_ln700_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_96 = add i22 %sext_ln700_207, %add_ln700_94" [src/modules.hpp:165]   --->   Operation 2336 'add' 'add_ln700_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln700_210 = sext i18 %add_ln700_99 to i22" [src/modules.hpp:165]   --->   Operation 2337 'sext' 'sext_ln700_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2338 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_100 = add i22 %sext_ln700_210, %add_ln700_96" [src/modules.hpp:165]   --->   Operation 2338 'add' 'add_ln700_100' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln700_217 = sext i19 %add_ln700_107 to i22" [src/modules.hpp:165]   --->   Operation 2339 'sext' 'sext_ln700_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_108 = add i22 %sext_ln700_217, %add_ln700_100" [src/modules.hpp:165]   --->   Operation 2340 'add' 'add_ln700_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln700_233 = sext i21 %add_ln700_124 to i22" [src/modules.hpp:165]   --->   Operation 2341 'sext' 'sext_ln700_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2342 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%c_buffer2_0_V = add i22 %sext_ln700_233, %add_ln700_108" [src/modules.hpp:165]   --->   Operation 2342 'add' 'c_buffer2_0_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.30>
ST_7 : Operation 2343 [1/1] (0.00ns)   --->   "%c_buffer2_1_V_load = load i32* %c_buffer2_1_V" [src/modules.hpp:169]   --->   Operation 2343 'load' 'c_buffer2_1_V_load' <Predicate = (!j)> <Delay = 0.00>
ST_7 : Operation 2344 [1/1] (0.00ns)   --->   "%c_buffer2_1_V_3_loa = load i32* %c_buffer2_1_V_3" [src/modules.hpp:169]   --->   Operation 2344 'load' 'c_buffer2_1_V_3_loa' <Predicate = (j)> <Delay = 0.00>
ST_7 : Operation 2345 [1/1] (0.00ns)   --->   "%c_buffer1_1_V_load = load i32* %c_buffer1_1_V" [src/modules.hpp:168]   --->   Operation 2345 'load' 'c_buffer1_1_V_load' <Predicate = (!j)> <Delay = 0.00>
ST_7 : Operation 2346 [1/1] (0.00ns)   --->   "%c_buffer1_1_V_3_loa = load i32* %c_buffer1_1_V_3" [src/modules.hpp:168]   --->   Operation 2346 'load' 'c_buffer1_1_V_3_loa' <Predicate = (j)> <Delay = 0.00>
ST_7 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln700_137 = sext i22 %c_buffer1_0_V to i32" [src/modules.hpp:164]   --->   Operation 2347 'sext' 'sext_ln700_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln700_139 = sext i22 %c_buffer2_0_V to i32" [src/modules.hpp:165]   --->   Operation 2348 'sext' 'sext_ln700_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2349 [1/1] (0.44ns)   --->   "%c_buffer1_1_V_5 = select i1 %j, i32 %c_buffer1_1_V_3_loa, i32 %sext_ln700_137" [src/modules.hpp:168]   --->   Operation 2349 'select' 'c_buffer1_1_V_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2350 [1/1] (0.44ns)   --->   "%c_buffer1_1_V_6 = select i1 %j, i32 %sext_ln700_137, i32 %c_buffer1_1_V_load" [src/modules.hpp:168]   --->   Operation 2350 'select' 'c_buffer1_1_V_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2351 [1/1] (0.44ns)   --->   "%c_buffer2_1_V_5 = select i1 %j, i32 %c_buffer2_1_V_3_loa, i32 %sext_ln700_139" [src/modules.hpp:169]   --->   Operation 2351 'select' 'c_buffer2_1_V_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2352 [1/1] (0.44ns)   --->   "%c_buffer2_1_V_6 = select i1 %j, i32 %sext_ln700_139, i32 %c_buffer2_1_V_load" [src/modules.hpp:169]   --->   Operation 2352 'select' 'c_buffer2_1_V_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2353 [1/1] (0.00ns)   --->   "store i32 %c_buffer1_1_V_5, i32* %c_buffer1_1_V_3" [src/modules.hpp:171]   --->   Operation 2353 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2354 [1/1] (0.00ns)   --->   "store i32 %c_buffer1_1_V_6, i32* %c_buffer1_1_V" [src/modules.hpp:171]   --->   Operation 2354 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2355 [1/1] (0.00ns)   --->   "store i32 %c_buffer2_1_V_5, i32* %c_buffer2_1_V_3" [src/modules.hpp:171]   --->   Operation 2355 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2356 [1/1] (0.00ns)   --->   "store i32 %c_buffer2_1_V_6, i32* %c_buffer2_1_V" [src/modules.hpp:171]   --->   Operation 2356 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2357 [1/1] (1.01ns)   --->   "%tmp_V_26 = add i32 %c_buffer1_1_V_5, %c_buffer1_1_V_6" [src/modules.hpp:184]   --->   Operation 2357 'add' 'tmp_V_26' <Predicate = (j)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2358 [1/1] (1.01ns)   --->   "%tmp_V_27 = add i32 %c_buffer2_1_V_5, %c_buffer2_1_V_6" [src/modules.hpp:185]   --->   Operation 2358 'add' 'tmp_V_27' <Predicate = (j)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2359 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %c_out_1_V_V55, i32 %tmp_V_26)" [src/modules.hpp:188]   --->   Operation 2359 'write' <Predicate = (j)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 2360 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %c_out_2_V_V60, i32 %tmp_V_27)" [src/modules.hpp:189]   --->   Operation 2360 'write' <Predicate = (j)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 2361 [1/1] (0.00ns)   --->   "br label %hls_label_9_end" [src/modules.hpp:190]   --->   Operation 2361 'br' <Predicate = (j)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 2362 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:193]   --->   Operation 2362 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'N_pipe_in_V_V' (src/modules.hpp:98) [157]  (1.84 ns)
	fifo write on port 'N_pipe_out_V_V7' (src/modules.hpp:101) [158]  (1.84 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'phi' operation ('iter2') with incoming values : ('iter2', src/modules.hpp:107) [166]  (0 ns)
	'icmp' operation ('icmp_ln107', src/modules.hpp:107) [173]  (0.912 ns)
	'select' operation ('select_ln107', src/modules.hpp:107) [174]  (0.403 ns)
	'icmp' operation ('icmp_ln145', src/modules.hpp:145) [634]  (0.912 ns)

 <State 3>: 3.68ns
The critical path consists of the following:
	fifo read on port 'b_in_1_V_V' (src/modules.hpp:146) [637]  (1.84 ns)
	fifo write on port 'b_out_1_V_V33' (src/modules.hpp:148) [639]  (1.84 ns)

 <State 4>: 3.78ns
The critical path consists of the following:
	'load' operation ('temp_b_int8_36_1_V_9', src/modules.hpp:154) on local variable 'temp_b_int8[36][1].V' [1099]  (0 ns)
	'select' operation ('select_ln215_36', src/modules.hpp:154) [1663]  (0.393 ns)
	'mul' operation of DSP[1665] ('mul_ln68_36', src/modules.hpp:154) [1665]  (2.53 ns)
	'add' operation ('add_ln78_11', src/modules.hpp:156) [1670]  (0.853 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln700_120', src/modules.hpp:165) [2343]  (0.853 ns)
	'add' operation ('add_ln700_121', src/modules.hpp:165) [2345]  (0.863 ns)
	'add' operation ('add_ln700_122', src/modules.hpp:165) [2347]  (0.873 ns)
	'add' operation ('add_ln700_123', src/modules.hpp:165) [2349]  (0.884 ns)
	'add' operation ('add_ln700_124', src/modules.hpp:165) [2351]  (0.894 ns)

 <State 6>: 3.71ns
The critical path consists of the following:
	'add' operation ('add_ln700_46', src/modules.hpp:165) [2142]  (0 ns)
	'add' operation ('add_ln700_48', src/modules.hpp:165) [2145]  (0.701 ns)
	'add' operation ('add_ln700_52', src/modules.hpp:165) [2152]  (0 ns)
	'add' operation ('add_ln700_61', src/modules.hpp:165) [2169]  (0.701 ns)
	'add' operation ('add_ln700_94', src/modules.hpp:165) [2295]  (0.904 ns)
	'add' operation ('add_ln700_96', src/modules.hpp:165) [2298]  (0 ns)
	'add' operation ('add_ln700_100', src/modules.hpp:165) [2305]  (0.704 ns)
	'add' operation ('add_ln700_108', src/modules.hpp:165) [2320]  (0 ns)
	'add' operation ('c_buffer2[0].V', src/modules.hpp:165) [2353]  (0.704 ns)

 <State 7>: 3.3ns
The critical path consists of the following:
	'load' operation ('c_buffer2_1_V_load', src/modules.hpp:169) on local variable 'c_buffer2[1].V' [1095]  (0 ns)
	'select' operation ('c_buffer2[1].V', src/modules.hpp:169) [2358]  (0.449 ns)
	'add' operation ('tmp.V', src/modules.hpp:185) [2366]  (1.02 ns)
	fifo write on port 'c_out_2_V_V60' (src/modules.hpp:189) [2368]  (1.84 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
