<def f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='251' ll='253' type='llvm::AtomicOrdering llvm::MachineMemOperand::getOrdering() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='270' u='c' c='_ZNK4llvm17MachineMemOperand8isAtomicEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='276' u='c' c='_ZNK4llvm17MachineMemOperand11isUnorderedEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='277' u='c' c='_ZNK4llvm17MachineMemOperand11isUnorderedEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='248'>/// Return the atomic ordering requirements for this memory operation. For
  /// cmpxchg atomic operations, return the atomic ordering requirements when
  /// store occurs.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1347' u='c' c='_ZNK4llvm9MemSDNode11getOrderingEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2103' u='c' c='_ZN4llvm15LegalizerHelper20reduceLoadStoreWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='481' u='c' c='_ZNK4llvm13LegalizerInfo9getActionERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='481' u='c' c='_ZNK4llvm13LegalizerInfo9getActionERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='416' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='430' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandERKNS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='439' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1020' u='c' c='_ZN4llvm17MachineMemOperandC1ENS_18MachinePointerInfoENS0_5FlagsEmmRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingES9_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1100' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1101' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11639' u='c' c='_ZL26ReplaceCMP_SWAP_128ResultsPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='332' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='350' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='368' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1410' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='532' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='545' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1080' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2680' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
