15:54:25 INFO  : Registering command handlers for SDK TCF services
15:54:26 INFO  : Launching XSCT server: xsct -n -interactive /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/temp_xsdb_launch_script.tcl
15:54:28 INFO  : XSCT server has started successfully.
15:54:28 INFO  : Successfully done setting XSCT server connection channel  
15:54:28 INFO  : Successfully done setting SDK workspace  
15:54:28 INFO  : Processing command line option -hwspec /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
16:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:14:25 INFO  : 'jtag frequency' command is executed.
16:14:25 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:14:27 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:14:27 INFO  : Context for 'APU' is selected.
16:14:27 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:27 INFO  : Context for 'APU' is selected.
16:14:27 INFO  : 'stop' command is executed.
16:14:28 INFO  : 'ps7_init' command is executed.
16:14:28 INFO  : 'ps7_post_config' command is executed.
16:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:14:28 INFO  : Memory regions updated for context APU
16:14:28 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:17:28 INFO  : Disconnected from the channel tcfchan#1.
16:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:17:29 INFO  : 'jtag frequency' command is executed.
16:17:29 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:17:32 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:17:32 INFO  : Context for 'APU' is selected.
16:17:33 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:33 INFO  : Context for 'APU' is selected.
16:17:33 INFO  : 'stop' command is executed.
16:17:33 INFO  : 'ps7_init' command is executed.
16:17:33 INFO  : 'ps7_post_config' command is executed.
16:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:17:33 INFO  : Memory regions updated for context APU
16:17:33 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:24:33 INFO  : Disconnected from the channel tcfchan#2.
16:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:24:34 INFO  : 'jtag frequency' command is executed.
16:24:34 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:24:37 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:24:37 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:37 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : 'stop' command is executed.
16:24:38 INFO  : 'ps7_init' command is executed.
16:24:38 INFO  : 'ps7_post_config' command is executed.
16:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:24:38 INFO  : Memory regions updated for context APU
16:24:38 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:25:41 INFO  : Disconnected from the channel tcfchan#3.
16:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:25:42 INFO  : 'jtag frequency' command is executed.
16:25:42 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:25:44 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:25:44 INFO  : Context for 'APU' is selected.
16:25:45 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:45 INFO  : Context for 'APU' is selected.
16:25:45 INFO  : 'stop' command is executed.
16:25:45 INFO  : 'ps7_init' command is executed.
16:25:45 INFO  : 'ps7_post_config' command is executed.
16:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:25:45 INFO  : Memory regions updated for context APU
16:25:45 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
17:13:13 INFO  : Registering command handlers for SDK TCF services
17:13:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
17:13:16 INFO  : XSCT server has started successfully.
17:13:20 INFO  : Successfully done setting XSCT server connection channel  
17:13:20 INFO  : Successfully done setting SDK workspace  
17:13:20 INFO  : Processing command line option -hwspec C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
17:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:14:47 INFO  : 'jtag frequency' command is executed.
17:14:47 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:14:49 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:14:49 INFO  : Context for 'APU' is selected.
17:14:49 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:49 INFO  : Context for 'APU' is selected.
17:14:49 INFO  : 'stop' command is executed.
17:14:50 INFO  : 'ps7_init' command is executed.
17:14:50 INFO  : 'ps7_post_config' command is executed.
17:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:14:50 INFO  : Memory regions updated for context APU
17:14:50 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:18:48 INFO  : Disconnected from the channel tcfchan#1.
17:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:18:49 INFO  : 'jtag frequency' command is executed.
17:18:49 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:18:52 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:18:52 INFO  : Context for 'APU' is selected.
17:18:53 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:53 INFO  : Context for 'APU' is selected.
17:18:53 INFO  : 'stop' command is executed.
17:18:54 INFO  : 'ps7_init' command is executed.
17:18:54 INFO  : 'ps7_post_config' command is executed.
17:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:18:54 INFO  : Memory regions updated for context APU
17:18:54 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:22:32 INFO  : Disconnected from the channel tcfchan#2.
17:22:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
17:22:45 INFO  : XSCT server has started successfully.
17:22:47 INFO  : Successfully done setting XSCT server connection channel  
17:22:47 INFO  : Successfully done setting SDK workspace  
17:22:48 INFO  : Registering command handlers for SDK TCF services
17:22:49 INFO  : Processing command line option -hwspec C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
17:22:49 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_1.
17:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:25:37 INFO  : 'jtag frequency' command is executed.
17:25:37 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:25:40 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:25:40 INFO  : Context for 'APU' is selected.
17:25:40 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:40 INFO  : Context for 'APU' is selected.
17:25:40 INFO  : 'stop' command is executed.
17:25:40 INFO  : 'ps7_init' command is executed.
17:25:40 INFO  : 'ps7_post_config' command is executed.
17:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:25:40 INFO  : Memory regions updated for context APU
17:25:40 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:27:02 INFO  : Disconnected from the channel tcfchan#1.
17:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:27:03 INFO  : 'jtag frequency' command is executed.
17:27:03 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:27:05 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:27:05 INFO  : Context for 'APU' is selected.
17:27:05 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:27:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:05 INFO  : Context for 'APU' is selected.
17:27:05 INFO  : 'stop' command is executed.
17:27:06 INFO  : 'ps7_init' command is executed.
17:27:06 INFO  : 'ps7_post_config' command is executed.
17:27:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:27:06 INFO  : Memory regions updated for context APU
17:27:06 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:28:03 INFO  : Disconnected from the channel tcfchan#2.
17:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:28:04 INFO  : 'jtag frequency' command is executed.
17:28:04 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:28:07 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:28:07 INFO  : Context for 'APU' is selected.
17:28:07 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:07 INFO  : Context for 'APU' is selected.
17:28:07 INFO  : 'stop' command is executed.
17:28:07 INFO  : 'ps7_init' command is executed.
17:28:07 INFO  : 'ps7_post_config' command is executed.
17:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:07 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:07 INFO  : Memory regions updated for context APU
17:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:08 INFO  : 'con' command is executed.
17:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

17:28:08 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
17:28:34 INFO  : Disconnected from the channel tcfchan#3.
17:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:28:35 INFO  : 'jtag frequency' command is executed.
17:28:35 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:28:38 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:28:38 INFO  : Context for 'APU' is selected.
17:28:38 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:28:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:38 INFO  : Context for 'APU' is selected.
17:28:38 INFO  : 'stop' command is executed.
17:28:38 INFO  : 'ps7_init' command is executed.
17:28:38 INFO  : 'ps7_post_config' command is executed.
17:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:38 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:38 INFO  : Memory regions updated for context APU
17:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:39 INFO  : 'con' command is executed.
17:28:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

17:28:39 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
17:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:29:28 INFO  : 'jtag frequency' command is executed.
17:29:28 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:29:30 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:29:30 INFO  : Context for 'APU' is selected.
17:29:30 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:30 INFO  : Context for 'APU' is selected.
17:29:30 INFO  : 'stop' command is executed.
17:29:31 INFO  : 'ps7_init' command is executed.
17:29:31 INFO  : 'ps7_post_config' command is executed.
17:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:31 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:31 INFO  : Memory regions updated for context APU
17:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:31 INFO  : 'con' command is executed.
17:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

17:29:31 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
17:31:19 INFO  : Disconnected from the channel tcfchan#4.
17:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:20 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:31:20 INFO  : 'jtag frequency' command is executed.
17:31:20 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:31:23 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:31:23 INFO  : Context for 'APU' is selected.
17:31:23 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:23 INFO  : Context for 'APU' is selected.
17:31:23 INFO  : 'stop' command is executed.
17:31:23 INFO  : 'ps7_init' command is executed.
17:31:23 INFO  : 'ps7_post_config' command is executed.
17:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:24 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:24 INFO  : Memory regions updated for context APU
17:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:24 INFO  : 'con' command is executed.
17:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

17:31:24 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
17:33:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
17:36:04 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
17:36:04 WARN  : xsct server communication channel is not established.
17:36:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
17:36:08 INFO  : XSCT server has started successfully.
17:36:08 WARN  : channel "tcfchan#5" closed
17:56:51 INFO  : Registering command handlers for SDK TCF services
17:56:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
17:56:55 INFO  : XSCT server has started successfully.
17:56:58 INFO  : Successfully done setting XSCT server connection channel  
17:56:58 INFO  : Processing command line option -hwspec C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
17:57:03 INFO  : Successfully done setting SDK workspace  
17:57:04 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_1.
17:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:57:16 INFO  : 'jtag frequency' command is executed.
17:57:16 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:57:19 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:57:19 INFO  : Context for 'APU' is selected.
17:57:19 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:19 INFO  : Context for 'APU' is selected.
17:57:19 INFO  : 'stop' command is executed.
17:57:19 INFO  : 'ps7_init' command is executed.
17:57:19 INFO  : 'ps7_post_config' command is executed.
17:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:20 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:20 INFO  : Memory regions updated for context APU
17:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:20 INFO  : 'con' command is executed.
17:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

17:57:20 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
17:58:10 INFO  : Disconnected from the channel tcfchan#1.
17:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
17:58:12 INFO  : 'jtag frequency' command is executed.
17:58:12 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
17:58:14 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
17:58:14 INFO  : Context for 'APU' is selected.
17:58:16 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
17:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:16 INFO  : Context for 'APU' is selected.
17:58:16 INFO  : 'stop' command is executed.
17:58:16 INFO  : 'ps7_init' command is executed.
17:58:16 INFO  : 'ps7_post_config' command is executed.
17:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:16 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:16 INFO  : Memory regions updated for context APU
17:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:17 INFO  : 'con' command is executed.
17:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

17:58:17 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
18:06:04 INFO  : Disconnected from the channel tcfchan#2.
18:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
18:06:05 INFO  : 'jtag frequency' command is executed.
18:06:05 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
18:06:07 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
18:06:07 INFO  : Context for 'APU' is selected.
18:06:07 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
18:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:07 INFO  : Context for 'APU' is selected.
18:06:08 INFO  : 'stop' command is executed.
18:06:08 INFO  : 'ps7_init' command is executed.
18:06:08 INFO  : 'ps7_post_config' command is executed.
18:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:08 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:08 INFO  : Memory regions updated for context APU
18:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:09 INFO  : 'con' command is executed.
18:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

18:06:09 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
18:25:26 INFO  : Disconnected from the channel tcfchan#3.
18:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
18:25:27 INFO  : 'jtag frequency' command is executed.
18:25:27 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
18:25:29 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
18:25:29 INFO  : Context for 'APU' is selected.
18:25:29 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
18:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:29 INFO  : Context for 'APU' is selected.
18:25:29 INFO  : 'stop' command is executed.
18:25:30 INFO  : 'ps7_init' command is executed.
18:25:30 INFO  : 'ps7_post_config' command is executed.
18:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:30 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:30 INFO  : Memory regions updated for context APU
18:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:30 INFO  : 'con' command is executed.
18:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

18:25:30 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
18:27:05 INFO  : Disconnected from the channel tcfchan#4.
18:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
18:27:06 INFO  : 'jtag frequency' command is executed.
18:27:06 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
18:27:09 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
18:27:09 INFO  : Context for 'APU' is selected.
18:27:09 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
18:27:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:09 INFO  : Context for 'APU' is selected.
18:27:09 INFO  : 'stop' command is executed.
18:27:09 INFO  : 'ps7_init' command is executed.
18:27:09 INFO  : 'ps7_post_config' command is executed.
18:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:09 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:09 INFO  : Memory regions updated for context APU
18:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:09 INFO  : 'con' command is executed.
18:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

18:27:09 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
18:28:58 INFO  : Disconnected from the channel tcfchan#5.
18:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
18:28:59 INFO  : 'jtag frequency' command is executed.
18:28:59 INFO  : Sourcing of 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
18:29:01 INFO  : FPGA configured successfully with bitstream "C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
18:29:01 INFO  : Context for 'APU' is selected.
18:29:01 INFO  : Hardware design information is loaded from 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
18:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:01 INFO  : Context for 'APU' is selected.
18:29:01 INFO  : 'stop' command is executed.
18:29:01 INFO  : 'ps7_init' command is executed.
18:29:01 INFO  : 'ps7_post_config' command is executed.
18:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:02 INFO  : The application 'C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow C:/Users/gman1/Documents/projects/ece1195/ECE1195-Lab-1/Lab_1/Lab_1.sdk/AddSubtractFull/Debug/AddSubtractFull.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:02 INFO  : Memory regions updated for context APU
18:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:02 INFO  : 'con' command is executed.
18:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

18:29:02 INFO  : Launch script is exported to file 'C:\Users\gman1\Documents\projects\ece1195\ECE1195-Lab-1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_addsubtractfull.elf_on_local.tcl'
