
clock_L476DK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051b0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08005338  08005338  00006338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800546c  0800546c  00007034  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800546c  0800546c  00007034  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800546c  0800546c  00007034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800546c  0800546c  0000646c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005470  08005470  00006470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  08005474  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  20000034  080054a8  00007034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  080054a8  0000714c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b691  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000247e  00000000  00000000  000126f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  00014b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000790  00000000  00000000  000155c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028475  00000000  00000000  00015d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e767  00000000  00000000  0003e1c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0645  00000000  00000000  0004c92c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013cf71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025fc  00000000  00000000  0013cfb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0013f5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005320 	.word	0x08005320

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	08005320 	.word	0x08005320

080001c8 <application>:
RTC_DateTypeDef theDate;
RTC_DateTypeDef binaryDate;

/*****************************************************************************************************************/
void application(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
	uint8_t bufHour[2];
	uint8_t bufDate[2];
	uint8_t bufMonth[2];
	uint8_t bufYear[2];

	if (HAL_GetTick() - time_counter2 > 50) // refresh LCD every 50ms
 80001ce:	f002 fd2b 	bl	8002c28 <HAL_GetTick>
 80001d2:	4602      	mov	r2, r0
 80001d4:	4bb7      	ldr	r3, [pc, #732]	@ (80004b4 <application+0x2ec>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	1ad3      	subs	r3, r2, r3
 80001da:	2b32      	cmp	r3, #50	@ 0x32
 80001dc:	d907      	bls.n	80001ee <application+0x26>
	{
		time_counter2 = HAL_GetTick();
 80001de:	f002 fd23 	bl	8002c28 <HAL_GetTick>
 80001e2:	4603      	mov	r3, r0
 80001e4:	4ab3      	ldr	r2, [pc, #716]	@ (80004b4 <application+0x2ec>)
 80001e6:	6013      	str	r3, [r2, #0]
		displayMustBeUpdated = true;
 80001e8:	4bb3      	ldr	r3, [pc, #716]	@ (80004b8 <application+0x2f0>)
 80001ea:	2201      	movs	r2, #1
 80001ec:	701a      	strb	r2, [r3, #0]
	}

	switch (AppStatus)
 80001ee:	4bb3      	ldr	r3, [pc, #716]	@ (80004bc <application+0x2f4>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	3b01      	subs	r3, #1
 80001f4:	2b0f      	cmp	r3, #15
 80001f6:	f200 839a 	bhi.w	800092e <application+0x766>
 80001fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000200 <application+0x38>)
 80001fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000200:	08000241 	.word	0x08000241
 8000204:	08000333 	.word	0x08000333
 8000208:	0800041d 	.word	0x0800041d
 800020c:	08000875 	.word	0x08000875
 8000210:	080008ab 	.word	0x080008ab
 8000214:	080008d3 	.word	0x080008d3
 8000218:	08000467 	.word	0x08000467
 800021c:	080004d9 	.word	0x080004d9
 8000220:	0800053f 	.word	0x0800053f
 8000224:	080005a5 	.word	0x080005a5
 8000228:	0800060b 	.word	0x0800060b
 800022c:	0800066f 	.word	0x0800066f
 8000230:	080006c7 	.word	0x080006c7
 8000234:	0800072d 	.word	0x0800072d
 8000238:	0800078f 	.word	0x0800078f
 800023c:	08000811 	.word	0x08000811
	{
	/*-------------------------------------------------------------------------------------*/
	case STATE_DISPLAY_TIME:

		if (HAL_GetTick() - time_counter > 1000)
 8000240:	f002 fcf2 	bl	8002c28 <HAL_GetTick>
 8000244:	4602      	mov	r2, r0
 8000246:	4b9e      	ldr	r3, [pc, #632]	@ (80004c0 <application+0x2f8>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	1ad3      	subs	r3, r2, r3
 800024c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000250:	f240 835a 	bls.w	8000908 <application+0x740>
		{
			time_counter = HAL_GetTick();
 8000254:	f002 fce8 	bl	8002c28 <HAL_GetTick>
 8000258:	4603      	mov	r3, r0
 800025a:	4a99      	ldr	r2, [pc, #612]	@ (80004c0 <application+0x2f8>)
 800025c:	6013      	str	r3, [r2, #0]

			HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 800025e:	2201      	movs	r2, #1
 8000260:	4998      	ldr	r1, [pc, #608]	@ (80004c4 <application+0x2fc>)
 8000262:	4899      	ldr	r0, [pc, #612]	@ (80004c8 <application+0x300>)
 8000264:	f004 fe2f 	bl	8004ec6 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000268:	2201      	movs	r2, #1
 800026a:	4998      	ldr	r1, [pc, #608]	@ (80004cc <application+0x304>)
 800026c:	4896      	ldr	r0, [pc, #600]	@ (80004c8 <application+0x300>)
 800026e:	f004 ff0d 	bl	800508c <HAL_RTC_GetDate>

			bufHour[0] = convert_BCD_to_ASCII(theTime.Hours, MSBCDIGIT);
 8000272:	4b94      	ldr	r3, [pc, #592]	@ (80004c4 <application+0x2fc>)
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	2100      	movs	r1, #0
 8000278:	4618      	mov	r0, r3
 800027a:	f000 ff69 	bl	8001150 <convert_BCD_to_ASCII>
 800027e:	4603      	mov	r3, r0
 8000280:	733b      	strb	r3, [r7, #12]
			bufHour[1] = convert_BCD_to_ASCII(theTime.Hours, LSBCDIGIT);
 8000282:	4b90      	ldr	r3, [pc, #576]	@ (80004c4 <application+0x2fc>)
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	2101      	movs	r1, #1
 8000288:	4618      	mov	r0, r3
 800028a:	f000 ff61 	bl	8001150 <convert_BCD_to_ASCII>
 800028e:	4603      	mov	r3, r0
 8000290:	737b      	strb	r3, [r7, #13]
			bufMin[0] = convert_BCD_to_ASCII(theTime.Minutes, MSBCDIGIT);
 8000292:	4b8c      	ldr	r3, [pc, #560]	@ (80004c4 <application+0x2fc>)
 8000294:	785b      	ldrb	r3, [r3, #1]
 8000296:	2100      	movs	r1, #0
 8000298:	4618      	mov	r0, r3
 800029a:	f000 ff59 	bl	8001150 <convert_BCD_to_ASCII>
 800029e:	4603      	mov	r3, r0
 80002a0:	743b      	strb	r3, [r7, #16]
			bufMin[1] = convert_BCD_to_ASCII(theTime.Minutes, LSBCDIGIT);
 80002a2:	4b88      	ldr	r3, [pc, #544]	@ (80004c4 <application+0x2fc>)
 80002a4:	785b      	ldrb	r3, [r3, #1]
 80002a6:	2101      	movs	r1, #1
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 ff51 	bl	8001150 <convert_BCD_to_ASCII>
 80002ae:	4603      	mov	r3, r0
 80002b0:	747b      	strb	r3, [r7, #17]
			bufSec[0] = convert_BCD_to_ASCII(theTime.Seconds, MSBCDIGIT);
 80002b2:	4b84      	ldr	r3, [pc, #528]	@ (80004c4 <application+0x2fc>)
 80002b4:	789b      	ldrb	r3, [r3, #2]
 80002b6:	2100      	movs	r1, #0
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 ff49 	bl	8001150 <convert_BCD_to_ASCII>
 80002be:	4603      	mov	r3, r0
 80002c0:	753b      	strb	r3, [r7, #20]
			bufSec[1] = convert_BCD_to_ASCII(theTime.Seconds, LSBCDIGIT);
 80002c2:	4b80      	ldr	r3, [pc, #512]	@ (80004c4 <application+0x2fc>)
 80002c4:	789b      	ldrb	r3, [r3, #2]
 80002c6:	2101      	movs	r1, #1
 80002c8:	4618      	mov	r0, r3
 80002ca:	f000 ff41 	bl	8001150 <convert_BCD_to_ASCII>
 80002ce:	4603      	mov	r3, r0
 80002d0:	757b      	strb	r3, [r7, #21]

			BSP_LCD_GLASS_Clear();
 80002d2:	f001 fddd 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 80002d6:	f107 000c 	add.w	r0, r7, #12
 80002da:	2300      	movs	r3, #0
 80002dc:	2200      	movs	r2, #0
 80002de:	2100      	movs	r1, #0
 80002e0:	f001 fd96 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[1], POINT_OFF, DOUBLEPOINT_ON, 1);
 80002e4:	f107 030c 	add.w	r3, r7, #12
 80002e8:	1c58      	adds	r0, r3, #1
 80002ea:	2301      	movs	r3, #1
 80002ec:	2201      	movs	r2, #1
 80002ee:	2100      	movs	r1, #0
 80002f0:	f001 fd8e 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 80002f4:	f107 0010 	add.w	r0, r7, #16
 80002f8:	2302      	movs	r3, #2
 80002fa:	2200      	movs	r2, #0
 80002fc:	2100      	movs	r1, #0
 80002fe:	f001 fd87 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[1], POINT_OFF, DOUBLEPOINT_ON, 3);
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	1c58      	adds	r0, r3, #1
 8000308:	2303      	movs	r3, #3
 800030a:	2201      	movs	r2, #1
 800030c:	2100      	movs	r1, #0
 800030e:	f001 fd7f 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8000312:	f107 0014 	add.w	r0, r7, #20
 8000316:	2304      	movs	r3, #4
 8000318:	2200      	movs	r2, #0
 800031a:	2100      	movs	r1, #0
 800031c:	f001 fd78 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8000320:	f107 0314 	add.w	r3, r7, #20
 8000324:	1c58      	adds	r0, r3, #1
 8000326:	2305      	movs	r3, #5
 8000328:	2200      	movs	r2, #0
 800032a:	2100      	movs	r1, #0
 800032c:	f001 fd70 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
		}
		break;
 8000330:	e2ea      	b.n	8000908 <application+0x740>

		/*-------------------------------------------------------------------------------------*/
	case STATE_DISPLAY_DATE:

		if (HAL_GetTick() - time_counter > 1000)
 8000332:	f002 fc79 	bl	8002c28 <HAL_GetTick>
 8000336:	4602      	mov	r2, r0
 8000338:	4b61      	ldr	r3, [pc, #388]	@ (80004c0 <application+0x2f8>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	1ad3      	subs	r3, r2, r3
 800033e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000342:	f240 82e3 	bls.w	800090c <application+0x744>
		{
			time_counter = HAL_GetTick();
 8000346:	f002 fc6f 	bl	8002c28 <HAL_GetTick>
 800034a:	4603      	mov	r3, r0
 800034c:	4a5c      	ldr	r2, [pc, #368]	@ (80004c0 <application+0x2f8>)
 800034e:	6013      	str	r3, [r2, #0]

			HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000350:	2201      	movs	r2, #1
 8000352:	495c      	ldr	r1, [pc, #368]	@ (80004c4 <application+0x2fc>)
 8000354:	485c      	ldr	r0, [pc, #368]	@ (80004c8 <application+0x300>)
 8000356:	f004 fdb6 	bl	8004ec6 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 800035a:	2201      	movs	r2, #1
 800035c:	495b      	ldr	r1, [pc, #364]	@ (80004cc <application+0x304>)
 800035e:	485a      	ldr	r0, [pc, #360]	@ (80004c8 <application+0x300>)
 8000360:	f004 fe94 	bl	800508c <HAL_RTC_GetDate>

			bufDate[0] = convert_BCD_to_ASCII(theDate.Date, MSBCDIGIT);
 8000364:	4b59      	ldr	r3, [pc, #356]	@ (80004cc <application+0x304>)
 8000366:	789b      	ldrb	r3, [r3, #2]
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f000 fef0 	bl	8001150 <convert_BCD_to_ASCII>
 8000370:	4603      	mov	r3, r0
 8000372:	723b      	strb	r3, [r7, #8]
			bufDate[1] = convert_BCD_to_ASCII(theDate.Date, LSBCDIGIT);
 8000374:	4b55      	ldr	r3, [pc, #340]	@ (80004cc <application+0x304>)
 8000376:	789b      	ldrb	r3, [r3, #2]
 8000378:	2101      	movs	r1, #1
 800037a:	4618      	mov	r0, r3
 800037c:	f000 fee8 	bl	8001150 <convert_BCD_to_ASCII>
 8000380:	4603      	mov	r3, r0
 8000382:	727b      	strb	r3, [r7, #9]
			bufMonth[0] = convert_BCD_to_ASCII(theDate.Month, MSBCDIGIT);
 8000384:	4b51      	ldr	r3, [pc, #324]	@ (80004cc <application+0x304>)
 8000386:	785b      	ldrb	r3, [r3, #1]
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f000 fee0 	bl	8001150 <convert_BCD_to_ASCII>
 8000390:	4603      	mov	r3, r0
 8000392:	713b      	strb	r3, [r7, #4]
			bufMonth[1] = convert_BCD_to_ASCII(theDate.Month, LSBCDIGIT);
 8000394:	4b4d      	ldr	r3, [pc, #308]	@ (80004cc <application+0x304>)
 8000396:	785b      	ldrb	r3, [r3, #1]
 8000398:	2101      	movs	r1, #1
 800039a:	4618      	mov	r0, r3
 800039c:	f000 fed8 	bl	8001150 <convert_BCD_to_ASCII>
 80003a0:	4603      	mov	r3, r0
 80003a2:	717b      	strb	r3, [r7, #5]
			bufYear[0] = convert_BCD_to_ASCII(theDate.Year, MSBCDIGIT);
 80003a4:	4b49      	ldr	r3, [pc, #292]	@ (80004cc <application+0x304>)
 80003a6:	78db      	ldrb	r3, [r3, #3]
 80003a8:	2100      	movs	r1, #0
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 fed0 	bl	8001150 <convert_BCD_to_ASCII>
 80003b0:	4603      	mov	r3, r0
 80003b2:	703b      	strb	r3, [r7, #0]
			bufYear[1] = convert_BCD_to_ASCII(theDate.Year, LSBCDIGIT);
 80003b4:	4b45      	ldr	r3, [pc, #276]	@ (80004cc <application+0x304>)
 80003b6:	78db      	ldrb	r3, [r3, #3]
 80003b8:	2101      	movs	r1, #1
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 fec8 	bl	8001150 <convert_BCD_to_ASCII>
 80003c0:	4603      	mov	r3, r0
 80003c2:	707b      	strb	r3, [r7, #1]

			BSP_LCD_GLASS_Clear();
 80003c4:	f001 fd64 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 80003c8:	f107 0008 	add.w	r0, r7, #8
 80003cc:	2300      	movs	r3, #0
 80003ce:	2200      	movs	r2, #0
 80003d0:	2100      	movs	r1, #0
 80003d2:	f001 fd1d 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[1], POINT_ON, DOUBLEPOINT_OFF, 1);
 80003d6:	f107 0308 	add.w	r3, r7, #8
 80003da:	1c58      	adds	r0, r3, #1
 80003dc:	2301      	movs	r3, #1
 80003de:	2200      	movs	r2, #0
 80003e0:	2101      	movs	r1, #1
 80003e2:	f001 fd15 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 80003e6:	1d38      	adds	r0, r7, #4
 80003e8:	2302      	movs	r3, #2
 80003ea:	2200      	movs	r2, #0
 80003ec:	2100      	movs	r1, #0
 80003ee:	f001 fd0f 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[1], POINT_ON, DOUBLEPOINT_OFF, 3);
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	1c58      	adds	r0, r3, #1
 80003f6:	2303      	movs	r3, #3
 80003f8:	2200      	movs	r2, #0
 80003fa:	2101      	movs	r1, #1
 80003fc:	f001 fd08 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8000400:	4638      	mov	r0, r7
 8000402:	2304      	movs	r3, #4
 8000404:	2200      	movs	r2, #0
 8000406:	2100      	movs	r1, #0
 8000408:	f001 fd02 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 800040c:	463b      	mov	r3, r7
 800040e:	1c58      	adds	r0, r3, #1
 8000410:	2305      	movs	r3, #5
 8000412:	2200      	movs	r2, #0
 8000414:	2100      	movs	r1, #0
 8000416:	f001 fcfb 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
		}
		break;
 800041a:	e277      	b.n	800090c <application+0x744>

		/*-------------------------------------------------------------------------------------*/
	case STATE_DISPLAY_DAY:

		if (HAL_GetTick() - time_counter > 1000)
 800041c:	f002 fc04 	bl	8002c28 <HAL_GetTick>
 8000420:	4602      	mov	r2, r0
 8000422:	4b27      	ldr	r3, [pc, #156]	@ (80004c0 <application+0x2f8>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	1ad3      	subs	r3, r2, r3
 8000428:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800042c:	f240 8270 	bls.w	8000910 <application+0x748>
		{
			time_counter = HAL_GetTick();
 8000430:	f002 fbfa 	bl	8002c28 <HAL_GetTick>
 8000434:	4603      	mov	r3, r0
 8000436:	4a22      	ldr	r2, [pc, #136]	@ (80004c0 <application+0x2f8>)
 8000438:	6013      	str	r3, [r2, #0]
			HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 800043a:	2201      	movs	r2, #1
 800043c:	4921      	ldr	r1, [pc, #132]	@ (80004c4 <application+0x2fc>)
 800043e:	4822      	ldr	r0, [pc, #136]	@ (80004c8 <application+0x300>)
 8000440:	f004 fd41 	bl	8004ec6 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000444:	2201      	movs	r2, #1
 8000446:	4921      	ldr	r1, [pc, #132]	@ (80004cc <application+0x304>)
 8000448:	481f      	ldr	r0, [pc, #124]	@ (80004c8 <application+0x300>)
 800044a:	f004 fe1f 	bl	800508c <HAL_RTC_GetDate>
			BSP_LCD_GLASS_Clear();
 800044e:	f001 fd1f 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayString((uint8_t*) weekDay[theDate.WeekDay - 1]); /* WeekDay is in [1...7] ! */
 8000452:	4b1e      	ldr	r3, [pc, #120]	@ (80004cc <application+0x304>)
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	3b01      	subs	r3, #1
 8000458:	4a1d      	ldr	r2, [pc, #116]	@ (80004d0 <application+0x308>)
 800045a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800045e:	4618      	mov	r0, r3
 8000460:	f001 fcf2 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>
		}
		break;
 8000464:	e254      	b.n	8000910 <application+0x748>
		/*-------------------------------------------------------------------------------------*/
	case STATE_GET_TIME:

		//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_ALLSEG_ALLCOM, LCD_BLINKFREQUENCY_DIV512);

		HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000466:	2201      	movs	r2, #1
 8000468:	4916      	ldr	r1, [pc, #88]	@ (80004c4 <application+0x2fc>)
 800046a:	4817      	ldr	r0, [pc, #92]	@ (80004c8 <application+0x300>)
 800046c:	f004 fd2b 	bl	8004ec6 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000470:	2201      	movs	r2, #1
 8000472:	4916      	ldr	r1, [pc, #88]	@ (80004cc <application+0x304>)
 8000474:	4814      	ldr	r0, [pc, #80]	@ (80004c8 <application+0x300>)
 8000476:	f004 fe09 	bl	800508c <HAL_RTC_GetDate>
		binaryTime.Hours = RTC_Bcd2ToByte(theTime.Hours);
 800047a:	4b12      	ldr	r3, [pc, #72]	@ (80004c4 <application+0x2fc>)
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	4618      	mov	r0, r3
 8000480:	f004 ff08 	bl	8005294 <RTC_Bcd2ToByte>
 8000484:	4603      	mov	r3, r0
 8000486:	461a      	mov	r2, r3
 8000488:	4b12      	ldr	r3, [pc, #72]	@ (80004d4 <application+0x30c>)
 800048a:	701a      	strb	r2, [r3, #0]
		binaryTime.Minutes = RTC_Bcd2ToByte(theTime.Minutes);
 800048c:	4b0d      	ldr	r3, [pc, #52]	@ (80004c4 <application+0x2fc>)
 800048e:	785b      	ldrb	r3, [r3, #1]
 8000490:	4618      	mov	r0, r3
 8000492:	f004 feff 	bl	8005294 <RTC_Bcd2ToByte>
 8000496:	4603      	mov	r3, r0
 8000498:	461a      	mov	r2, r3
 800049a:	4b0e      	ldr	r3, [pc, #56]	@ (80004d4 <application+0x30c>)
 800049c:	705a      	strb	r2, [r3, #1]
		//binaryTime.Seconds = RTC_Bcd2ToByte(theTime.Seconds);
		binaryTime.Seconds = 0x00;
 800049e:	4b0d      	ldr	r3, [pc, #52]	@ (80004d4 <application+0x30c>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	709a      	strb	r2, [r3, #2]
		AppStatus = STATE_SET_HOURS;
 80004a4:	4b05      	ldr	r3, [pc, #20]	@ (80004bc <application+0x2f4>)
 80004a6:	2208      	movs	r2, #8
 80004a8:	601a      	str	r2, [r3, #0]
		displayMustBeUpdated = true;
 80004aa:	4b03      	ldr	r3, [pc, #12]	@ (80004b8 <application+0x2f0>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	701a      	strb	r2, [r3, #0]
		break;
 80004b0:	e23d      	b.n	800092e <application+0x766>
 80004b2:	bf00      	nop
 80004b4:	200000cc 	.word	0x200000cc
 80004b8:	20000000 	.word	0x20000000
 80004bc:	200000c0 	.word	0x200000c0
 80004c0:	200000c8 	.word	0x200000c8
 80004c4:	20000054 	.word	0x20000054
 80004c8:	200000d4 	.word	0x200000d4
 80004cc:	2000007c 	.word	0x2000007c
 80004d0:	20000004 	.word	0x20000004
 80004d4:	20000068 	.word	0x20000068

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_HOURS:

		if (displayMustBeUpdated)
 80004d8:	4bc5      	ldr	r3, [pc, #788]	@ (80007f0 <application+0x628>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f000 8218 	beq.w	8000914 <application+0x74c>
		{
			bufHour[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Hours), MSBCDIGIT);
 80004e4:	4bc3      	ldr	r3, [pc, #780]	@ (80007f4 <application+0x62c>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	4618      	mov	r0, r3
 80004ea:	f004 feb3 	bl	8005254 <RTC_ByteToBcd2>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2100      	movs	r1, #0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f000 fe2c 	bl	8001150 <convert_BCD_to_ASCII>
 80004f8:	4603      	mov	r3, r0
 80004fa:	733b      	strb	r3, [r7, #12]
			bufHour[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Hours), LSBCDIGIT);
 80004fc:	4bbd      	ldr	r3, [pc, #756]	@ (80007f4 <application+0x62c>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	4618      	mov	r0, r3
 8000502:	f004 fea7 	bl	8005254 <RTC_ByteToBcd2>
 8000506:	4603      	mov	r3, r0
 8000508:	2101      	movs	r1, #1
 800050a:	4618      	mov	r0, r3
 800050c:	f000 fe20 	bl	8001150 <convert_BCD_to_ASCII>
 8000510:	4603      	mov	r3, r0
 8000512:	737b      	strb	r3, [r7, #13]
			BSP_LCD_GLASS_Clear();
 8000514:	f001 fcbc 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 8000518:	f107 000c 	add.w	r0, r7, #12
 800051c:	2300      	movs	r3, #0
 800051e:	2200      	movs	r2, #0
 8000520:	2100      	movs	r1, #0
 8000522:	f001 fc75 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[1], POINT_OFF, DOUBLEPOINT_ON, 1);
 8000526:	f107 030c 	add.w	r3, r7, #12
 800052a:	1c58      	adds	r0, r3, #1
 800052c:	2301      	movs	r3, #1
 800052e:	2201      	movs	r2, #1
 8000530:	2100      	movs	r1, #0
 8000532:	f001 fc6d 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			displayMustBeUpdated = false;
 8000536:	4bae      	ldr	r3, [pc, #696]	@ (80007f0 <application+0x628>)
 8000538:	2200      	movs	r2, #0
 800053a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800053c:	e1ea      	b.n	8000914 <application+0x74c>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_MINS:

		if (displayMustBeUpdated)
 800053e:	4bac      	ldr	r3, [pc, #688]	@ (80007f0 <application+0x628>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	b2db      	uxtb	r3, r3
 8000544:	2b00      	cmp	r3, #0
 8000546:	f000 81e7 	beq.w	8000918 <application+0x750>
		{
			bufMin[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Minutes), MSBCDIGIT);
 800054a:	4baa      	ldr	r3, [pc, #680]	@ (80007f4 <application+0x62c>)
 800054c:	785b      	ldrb	r3, [r3, #1]
 800054e:	4618      	mov	r0, r3
 8000550:	f004 fe80 	bl	8005254 <RTC_ByteToBcd2>
 8000554:	4603      	mov	r3, r0
 8000556:	2100      	movs	r1, #0
 8000558:	4618      	mov	r0, r3
 800055a:	f000 fdf9 	bl	8001150 <convert_BCD_to_ASCII>
 800055e:	4603      	mov	r3, r0
 8000560:	743b      	strb	r3, [r7, #16]
			bufMin[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Minutes), LSBCDIGIT);
 8000562:	4ba4      	ldr	r3, [pc, #656]	@ (80007f4 <application+0x62c>)
 8000564:	785b      	ldrb	r3, [r3, #1]
 8000566:	4618      	mov	r0, r3
 8000568:	f004 fe74 	bl	8005254 <RTC_ByteToBcd2>
 800056c:	4603      	mov	r3, r0
 800056e:	2101      	movs	r1, #1
 8000570:	4618      	mov	r0, r3
 8000572:	f000 fded 	bl	8001150 <convert_BCD_to_ASCII>
 8000576:	4603      	mov	r3, r0
 8000578:	747b      	strb	r3, [r7, #17]
			BSP_LCD_GLASS_Clear();
 800057a:	f001 fc89 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 800057e:	f107 0010 	add.w	r0, r7, #16
 8000582:	2302      	movs	r3, #2
 8000584:	2200      	movs	r2, #0
 8000586:	2100      	movs	r1, #0
 8000588:	f001 fc42 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[1], POINT_OFF, DOUBLEPOINT_ON, 3);
 800058c:	f107 0310 	add.w	r3, r7, #16
 8000590:	1c58      	adds	r0, r3, #1
 8000592:	2303      	movs	r3, #3
 8000594:	2201      	movs	r2, #1
 8000596:	2100      	movs	r1, #0
 8000598:	f001 fc3a 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			displayMustBeUpdated = false;
 800059c:	4b94      	ldr	r3, [pc, #592]	@ (80007f0 <application+0x628>)
 800059e:	2200      	movs	r2, #0
 80005a0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80005a2:	e1b9      	b.n	8000918 <application+0x750>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_SECS:

		if (displayMustBeUpdated)
 80005a4:	4b92      	ldr	r3, [pc, #584]	@ (80007f0 <application+0x628>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	f000 81b6 	beq.w	800091c <application+0x754>
		{
			bufSec[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Seconds), MSBCDIGIT);
 80005b0:	4b90      	ldr	r3, [pc, #576]	@ (80007f4 <application+0x62c>)
 80005b2:	789b      	ldrb	r3, [r3, #2]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f004 fe4d 	bl	8005254 <RTC_ByteToBcd2>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 fdc6 	bl	8001150 <convert_BCD_to_ASCII>
 80005c4:	4603      	mov	r3, r0
 80005c6:	753b      	strb	r3, [r7, #20]
			bufSec[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Seconds), LSBCDIGIT);
 80005c8:	4b8a      	ldr	r3, [pc, #552]	@ (80007f4 <application+0x62c>)
 80005ca:	789b      	ldrb	r3, [r3, #2]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f004 fe41 	bl	8005254 <RTC_ByteToBcd2>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2101      	movs	r1, #1
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fdba 	bl	8001150 <convert_BCD_to_ASCII>
 80005dc:	4603      	mov	r3, r0
 80005de:	757b      	strb	r3, [r7, #21]
			BSP_LCD_GLASS_Clear();
 80005e0:	f001 fc56 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 80005e4:	f107 0014 	add.w	r0, r7, #20
 80005e8:	2304      	movs	r3, #4
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	f001 fc0f 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	1c58      	adds	r0, r3, #1
 80005f8:	2305      	movs	r3, #5
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	f001 fc07 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			displayMustBeUpdated = false;
 8000602:	4b7b      	ldr	r3, [pc, #492]	@ (80007f0 <application+0x628>)
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000608:	e188      	b.n	800091c <application+0x754>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SAVE_TIME:

		theTime.Hours = RTC_ByteToBcd2(binaryTime.Hours);
 800060a:	4b7a      	ldr	r3, [pc, #488]	@ (80007f4 <application+0x62c>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4618      	mov	r0, r3
 8000610:	f004 fe20 	bl	8005254 <RTC_ByteToBcd2>
 8000614:	4603      	mov	r3, r0
 8000616:	461a      	mov	r2, r3
 8000618:	4b77      	ldr	r3, [pc, #476]	@ (80007f8 <application+0x630>)
 800061a:	701a      	strb	r2, [r3, #0]
		theTime.Minutes = RTC_ByteToBcd2(binaryTime.Minutes);
 800061c:	4b75      	ldr	r3, [pc, #468]	@ (80007f4 <application+0x62c>)
 800061e:	785b      	ldrb	r3, [r3, #1]
 8000620:	4618      	mov	r0, r3
 8000622:	f004 fe17 	bl	8005254 <RTC_ByteToBcd2>
 8000626:	4603      	mov	r3, r0
 8000628:	461a      	mov	r2, r3
 800062a:	4b73      	ldr	r3, [pc, #460]	@ (80007f8 <application+0x630>)
 800062c:	705a      	strb	r2, [r3, #1]
		theTime.Seconds = RTC_ByteToBcd2(binaryTime.Seconds);
 800062e:	4b71      	ldr	r3, [pc, #452]	@ (80007f4 <application+0x62c>)
 8000630:	789b      	ldrb	r3, [r3, #2]
 8000632:	4618      	mov	r0, r3
 8000634:	f004 fe0e 	bl	8005254 <RTC_ByteToBcd2>
 8000638:	4603      	mov	r3, r0
 800063a:	461a      	mov	r2, r3
 800063c:	4b6e      	ldr	r3, [pc, #440]	@ (80007f8 <application+0x630>)
 800063e:	709a      	strb	r2, [r3, #2]
		HAL_RTC_SetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000640:	2201      	movs	r2, #1
 8000642:	496d      	ldr	r1, [pc, #436]	@ (80007f8 <application+0x630>)
 8000644:	486d      	ldr	r0, [pc, #436]	@ (80007fc <application+0x634>)
 8000646:	f004 fba1 	bl	8004d8c <HAL_RTC_SetTime>
		BSP_LCD_GLASS_Clear();
 800064a:	f001 fc21 	bl	8001e90 <BSP_LCD_GLASS_Clear>
		BSP_LCD_GLASS_DisplayString((uint8_t*) "SAVED");
 800064e:	486c      	ldr	r0, [pc, #432]	@ (8000800 <application+0x638>)
 8000650:	f001 fbfa 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>
		HAL_Delay(2000);
 8000654:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000658:	f002 faf2 	bl	8002c40 <HAL_Delay>
		BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 800065c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000660:	2000      	movs	r0, #0
 8000662:	f001 fbbb 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>
		AppStatus = STATE_DISPLAY_TIME;
 8000666:	4b67      	ldr	r3, [pc, #412]	@ (8000804 <application+0x63c>)
 8000668:	2201      	movs	r2, #1
 800066a:	601a      	str	r2, [r3, #0]
		break;
 800066c:	e15f      	b.n	800092e <application+0x766>

	case STATE_GET_DATE:

		//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_ALLSEG_ALLCOM, LCD_BLINKFREQUENCY_DIV512);

		HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 800066e:	2201      	movs	r2, #1
 8000670:	4961      	ldr	r1, [pc, #388]	@ (80007f8 <application+0x630>)
 8000672:	4862      	ldr	r0, [pc, #392]	@ (80007fc <application+0x634>)
 8000674:	f004 fc27 	bl	8004ec6 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000678:	2201      	movs	r2, #1
 800067a:	4963      	ldr	r1, [pc, #396]	@ (8000808 <application+0x640>)
 800067c:	485f      	ldr	r0, [pc, #380]	@ (80007fc <application+0x634>)
 800067e:	f004 fd05 	bl	800508c <HAL_RTC_GetDate>
		binaryDate.Date = RTC_Bcd2ToByte(theDate.Date);
 8000682:	4b61      	ldr	r3, [pc, #388]	@ (8000808 <application+0x640>)
 8000684:	789b      	ldrb	r3, [r3, #2]
 8000686:	4618      	mov	r0, r3
 8000688:	f004 fe04 	bl	8005294 <RTC_Bcd2ToByte>
 800068c:	4603      	mov	r3, r0
 800068e:	461a      	mov	r2, r3
 8000690:	4b5e      	ldr	r3, [pc, #376]	@ (800080c <application+0x644>)
 8000692:	709a      	strb	r2, [r3, #2]
		binaryDate.Month = RTC_Bcd2ToByte(theDate.Month);
 8000694:	4b5c      	ldr	r3, [pc, #368]	@ (8000808 <application+0x640>)
 8000696:	785b      	ldrb	r3, [r3, #1]
 8000698:	4618      	mov	r0, r3
 800069a:	f004 fdfb 	bl	8005294 <RTC_Bcd2ToByte>
 800069e:	4603      	mov	r3, r0
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b5a      	ldr	r3, [pc, #360]	@ (800080c <application+0x644>)
 80006a4:	705a      	strb	r2, [r3, #1]
		binaryDate.Year = RTC_Bcd2ToByte(theDate.Year);
 80006a6:	4b58      	ldr	r3, [pc, #352]	@ (8000808 <application+0x640>)
 80006a8:	78db      	ldrb	r3, [r3, #3]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f004 fdf2 	bl	8005294 <RTC_Bcd2ToByte>
 80006b0:	4603      	mov	r3, r0
 80006b2:	461a      	mov	r2, r3
 80006b4:	4b55      	ldr	r3, [pc, #340]	@ (800080c <application+0x644>)
 80006b6:	70da      	strb	r2, [r3, #3]
		AppStatus = STATE_SET_DAY_NBR;
 80006b8:	4b52      	ldr	r3, [pc, #328]	@ (8000804 <application+0x63c>)
 80006ba:	220d      	movs	r2, #13
 80006bc:	601a      	str	r2, [r3, #0]
		displayMustBeUpdated = true;
 80006be:	4b4c      	ldr	r3, [pc, #304]	@ (80007f0 <application+0x628>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
		break;
 80006c4:	e133      	b.n	800092e <application+0x766>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_DAY_NBR:

		if (displayMustBeUpdated)
 80006c6:	4b4a      	ldr	r3, [pc, #296]	@ (80007f0 <application+0x628>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	f000 8127 	beq.w	8000920 <application+0x758>
		{
			bufDate[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Date), MSBCDIGIT);
 80006d2:	4b4e      	ldr	r3, [pc, #312]	@ (800080c <application+0x644>)
 80006d4:	789b      	ldrb	r3, [r3, #2]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f004 fdbc 	bl	8005254 <RTC_ByteToBcd2>
 80006dc:	4603      	mov	r3, r0
 80006de:	2100      	movs	r1, #0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 fd35 	bl	8001150 <convert_BCD_to_ASCII>
 80006e6:	4603      	mov	r3, r0
 80006e8:	723b      	strb	r3, [r7, #8]
			bufDate[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Date), LSBCDIGIT);
 80006ea:	4b48      	ldr	r3, [pc, #288]	@ (800080c <application+0x644>)
 80006ec:	789b      	ldrb	r3, [r3, #2]
 80006ee:	4618      	mov	r0, r3
 80006f0:	f004 fdb0 	bl	8005254 <RTC_ByteToBcd2>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2101      	movs	r1, #1
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fd29 	bl	8001150 <convert_BCD_to_ASCII>
 80006fe:	4603      	mov	r3, r0
 8000700:	727b      	strb	r3, [r7, #9]
			BSP_LCD_GLASS_Clear();
 8000702:	f001 fbc5 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 8000706:	f107 0008 	add.w	r0, r7, #8
 800070a:	2300      	movs	r3, #0
 800070c:	2200      	movs	r2, #0
 800070e:	2100      	movs	r1, #0
 8000710:	f001 fb7e 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[1], POINT_ON, DOUBLEPOINT_OFF, 1);
 8000714:	f107 0308 	add.w	r3, r7, #8
 8000718:	1c58      	adds	r0, r3, #1
 800071a:	2301      	movs	r3, #1
 800071c:	2200      	movs	r2, #0
 800071e:	2101      	movs	r1, #1
 8000720:	f001 fb76 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			displayMustBeUpdated = false;
 8000724:	4b32      	ldr	r3, [pc, #200]	@ (80007f0 <application+0x628>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
		}
		break;
 800072a:	e0f9      	b.n	8000920 <application+0x758>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_MONTH:

		if (displayMustBeUpdated)
 800072c:	4b30      	ldr	r3, [pc, #192]	@ (80007f0 <application+0x628>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	f000 80f6 	beq.w	8000924 <application+0x75c>
		{
			bufMonth[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Month), MSBCDIGIT);
 8000738:	4b34      	ldr	r3, [pc, #208]	@ (800080c <application+0x644>)
 800073a:	785b      	ldrb	r3, [r3, #1]
 800073c:	4618      	mov	r0, r3
 800073e:	f004 fd89 	bl	8005254 <RTC_ByteToBcd2>
 8000742:	4603      	mov	r3, r0
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fd02 	bl	8001150 <convert_BCD_to_ASCII>
 800074c:	4603      	mov	r3, r0
 800074e:	713b      	strb	r3, [r7, #4]
			bufMonth[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Month), LSBCDIGIT);
 8000750:	4b2e      	ldr	r3, [pc, #184]	@ (800080c <application+0x644>)
 8000752:	785b      	ldrb	r3, [r3, #1]
 8000754:	4618      	mov	r0, r3
 8000756:	f004 fd7d 	bl	8005254 <RTC_ByteToBcd2>
 800075a:	4603      	mov	r3, r0
 800075c:	2101      	movs	r1, #1
 800075e:	4618      	mov	r0, r3
 8000760:	f000 fcf6 	bl	8001150 <convert_BCD_to_ASCII>
 8000764:	4603      	mov	r3, r0
 8000766:	717b      	strb	r3, [r7, #5]
			BSP_LCD_GLASS_Clear();
 8000768:	f001 fb92 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 800076c:	1d38      	adds	r0, r7, #4
 800076e:	2302      	movs	r3, #2
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	f001 fb4c 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[1], POINT_ON, DOUBLEPOINT_OFF, 3);
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	1c58      	adds	r0, r3, #1
 800077c:	2303      	movs	r3, #3
 800077e:	2200      	movs	r2, #0
 8000780:	2101      	movs	r1, #1
 8000782:	f001 fb45 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			displayMustBeUpdated = false;
 8000786:	4b1a      	ldr	r3, [pc, #104]	@ (80007f0 <application+0x628>)
 8000788:	2200      	movs	r2, #0
 800078a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800078c:	e0ca      	b.n	8000924 <application+0x75c>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_YEAR:

		if (displayMustBeUpdated)
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <application+0x628>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	2b00      	cmp	r3, #0
 8000796:	f000 80c7 	beq.w	8000928 <application+0x760>
		{
			bufYear[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Year), MSBCDIGIT);
 800079a:	4b1c      	ldr	r3, [pc, #112]	@ (800080c <application+0x644>)
 800079c:	78db      	ldrb	r3, [r3, #3]
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 fd58 	bl	8005254 <RTC_ByteToBcd2>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2100      	movs	r1, #0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 fcd1 	bl	8001150 <convert_BCD_to_ASCII>
 80007ae:	4603      	mov	r3, r0
 80007b0:	703b      	strb	r3, [r7, #0]
			bufYear[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Year), LSBCDIGIT);
 80007b2:	4b16      	ldr	r3, [pc, #88]	@ (800080c <application+0x644>)
 80007b4:	78db      	ldrb	r3, [r3, #3]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f004 fd4c 	bl	8005254 <RTC_ByteToBcd2>
 80007bc:	4603      	mov	r3, r0
 80007be:	2101      	movs	r1, #1
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fcc5 	bl	8001150 <convert_BCD_to_ASCII>
 80007c6:	4603      	mov	r3, r0
 80007c8:	707b      	strb	r3, [r7, #1]
			BSP_LCD_GLASS_Clear();
 80007ca:	f001 fb61 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 80007ce:	4638      	mov	r0, r7
 80007d0:	2304      	movs	r3, #4
 80007d2:	2200      	movs	r2, #0
 80007d4:	2100      	movs	r1, #0
 80007d6:	f001 fb1b 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 80007da:	463b      	mov	r3, r7
 80007dc:	1c58      	adds	r0, r3, #1
 80007de:	2305      	movs	r3, #5
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	f001 fb14 	bl	8001e10 <BSP_LCD_GLASS_DisplayChar>
			displayMustBeUpdated = false;
 80007e8:	4b01      	ldr	r3, [pc, #4]	@ (80007f0 <application+0x628>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
		}
		break;
 80007ee:	e09b      	b.n	8000928 <application+0x760>
 80007f0:	20000000 	.word	0x20000000
 80007f4:	20000068 	.word	0x20000068
 80007f8:	20000054 	.word	0x20000054
 80007fc:	200000d4 	.word	0x200000d4
 8000800:	08005370 	.word	0x08005370
 8000804:	200000c0 	.word	0x200000c0
 8000808:	2000007c 	.word	0x2000007c
 800080c:	20000080 	.word	0x20000080

		/*-------------------------------------------------------------------------------------*/
	case STATE_SAVE_DATE:

		theDate.Date = RTC_ByteToBcd2(binaryDate.Date);
 8000810:	4b49      	ldr	r3, [pc, #292]	@ (8000938 <application+0x770>)
 8000812:	789b      	ldrb	r3, [r3, #2]
 8000814:	4618      	mov	r0, r3
 8000816:	f004 fd1d 	bl	8005254 <RTC_ByteToBcd2>
 800081a:	4603      	mov	r3, r0
 800081c:	461a      	mov	r2, r3
 800081e:	4b47      	ldr	r3, [pc, #284]	@ (800093c <application+0x774>)
 8000820:	709a      	strb	r2, [r3, #2]
		theDate.Month = RTC_ByteToBcd2(binaryDate.Month);
 8000822:	4b45      	ldr	r3, [pc, #276]	@ (8000938 <application+0x770>)
 8000824:	785b      	ldrb	r3, [r3, #1]
 8000826:	4618      	mov	r0, r3
 8000828:	f004 fd14 	bl	8005254 <RTC_ByteToBcd2>
 800082c:	4603      	mov	r3, r0
 800082e:	461a      	mov	r2, r3
 8000830:	4b42      	ldr	r3, [pc, #264]	@ (800093c <application+0x774>)
 8000832:	705a      	strb	r2, [r3, #1]
		theDate.Year = RTC_ByteToBcd2(binaryDate.Year);
 8000834:	4b40      	ldr	r3, [pc, #256]	@ (8000938 <application+0x770>)
 8000836:	78db      	ldrb	r3, [r3, #3]
 8000838:	4618      	mov	r0, r3
 800083a:	f004 fd0b 	bl	8005254 <RTC_ByteToBcd2>
 800083e:	4603      	mov	r3, r0
 8000840:	461a      	mov	r2, r3
 8000842:	4b3e      	ldr	r3, [pc, #248]	@ (800093c <application+0x774>)
 8000844:	70da      	strb	r2, [r3, #3]
		HAL_RTC_SetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000846:	2201      	movs	r2, #1
 8000848:	493c      	ldr	r1, [pc, #240]	@ (800093c <application+0x774>)
 800084a:	483d      	ldr	r0, [pc, #244]	@ (8000940 <application+0x778>)
 800084c:	f004 fb97 	bl	8004f7e <HAL_RTC_SetDate>
		BSP_LCD_GLASS_Clear();
 8000850:	f001 fb1e 	bl	8001e90 <BSP_LCD_GLASS_Clear>
		BSP_LCD_GLASS_DisplayString((uint8_t*) "SAVED");
 8000854:	483b      	ldr	r0, [pc, #236]	@ (8000944 <application+0x77c>)
 8000856:	f001 faf7 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>
		HAL_Delay(2000);
 800085a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800085e:	f002 f9ef 	bl	8002c40 <HAL_Delay>
		BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 8000862:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000866:	2000      	movs	r0, #0
 8000868:	f001 fab8 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>
		AppStatus = STATE_DISPLAY_DATE;
 800086c:	4b36      	ldr	r3, [pc, #216]	@ (8000948 <application+0x780>)
 800086e:	2202      	movs	r2, #2
 8000870:	601a      	str	r2, [r3, #0]
		break;
 8000872:	e05c      	b.n	800092e <application+0x766>

		/*-------------------------------------------------------------------------------------*/
	case STATE_GET_DAY:

		BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_ALLSEG_ALLCOM, LCD_BLINKFREQUENCY_DIV512);
 8000874:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000878:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800087c:	f001 faae 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>

		HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000880:	2201      	movs	r2, #1
 8000882:	4932      	ldr	r1, [pc, #200]	@ (800094c <application+0x784>)
 8000884:	482e      	ldr	r0, [pc, #184]	@ (8000940 <application+0x778>)
 8000886:	f004 fb1e 	bl	8004ec6 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 800088a:	2201      	movs	r2, #1
 800088c:	492b      	ldr	r1, [pc, #172]	@ (800093c <application+0x774>)
 800088e:	482c      	ldr	r0, [pc, #176]	@ (8000940 <application+0x778>)
 8000890:	f004 fbfc 	bl	800508c <HAL_RTC_GetDate>
		weekDayNbr = theDate.WeekDay;
 8000894:	4b29      	ldr	r3, [pc, #164]	@ (800093c <application+0x774>)
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	4b2d      	ldr	r3, [pc, #180]	@ (8000950 <application+0x788>)
 800089a:	701a      	strb	r2, [r3, #0]
		AppStatus = STATE_SET_DAY;
 800089c:	4b2a      	ldr	r3, [pc, #168]	@ (8000948 <application+0x780>)
 800089e:	2205      	movs	r2, #5
 80008a0:	601a      	str	r2, [r3, #0]
		displayMustBeUpdated = true;
 80008a2:	4b2c      	ldr	r3, [pc, #176]	@ (8000954 <application+0x78c>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	701a      	strb	r2, [r3, #0]
		break;
 80008a8:	e041      	b.n	800092e <application+0x766>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SET_DAY:

		if (displayMustBeUpdated)
 80008aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000954 <application+0x78c>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d03b      	beq.n	800092c <application+0x764>
		{
			BSP_LCD_GLASS_Clear();
 80008b4:	f001 faec 	bl	8001e90 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayString((uint8_t*) weekDay[weekDayNbr - 1]); /* WeekDay is in [1...7] ! */
 80008b8:	4b25      	ldr	r3, [pc, #148]	@ (8000950 <application+0x788>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	3b01      	subs	r3, #1
 80008be:	4a26      	ldr	r2, [pc, #152]	@ (8000958 <application+0x790>)
 80008c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f001 fabf 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>
			displayMustBeUpdated = false;
 80008ca:	4b22      	ldr	r3, [pc, #136]	@ (8000954 <application+0x78c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	701a      	strb	r2, [r3, #0]
		}
		break;
 80008d0:	e02c      	b.n	800092c <application+0x764>

		/*-------------------------------------------------------------------------------------*/
	case STATE_SAVE_DAY:

		theDate.WeekDay = weekDayNbr;
 80008d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000950 <application+0x788>)
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <application+0x774>)
 80008d8:	701a      	strb	r2, [r3, #0]
		HAL_RTC_SetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 80008da:	2201      	movs	r2, #1
 80008dc:	4917      	ldr	r1, [pc, #92]	@ (800093c <application+0x774>)
 80008de:	4818      	ldr	r0, [pc, #96]	@ (8000940 <application+0x778>)
 80008e0:	f004 fb4d 	bl	8004f7e <HAL_RTC_SetDate>
		BSP_LCD_GLASS_Clear();
 80008e4:	f001 fad4 	bl	8001e90 <BSP_LCD_GLASS_Clear>
		BSP_LCD_GLASS_DisplayString((uint8_t*) "SAVED");
 80008e8:	4816      	ldr	r0, [pc, #88]	@ (8000944 <application+0x77c>)
 80008ea:	f001 faad 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>
		HAL_Delay(2000);
 80008ee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008f2:	f002 f9a5 	bl	8002c40 <HAL_Delay>
		BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 80008f6:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80008fa:	2000      	movs	r0, #0
 80008fc:	f001 fa6e 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>
		AppStatus = STATE_DISPLAY_DAY;
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <application+0x780>)
 8000902:	2203      	movs	r2, #3
 8000904:	601a      	str	r2, [r3, #0]
		break;
 8000906:	e012      	b.n	800092e <application+0x766>
		break;
 8000908:	bf00      	nop
 800090a:	e010      	b.n	800092e <application+0x766>
		break;
 800090c:	bf00      	nop
 800090e:	e00e      	b.n	800092e <application+0x766>
		break;
 8000910:	bf00      	nop
 8000912:	e00c      	b.n	800092e <application+0x766>
		break;
 8000914:	bf00      	nop
 8000916:	e00a      	b.n	800092e <application+0x766>
		break;
 8000918:	bf00      	nop
 800091a:	e008      	b.n	800092e <application+0x766>
		break;
 800091c:	bf00      	nop
 800091e:	e006      	b.n	800092e <application+0x766>
		break;
 8000920:	bf00      	nop
 8000922:	e004      	b.n	800092e <application+0x766>
		break;
 8000924:	bf00      	nop
 8000926:	e002      	b.n	800092e <application+0x766>
		break;
 8000928:	bf00      	nop
 800092a:	e000      	b.n	800092e <application+0x766>
		break;
 800092c:	bf00      	nop

		/*-------------------------------------------------------------------------------------*/
	}
}
 800092e:	bf00      	nop
 8000930:	3718      	adds	r7, #24
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000080 	.word	0x20000080
 800093c:	2000007c 	.word	0x2000007c
 8000940:	200000d4 	.word	0x200000d4
 8000944:	08005370 	.word	0x08005370
 8000948:	200000c0 	.word	0x200000c0
 800094c:	20000054 	.word	0x20000054
 8000950:	20000050 	.word	0x20000050
 8000954:	20000000 	.word	0x20000000
 8000958:	20000004 	.word	0x20000004

0800095c <application_JOY_callback>:
 * @brief Application EXTI line detection callback : manages transitions between application states and small actions.
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
void application_JOY_callback(uint16_t GPIO_Pin)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	80fb      	strh	r3, [r7, #6]

	inactivity_time = 0;
 8000966:	4bb0      	ldr	r3, [pc, #704]	@ (8000c28 <application_JOY_callback+0x2cc>)
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
	displayMustBeUpdated = true;
 800096c:	4baf      	ldr	r3, [pc, #700]	@ (8000c2c <application_JOY_callback+0x2d0>)
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]

	if ((GPIO_Pin & (DOWN_JOY_PIN | UP_JOY_PIN | SEL_JOY_PIN | RIGHT_JOY_PIN | LEFT_JOY_PIN)) != RESET)
 8000972:	88fb      	ldrh	r3, [r7, #6]
 8000974:	f003 032f 	and.w	r3, r3, #47	@ 0x2f
 8000978:	2b00      	cmp	r3, #0
 800097a:	f000 83a6 	beq.w	80010ca <application_JOY_callback+0x76e>
	{
		switch (AppStatus)
 800097e:	4bac      	ldr	r3, [pc, #688]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b0f      	cmp	r3, #15
 8000984:	f200 83a1 	bhi.w	80010ca <application_JOY_callback+0x76e>
 8000988:	a201      	add	r2, pc, #4	@ (adr r2, 8000990 <application_JOY_callback+0x34>)
 800098a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800098e:	bf00      	nop
 8000990:	080009d1 	.word	0x080009d1
 8000994:	080009d9 	.word	0x080009d9
 8000998:	08000a09 	.word	0x08000a09
 800099c:	08000a39 	.word	0x08000a39
 80009a0:	080010cb 	.word	0x080010cb
 80009a4:	08000fc1 	.word	0x08000fc1
 80009a8:	080010cb 	.word	0x080010cb
 80009ac:	080010cb 	.word	0x080010cb
 80009b0:	08000a69 	.word	0x08000a69
 80009b4:	08000b4d 	.word	0x08000b4d
 80009b8:	08000c3d 	.word	0x08000c3d
 80009bc:	080010cb 	.word	0x080010cb
 80009c0:	080010cb 	.word	0x080010cb
 80009c4:	08000d17 	.word	0x08000d17
 80009c8:	08000dfd 	.word	0x08000dfd
 80009cc:	08000ed7 	.word	0x08000ed7
		{
		/*-------------------------------------------------------------------------------------*/
		case STATE_START:

			bLCDGlass_KeyPressed = 0x01; // to skip scrolling messages at start
 80009d0:	4b98      	ldr	r3, [pc, #608]	@ (8000c34 <application_JOY_callback+0x2d8>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	701a      	strb	r2, [r3, #0]
			break;
 80009d6:	e378      	b.n	80010ca <application_JOY_callback+0x76e>

		case STATE_DISPLAY_TIME:

			switch (GPIO_Pin)
 80009d8:	88fb      	ldrh	r3, [r7, #6]
 80009da:	2b20      	cmp	r3, #32
 80009dc:	d007      	beq.n	80009ee <application_JOY_callback+0x92>
 80009de:	2b20      	cmp	r3, #32
 80009e0:	f300 8360 	bgt.w	80010a4 <application_JOY_callback+0x748>
 80009e4:	2b04      	cmp	r3, #4
 80009e6:	d00a      	beq.n	80009fe <application_JOY_callback+0xa2>
 80009e8:	2b08      	cmp	r3, #8
 80009ea:	d004      	beq.n	80009f6 <application_JOY_callback+0x9a>

			case RIGHT_JOY_PIN:
				AppStatus = STATE_GET_TIME;
				break;
			}
			break;
 80009ec:	e35a      	b.n	80010a4 <application_JOY_callback+0x748>
				AppStatus = STATE_DISPLAY_DATE;
 80009ee:	4b90      	ldr	r3, [pc, #576]	@ (8000c30 <application_JOY_callback+0x2d4>)
 80009f0:	2202      	movs	r2, #2
 80009f2:	601a      	str	r2, [r3, #0]
				break;
 80009f4:	e007      	b.n	8000a06 <application_JOY_callback+0xaa>
				AppStatus = STATE_DISPLAY_DAY;
 80009f6:	4b8e      	ldr	r3, [pc, #568]	@ (8000c30 <application_JOY_callback+0x2d4>)
 80009f8:	2203      	movs	r2, #3
 80009fa:	601a      	str	r2, [r3, #0]
				break;
 80009fc:	e003      	b.n	8000a06 <application_JOY_callback+0xaa>
				AppStatus = STATE_GET_TIME;
 80009fe:	4b8c      	ldr	r3, [pc, #560]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a00:	2207      	movs	r2, #7
 8000a02:	601a      	str	r2, [r3, #0]
				break;
 8000a04:	bf00      	nop
			break;
 8000a06:	e34d      	b.n	80010a4 <application_JOY_callback+0x748>

			/*-------------------------------------------------------------------------------------*/

		case STATE_DISPLAY_DATE:

			switch (GPIO_Pin)
 8000a08:	88fb      	ldrh	r3, [r7, #6]
 8000a0a:	2b20      	cmp	r3, #32
 8000a0c:	d007      	beq.n	8000a1e <application_JOY_callback+0xc2>
 8000a0e:	2b20      	cmp	r3, #32
 8000a10:	f300 834a 	bgt.w	80010a8 <application_JOY_callback+0x74c>
 8000a14:	2b04      	cmp	r3, #4
 8000a16:	d00a      	beq.n	8000a2e <application_JOY_callback+0xd2>
 8000a18:	2b08      	cmp	r3, #8
 8000a1a:	d004      	beq.n	8000a26 <application_JOY_callback+0xca>

			case RIGHT_JOY_PIN:
				AppStatus = STATE_GET_DATE;
				break;
			}
			break;
 8000a1c:	e344      	b.n	80010a8 <application_JOY_callback+0x74c>
				AppStatus = STATE_DISPLAY_DAY;
 8000a1e:	4b84      	ldr	r3, [pc, #528]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a20:	2203      	movs	r2, #3
 8000a22:	601a      	str	r2, [r3, #0]
				break;
 8000a24:	e007      	b.n	8000a36 <application_JOY_callback+0xda>
				AppStatus = STATE_DISPLAY_TIME;
 8000a26:	4b82      	ldr	r3, [pc, #520]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	601a      	str	r2, [r3, #0]
				break;
 8000a2c:	e003      	b.n	8000a36 <application_JOY_callback+0xda>
				AppStatus = STATE_GET_DATE;
 8000a2e:	4b80      	ldr	r3, [pc, #512]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a30:	220c      	movs	r2, #12
 8000a32:	601a      	str	r2, [r3, #0]
				break;
 8000a34:	bf00      	nop
			break;
 8000a36:	e337      	b.n	80010a8 <application_JOY_callback+0x74c>

			/*-------------------------------------------------------------------------------------*/

		case STATE_DISPLAY_DAY:

			switch (GPIO_Pin)
 8000a38:	88fb      	ldrh	r3, [r7, #6]
 8000a3a:	2b20      	cmp	r3, #32
 8000a3c:	d007      	beq.n	8000a4e <application_JOY_callback+0xf2>
 8000a3e:	2b20      	cmp	r3, #32
 8000a40:	f300 8334 	bgt.w	80010ac <application_JOY_callback+0x750>
 8000a44:	2b04      	cmp	r3, #4
 8000a46:	d00a      	beq.n	8000a5e <application_JOY_callback+0x102>
 8000a48:	2b08      	cmp	r3, #8
 8000a4a:	d004      	beq.n	8000a56 <application_JOY_callback+0xfa>

			case RIGHT_JOY_PIN:
				AppStatus = STATE_GET_DAY;
				break;
			}
			break;
 8000a4c:	e32e      	b.n	80010ac <application_JOY_callback+0x750>
				AppStatus = STATE_DISPLAY_TIME;
 8000a4e:	4b78      	ldr	r3, [pc, #480]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	601a      	str	r2, [r3, #0]
				break;
 8000a54:	e007      	b.n	8000a66 <application_JOY_callback+0x10a>
				AppStatus = STATE_DISPLAY_DATE;
 8000a56:	4b76      	ldr	r3, [pc, #472]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a58:	2202      	movs	r2, #2
 8000a5a:	601a      	str	r2, [r3, #0]
				break;
 8000a5c:	e003      	b.n	8000a66 <application_JOY_callback+0x10a>
				AppStatus = STATE_GET_DAY;
 8000a5e:	4b74      	ldr	r3, [pc, #464]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000a60:	2204      	movs	r2, #4
 8000a62:	601a      	str	r2, [r3, #0]
				break;
 8000a64:	bf00      	nop
			break;
 8000a66:	e321      	b.n	80010ac <application_JOY_callback+0x750>

			/*-------------------------------------------------------------------------------------*/

		case STATE_SET_HOURS:

			switch (GPIO_Pin)
 8000a68:	88fb      	ldrh	r3, [r7, #6]
 8000a6a:	3b02      	subs	r3, #2
 8000a6c:	2b1e      	cmp	r3, #30
 8000a6e:	f200 831f 	bhi.w	80010b0 <application_JOY_callback+0x754>
 8000a72:	a201      	add	r2, pc, #4	@ (adr r2, 8000a78 <application_JOY_callback+0x11c>)
 8000a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a78:	08000b39 	.word	0x08000b39
 8000a7c:	080010b1 	.word	0x080010b1
 8000a80:	08000b31 	.word	0x08000b31
 8000a84:	080010b1 	.word	0x080010b1
 8000a88:	080010b1 	.word	0x080010b1
 8000a8c:	080010b1 	.word	0x080010b1
 8000a90:	08000b13 	.word	0x08000b13
 8000a94:	080010b1 	.word	0x080010b1
 8000a98:	080010b1 	.word	0x080010b1
 8000a9c:	080010b1 	.word	0x080010b1
 8000aa0:	080010b1 	.word	0x080010b1
 8000aa4:	080010b1 	.word	0x080010b1
 8000aa8:	080010b1 	.word	0x080010b1
 8000aac:	080010b1 	.word	0x080010b1
 8000ab0:	080010b1 	.word	0x080010b1
 8000ab4:	080010b1 	.word	0x080010b1
 8000ab8:	080010b1 	.word	0x080010b1
 8000abc:	080010b1 	.word	0x080010b1
 8000ac0:	080010b1 	.word	0x080010b1
 8000ac4:	080010b1 	.word	0x080010b1
 8000ac8:	080010b1 	.word	0x080010b1
 8000acc:	080010b1 	.word	0x080010b1
 8000ad0:	080010b1 	.word	0x080010b1
 8000ad4:	080010b1 	.word	0x080010b1
 8000ad8:	080010b1 	.word	0x080010b1
 8000adc:	080010b1 	.word	0x080010b1
 8000ae0:	080010b1 	.word	0x080010b1
 8000ae4:	080010b1 	.word	0x080010b1
 8000ae8:	080010b1 	.word	0x080010b1
 8000aec:	080010b1 	.word	0x080010b1
 8000af0:	08000af5 	.word	0x08000af5
			{
			case DOWN_JOY_PIN:
				if (binaryTime.Hours > 0)
 8000af4:	4b50      	ldr	r3, [pc, #320]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d006      	beq.n	8000b0a <application_JOY_callback+0x1ae>
					binaryTime.Hours--;
 8000afc:	4b4e      	ldr	r3, [pc, #312]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	3b01      	subs	r3, #1
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	4b4c      	ldr	r3, [pc, #304]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000b06:	701a      	strb	r2, [r3, #0]
				else
					binaryTime.Hours = 23;
				break;
 8000b08:	e01f      	b.n	8000b4a <application_JOY_callback+0x1ee>
					binaryTime.Hours = 23;
 8000b0a:	4b4b      	ldr	r3, [pc, #300]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000b0c:	2217      	movs	r2, #23
 8000b0e:	701a      	strb	r2, [r3, #0]
				break;
 8000b10:	e01b      	b.n	8000b4a <application_JOY_callback+0x1ee>

			case UP_JOY_PIN:
				if (binaryTime.Hours < 23)
 8000b12:	4b49      	ldr	r3, [pc, #292]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b16      	cmp	r3, #22
 8000b18:	d806      	bhi.n	8000b28 <application_JOY_callback+0x1cc>
					binaryTime.Hours++;
 8000b1a:	4b47      	ldr	r3, [pc, #284]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4b45      	ldr	r3, [pc, #276]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000b24:	701a      	strb	r2, [r3, #0]
				else
					binaryTime.Hours = 0;
				break;
 8000b26:	e010      	b.n	8000b4a <application_JOY_callback+0x1ee>
					binaryTime.Hours = 0;
 8000b28:	4b43      	ldr	r3, [pc, #268]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
				break;
 8000b2e:	e00c      	b.n	8000b4a <application_JOY_callback+0x1ee>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_MINS;
 8000b30:	4b3f      	ldr	r3, [pc, #252]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000b32:	2209      	movs	r2, #9
 8000b34:	601a      	str	r2, [r3, #0]
				break;
 8000b36:	e008      	b.n	8000b4a <application_JOY_callback+0x1ee>

			case LEFT_JOY_PIN: /* exit without saving new time */
				BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 8000b38:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	f001 f94d 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>
				AppStatus = STATE_DISPLAY_TIME;
 8000b42:	4b3b      	ldr	r3, [pc, #236]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	601a      	str	r2, [r3, #0]
				break;
 8000b48:	bf00      	nop
			}
			break;
 8000b4a:	e2b1      	b.n	80010b0 <application_JOY_callback+0x754>

			/*-------------------------------------------------------------------------------------*/

		case STATE_SET_MINS:

			switch (GPIO_Pin)
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	3b02      	subs	r3, #2
 8000b50:	2b1e      	cmp	r3, #30
 8000b52:	f200 82af 	bhi.w	80010b4 <application_JOY_callback+0x758>
 8000b56:	a201      	add	r2, pc, #4	@ (adr r2, 8000b5c <application_JOY_callback+0x200>)
 8000b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b5c:	08000c1d 	.word	0x08000c1d
 8000b60:	080010b5 	.word	0x080010b5
 8000b64:	08000c15 	.word	0x08000c15
 8000b68:	080010b5 	.word	0x080010b5
 8000b6c:	080010b5 	.word	0x080010b5
 8000b70:	080010b5 	.word	0x080010b5
 8000b74:	08000bf7 	.word	0x08000bf7
 8000b78:	080010b5 	.word	0x080010b5
 8000b7c:	080010b5 	.word	0x080010b5
 8000b80:	080010b5 	.word	0x080010b5
 8000b84:	080010b5 	.word	0x080010b5
 8000b88:	080010b5 	.word	0x080010b5
 8000b8c:	080010b5 	.word	0x080010b5
 8000b90:	080010b5 	.word	0x080010b5
 8000b94:	080010b5 	.word	0x080010b5
 8000b98:	080010b5 	.word	0x080010b5
 8000b9c:	080010b5 	.word	0x080010b5
 8000ba0:	080010b5 	.word	0x080010b5
 8000ba4:	080010b5 	.word	0x080010b5
 8000ba8:	080010b5 	.word	0x080010b5
 8000bac:	080010b5 	.word	0x080010b5
 8000bb0:	080010b5 	.word	0x080010b5
 8000bb4:	080010b5 	.word	0x080010b5
 8000bb8:	080010b5 	.word	0x080010b5
 8000bbc:	080010b5 	.word	0x080010b5
 8000bc0:	080010b5 	.word	0x080010b5
 8000bc4:	080010b5 	.word	0x080010b5
 8000bc8:	080010b5 	.word	0x080010b5
 8000bcc:	080010b5 	.word	0x080010b5
 8000bd0:	080010b5 	.word	0x080010b5
 8000bd4:	08000bd9 	.word	0x08000bd9
			{
			case DOWN_JOY_PIN:
				if (binaryTime.Minutes > 0)
 8000bd8:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000bda:	785b      	ldrb	r3, [r3, #1]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d006      	beq.n	8000bee <application_JOY_callback+0x292>
					binaryTime.Minutes--;
 8000be0:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000be2:	785b      	ldrb	r3, [r3, #1]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000bea:	705a      	strb	r2, [r3, #1]
				else
					binaryTime.Minutes = 59;
				break;
 8000bec:	e01a      	b.n	8000c24 <application_JOY_callback+0x2c8>
					binaryTime.Minutes = 59;
 8000bee:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000bf0:	223b      	movs	r2, #59	@ 0x3b
 8000bf2:	705a      	strb	r2, [r3, #1]
				break;
 8000bf4:	e016      	b.n	8000c24 <application_JOY_callback+0x2c8>

			case UP_JOY_PIN:
				if (binaryTime.Minutes < 59)
 8000bf6:	4b10      	ldr	r3, [pc, #64]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000bf8:	785b      	ldrb	r3, [r3, #1]
 8000bfa:	2b3a      	cmp	r3, #58	@ 0x3a
 8000bfc:	d806      	bhi.n	8000c0c <application_JOY_callback+0x2b0>
					binaryTime.Minutes++;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000c00:	785b      	ldrb	r3, [r3, #1]
 8000c02:	3301      	adds	r3, #1
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000c08:	705a      	strb	r2, [r3, #1]
				else
					binaryTime.Minutes = 0;
				break;
 8000c0a:	e00b      	b.n	8000c24 <application_JOY_callback+0x2c8>
					binaryTime.Minutes = 0;
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <application_JOY_callback+0x2dc>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	705a      	strb	r2, [r3, #1]
				break;
 8000c12:	e007      	b.n	8000c24 <application_JOY_callback+0x2c8>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_SECS;
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000c16:	220a      	movs	r2, #10
 8000c18:	601a      	str	r2, [r3, #0]
				break;
 8000c1a:	e003      	b.n	8000c24 <application_JOY_callback+0x2c8>

			case LEFT_JOY_PIN: /* */
				AppStatus = STATE_SET_HOURS;
 8000c1c:	4b04      	ldr	r3, [pc, #16]	@ (8000c30 <application_JOY_callback+0x2d4>)
 8000c1e:	2208      	movs	r2, #8
 8000c20:	601a      	str	r2, [r3, #0]
				break;
 8000c22:	bf00      	nop
			}
			break;
 8000c24:	e246      	b.n	80010b4 <application_JOY_callback+0x758>
 8000c26:	bf00      	nop
 8000c28:	200000c4 	.word	0x200000c4
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	200000c0 	.word	0x200000c0
 8000c34:	200000f8 	.word	0x200000f8
 8000c38:	20000068 	.word	0x20000068

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_SECS:

			switch (GPIO_Pin)
 8000c3c:	88fb      	ldrh	r3, [r7, #6]
 8000c3e:	3b02      	subs	r3, #2
 8000c40:	2b1e      	cmp	r3, #30
 8000c42:	f200 8239 	bhi.w	80010b8 <application_JOY_callback+0x75c>
 8000c46:	a201      	add	r2, pc, #4	@ (adr r2, 8000c4c <application_JOY_callback+0x2f0>)
 8000c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c4c:	08000d0d 	.word	0x08000d0d
 8000c50:	080010b9 	.word	0x080010b9
 8000c54:	08000d05 	.word	0x08000d05
 8000c58:	080010b9 	.word	0x080010b9
 8000c5c:	080010b9 	.word	0x080010b9
 8000c60:	080010b9 	.word	0x080010b9
 8000c64:	08000ce7 	.word	0x08000ce7
 8000c68:	080010b9 	.word	0x080010b9
 8000c6c:	080010b9 	.word	0x080010b9
 8000c70:	080010b9 	.word	0x080010b9
 8000c74:	080010b9 	.word	0x080010b9
 8000c78:	080010b9 	.word	0x080010b9
 8000c7c:	080010b9 	.word	0x080010b9
 8000c80:	080010b9 	.word	0x080010b9
 8000c84:	080010b9 	.word	0x080010b9
 8000c88:	080010b9 	.word	0x080010b9
 8000c8c:	080010b9 	.word	0x080010b9
 8000c90:	080010b9 	.word	0x080010b9
 8000c94:	080010b9 	.word	0x080010b9
 8000c98:	080010b9 	.word	0x080010b9
 8000c9c:	080010b9 	.word	0x080010b9
 8000ca0:	080010b9 	.word	0x080010b9
 8000ca4:	080010b9 	.word	0x080010b9
 8000ca8:	080010b9 	.word	0x080010b9
 8000cac:	080010b9 	.word	0x080010b9
 8000cb0:	080010b9 	.word	0x080010b9
 8000cb4:	080010b9 	.word	0x080010b9
 8000cb8:	080010b9 	.word	0x080010b9
 8000cbc:	080010b9 	.word	0x080010b9
 8000cc0:	080010b9 	.word	0x080010b9
 8000cc4:	08000cc9 	.word	0x08000cc9
			{
			case DOWN_JOY_PIN:
				if (binaryTime.Seconds > 0)
 8000cc8:	4bba      	ldr	r3, [pc, #744]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000cca:	789b      	ldrb	r3, [r3, #2]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d006      	beq.n	8000cde <application_JOY_callback+0x382>
					binaryTime.Seconds--;
 8000cd0:	4bb8      	ldr	r3, [pc, #736]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000cd2:	789b      	ldrb	r3, [r3, #2]
 8000cd4:	3b01      	subs	r3, #1
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	4bb6      	ldr	r3, [pc, #728]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000cda:	709a      	strb	r2, [r3, #2]
				else
					binaryTime.Seconds = 59;
				break;
 8000cdc:	e01a      	b.n	8000d14 <application_JOY_callback+0x3b8>
					binaryTime.Seconds = 59;
 8000cde:	4bb5      	ldr	r3, [pc, #724]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000ce0:	223b      	movs	r2, #59	@ 0x3b
 8000ce2:	709a      	strb	r2, [r3, #2]
				break;
 8000ce4:	e016      	b.n	8000d14 <application_JOY_callback+0x3b8>

			case UP_JOY_PIN:
				if (binaryTime.Seconds < 59)
 8000ce6:	4bb3      	ldr	r3, [pc, #716]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000ce8:	789b      	ldrb	r3, [r3, #2]
 8000cea:	2b3a      	cmp	r3, #58	@ 0x3a
 8000cec:	d806      	bhi.n	8000cfc <application_JOY_callback+0x3a0>
					binaryTime.Seconds++;
 8000cee:	4bb1      	ldr	r3, [pc, #708]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000cf0:	789b      	ldrb	r3, [r3, #2]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4baf      	ldr	r3, [pc, #700]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000cf8:	709a      	strb	r2, [r3, #2]
				else
					binaryTime.Seconds = 0;
				break;
 8000cfa:	e00b      	b.n	8000d14 <application_JOY_callback+0x3b8>
					binaryTime.Seconds = 0;
 8000cfc:	4bad      	ldr	r3, [pc, #692]	@ (8000fb4 <application_JOY_callback+0x658>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	709a      	strb	r2, [r3, #2]
				break;
 8000d02:	e007      	b.n	8000d14 <application_JOY_callback+0x3b8>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SAVE_TIME;
 8000d04:	4bac      	ldr	r3, [pc, #688]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000d06:	220b      	movs	r2, #11
 8000d08:	601a      	str	r2, [r3, #0]
				break;
 8000d0a:	e003      	b.n	8000d14 <application_JOY_callback+0x3b8>

			case LEFT_JOY_PIN: /* */
				AppStatus = STATE_SET_MINS;
 8000d0c:	4baa      	ldr	r3, [pc, #680]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000d0e:	2209      	movs	r2, #9
 8000d10:	601a      	str	r2, [r3, #0]
				break;
 8000d12:	bf00      	nop
			}
			break;
 8000d14:	e1d0      	b.n	80010b8 <application_JOY_callback+0x75c>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_DAY_NBR:

			switch (GPIO_Pin)
 8000d16:	88fb      	ldrh	r3, [r7, #6]
 8000d18:	3b02      	subs	r3, #2
 8000d1a:	2b1e      	cmp	r3, #30
 8000d1c:	f200 81ce 	bhi.w	80010bc <application_JOY_callback+0x760>
 8000d20:	a201      	add	r2, pc, #4	@ (adr r2, 8000d28 <application_JOY_callback+0x3cc>)
 8000d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d26:	bf00      	nop
 8000d28:	08000de9 	.word	0x08000de9
 8000d2c:	080010bd 	.word	0x080010bd
 8000d30:	08000de1 	.word	0x08000de1
 8000d34:	080010bd 	.word	0x080010bd
 8000d38:	080010bd 	.word	0x080010bd
 8000d3c:	080010bd 	.word	0x080010bd
 8000d40:	08000dc3 	.word	0x08000dc3
 8000d44:	080010bd 	.word	0x080010bd
 8000d48:	080010bd 	.word	0x080010bd
 8000d4c:	080010bd 	.word	0x080010bd
 8000d50:	080010bd 	.word	0x080010bd
 8000d54:	080010bd 	.word	0x080010bd
 8000d58:	080010bd 	.word	0x080010bd
 8000d5c:	080010bd 	.word	0x080010bd
 8000d60:	080010bd 	.word	0x080010bd
 8000d64:	080010bd 	.word	0x080010bd
 8000d68:	080010bd 	.word	0x080010bd
 8000d6c:	080010bd 	.word	0x080010bd
 8000d70:	080010bd 	.word	0x080010bd
 8000d74:	080010bd 	.word	0x080010bd
 8000d78:	080010bd 	.word	0x080010bd
 8000d7c:	080010bd 	.word	0x080010bd
 8000d80:	080010bd 	.word	0x080010bd
 8000d84:	080010bd 	.word	0x080010bd
 8000d88:	080010bd 	.word	0x080010bd
 8000d8c:	080010bd 	.word	0x080010bd
 8000d90:	080010bd 	.word	0x080010bd
 8000d94:	080010bd 	.word	0x080010bd
 8000d98:	080010bd 	.word	0x080010bd
 8000d9c:	080010bd 	.word	0x080010bd
 8000da0:	08000da5 	.word	0x08000da5
			{
			case DOWN_JOY_PIN:
				if (binaryDate.Date > 1)
 8000da4:	4b85      	ldr	r3, [pc, #532]	@ (8000fbc <application_JOY_callback+0x660>)
 8000da6:	789b      	ldrb	r3, [r3, #2]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d906      	bls.n	8000dba <application_JOY_callback+0x45e>
					binaryDate.Date--;
 8000dac:	4b83      	ldr	r3, [pc, #524]	@ (8000fbc <application_JOY_callback+0x660>)
 8000dae:	789b      	ldrb	r3, [r3, #2]
 8000db0:	3b01      	subs	r3, #1
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b81      	ldr	r3, [pc, #516]	@ (8000fbc <application_JOY_callback+0x660>)
 8000db6:	709a      	strb	r2, [r3, #2]
				else
					binaryDate.Date = 31;
				break;
 8000db8:	e01f      	b.n	8000dfa <application_JOY_callback+0x49e>
					binaryDate.Date = 31;
 8000dba:	4b80      	ldr	r3, [pc, #512]	@ (8000fbc <application_JOY_callback+0x660>)
 8000dbc:	221f      	movs	r2, #31
 8000dbe:	709a      	strb	r2, [r3, #2]
				break;
 8000dc0:	e01b      	b.n	8000dfa <application_JOY_callback+0x49e>

			case UP_JOY_PIN:
				if (binaryDate.Date < 31)
 8000dc2:	4b7e      	ldr	r3, [pc, #504]	@ (8000fbc <application_JOY_callback+0x660>)
 8000dc4:	789b      	ldrb	r3, [r3, #2]
 8000dc6:	2b1e      	cmp	r3, #30
 8000dc8:	d806      	bhi.n	8000dd8 <application_JOY_callback+0x47c>
					binaryDate.Date++;
 8000dca:	4b7c      	ldr	r3, [pc, #496]	@ (8000fbc <application_JOY_callback+0x660>)
 8000dcc:	789b      	ldrb	r3, [r3, #2]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	4b7a      	ldr	r3, [pc, #488]	@ (8000fbc <application_JOY_callback+0x660>)
 8000dd4:	709a      	strb	r2, [r3, #2]
				else
					binaryDate.Date = 1;
				break;
 8000dd6:	e010      	b.n	8000dfa <application_JOY_callback+0x49e>
					binaryDate.Date = 1;
 8000dd8:	4b78      	ldr	r3, [pc, #480]	@ (8000fbc <application_JOY_callback+0x660>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	709a      	strb	r2, [r3, #2]
				break;
 8000dde:	e00c      	b.n	8000dfa <application_JOY_callback+0x49e>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_MONTH;
 8000de0:	4b75      	ldr	r3, [pc, #468]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000de2:	220e      	movs	r2, #14
 8000de4:	601a      	str	r2, [r3, #0]
				break;
 8000de6:	e008      	b.n	8000dfa <application_JOY_callback+0x49e>

			case LEFT_JOY_PIN: /* exit without saving new date */
				BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 8000de8:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000dec:	2000      	movs	r0, #0
 8000dee:	f000 fff5 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>
				AppStatus = STATE_DISPLAY_DATE;
 8000df2:	4b71      	ldr	r3, [pc, #452]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000df4:	2202      	movs	r2, #2
 8000df6:	601a      	str	r2, [r3, #0]
				break;
 8000df8:	bf00      	nop
			}
			break;
 8000dfa:	e15f      	b.n	80010bc <application_JOY_callback+0x760>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_MONTH:

			switch (GPIO_Pin)
 8000dfc:	88fb      	ldrh	r3, [r7, #6]
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	2b1e      	cmp	r3, #30
 8000e02:	f200 815d 	bhi.w	80010c0 <application_JOY_callback+0x764>
 8000e06:	a201      	add	r2, pc, #4	@ (adr r2, 8000e0c <application_JOY_callback+0x4b0>)
 8000e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0c:	08000ecd 	.word	0x08000ecd
 8000e10:	080010c1 	.word	0x080010c1
 8000e14:	08000ec5 	.word	0x08000ec5
 8000e18:	080010c1 	.word	0x080010c1
 8000e1c:	080010c1 	.word	0x080010c1
 8000e20:	080010c1 	.word	0x080010c1
 8000e24:	08000ea7 	.word	0x08000ea7
 8000e28:	080010c1 	.word	0x080010c1
 8000e2c:	080010c1 	.word	0x080010c1
 8000e30:	080010c1 	.word	0x080010c1
 8000e34:	080010c1 	.word	0x080010c1
 8000e38:	080010c1 	.word	0x080010c1
 8000e3c:	080010c1 	.word	0x080010c1
 8000e40:	080010c1 	.word	0x080010c1
 8000e44:	080010c1 	.word	0x080010c1
 8000e48:	080010c1 	.word	0x080010c1
 8000e4c:	080010c1 	.word	0x080010c1
 8000e50:	080010c1 	.word	0x080010c1
 8000e54:	080010c1 	.word	0x080010c1
 8000e58:	080010c1 	.word	0x080010c1
 8000e5c:	080010c1 	.word	0x080010c1
 8000e60:	080010c1 	.word	0x080010c1
 8000e64:	080010c1 	.word	0x080010c1
 8000e68:	080010c1 	.word	0x080010c1
 8000e6c:	080010c1 	.word	0x080010c1
 8000e70:	080010c1 	.word	0x080010c1
 8000e74:	080010c1 	.word	0x080010c1
 8000e78:	080010c1 	.word	0x080010c1
 8000e7c:	080010c1 	.word	0x080010c1
 8000e80:	080010c1 	.word	0x080010c1
 8000e84:	08000e89 	.word	0x08000e89
			{
			case DOWN_JOY_PIN:
				if (binaryDate.Month > 1)
 8000e88:	4b4c      	ldr	r3, [pc, #304]	@ (8000fbc <application_JOY_callback+0x660>)
 8000e8a:	785b      	ldrb	r3, [r3, #1]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d906      	bls.n	8000e9e <application_JOY_callback+0x542>
					binaryDate.Month--;
 8000e90:	4b4a      	ldr	r3, [pc, #296]	@ (8000fbc <application_JOY_callback+0x660>)
 8000e92:	785b      	ldrb	r3, [r3, #1]
 8000e94:	3b01      	subs	r3, #1
 8000e96:	b2da      	uxtb	r2, r3
 8000e98:	4b48      	ldr	r3, [pc, #288]	@ (8000fbc <application_JOY_callback+0x660>)
 8000e9a:	705a      	strb	r2, [r3, #1]
				else
					binaryDate.Month = 12;
				break;
 8000e9c:	e01a      	b.n	8000ed4 <application_JOY_callback+0x578>
					binaryDate.Month = 12;
 8000e9e:	4b47      	ldr	r3, [pc, #284]	@ (8000fbc <application_JOY_callback+0x660>)
 8000ea0:	220c      	movs	r2, #12
 8000ea2:	705a      	strb	r2, [r3, #1]
				break;
 8000ea4:	e016      	b.n	8000ed4 <application_JOY_callback+0x578>

			case UP_JOY_PIN:
				if (binaryDate.Month < 12)
 8000ea6:	4b45      	ldr	r3, [pc, #276]	@ (8000fbc <application_JOY_callback+0x660>)
 8000ea8:	785b      	ldrb	r3, [r3, #1]
 8000eaa:	2b0b      	cmp	r3, #11
 8000eac:	d806      	bhi.n	8000ebc <application_JOY_callback+0x560>
					binaryDate.Month++;
 8000eae:	4b43      	ldr	r3, [pc, #268]	@ (8000fbc <application_JOY_callback+0x660>)
 8000eb0:	785b      	ldrb	r3, [r3, #1]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	b2da      	uxtb	r2, r3
 8000eb6:	4b41      	ldr	r3, [pc, #260]	@ (8000fbc <application_JOY_callback+0x660>)
 8000eb8:	705a      	strb	r2, [r3, #1]
				else
					binaryDate.Month = 1;
				break;
 8000eba:	e00b      	b.n	8000ed4 <application_JOY_callback+0x578>
					binaryDate.Month = 1;
 8000ebc:	4b3f      	ldr	r3, [pc, #252]	@ (8000fbc <application_JOY_callback+0x660>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	705a      	strb	r2, [r3, #1]
				break;
 8000ec2:	e007      	b.n	8000ed4 <application_JOY_callback+0x578>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_YEAR;
 8000ec4:	4b3c      	ldr	r3, [pc, #240]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000ec6:	220f      	movs	r2, #15
 8000ec8:	601a      	str	r2, [r3, #0]
				break;
 8000eca:	e003      	b.n	8000ed4 <application_JOY_callback+0x578>

			case LEFT_JOY_PIN: /*  */
				//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
				AppStatus = STATE_SET_DAY_NBR;
 8000ecc:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000ece:	220d      	movs	r2, #13
 8000ed0:	601a      	str	r2, [r3, #0]
				break;
 8000ed2:	bf00      	nop
			}
			break;
 8000ed4:	e0f4      	b.n	80010c0 <application_JOY_callback+0x764>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_YEAR:

			switch (GPIO_Pin)
 8000ed6:	88fb      	ldrh	r3, [r7, #6]
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	2b1e      	cmp	r3, #30
 8000edc:	f200 80f2 	bhi.w	80010c4 <application_JOY_callback+0x768>
 8000ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ee8 <application_JOY_callback+0x58c>)
 8000ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee6:	bf00      	nop
 8000ee8:	08000fa9 	.word	0x08000fa9
 8000eec:	080010c5 	.word	0x080010c5
 8000ef0:	08000fa1 	.word	0x08000fa1
 8000ef4:	080010c5 	.word	0x080010c5
 8000ef8:	080010c5 	.word	0x080010c5
 8000efc:	080010c5 	.word	0x080010c5
 8000f00:	08000f83 	.word	0x08000f83
 8000f04:	080010c5 	.word	0x080010c5
 8000f08:	080010c5 	.word	0x080010c5
 8000f0c:	080010c5 	.word	0x080010c5
 8000f10:	080010c5 	.word	0x080010c5
 8000f14:	080010c5 	.word	0x080010c5
 8000f18:	080010c5 	.word	0x080010c5
 8000f1c:	080010c5 	.word	0x080010c5
 8000f20:	080010c5 	.word	0x080010c5
 8000f24:	080010c5 	.word	0x080010c5
 8000f28:	080010c5 	.word	0x080010c5
 8000f2c:	080010c5 	.word	0x080010c5
 8000f30:	080010c5 	.word	0x080010c5
 8000f34:	080010c5 	.word	0x080010c5
 8000f38:	080010c5 	.word	0x080010c5
 8000f3c:	080010c5 	.word	0x080010c5
 8000f40:	080010c5 	.word	0x080010c5
 8000f44:	080010c5 	.word	0x080010c5
 8000f48:	080010c5 	.word	0x080010c5
 8000f4c:	080010c5 	.word	0x080010c5
 8000f50:	080010c5 	.word	0x080010c5
 8000f54:	080010c5 	.word	0x080010c5
 8000f58:	080010c5 	.word	0x080010c5
 8000f5c:	080010c5 	.word	0x080010c5
 8000f60:	08000f65 	.word	0x08000f65
			{
			case DOWN_JOY_PIN:
				if (binaryDate.Year > 0)
 8000f64:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f66:	78db      	ldrb	r3, [r3, #3]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d006      	beq.n	8000f7a <application_JOY_callback+0x61e>
					binaryDate.Year--;
 8000f6c:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f6e:	78db      	ldrb	r3, [r3, #3]
 8000f70:	3b01      	subs	r3, #1
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f76:	70da      	strb	r2, [r3, #3]
				else
					binaryDate.Year = 99;
				break;
 8000f78:	e01a      	b.n	8000fb0 <application_JOY_callback+0x654>
					binaryDate.Year = 99;
 8000f7a:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f7c:	2263      	movs	r2, #99	@ 0x63
 8000f7e:	70da      	strb	r2, [r3, #3]
				break;
 8000f80:	e016      	b.n	8000fb0 <application_JOY_callback+0x654>

			case UP_JOY_PIN:
				if (binaryDate.Year < 99)
 8000f82:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f84:	78db      	ldrb	r3, [r3, #3]
 8000f86:	2b62      	cmp	r3, #98	@ 0x62
 8000f88:	d806      	bhi.n	8000f98 <application_JOY_callback+0x63c>
					binaryDate.Year++;
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f8c:	78db      	ldrb	r3, [r3, #3]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f94:	70da      	strb	r2, [r3, #3]
				else
					binaryDate.Year = 0;
				break;
 8000f96:	e00b      	b.n	8000fb0 <application_JOY_callback+0x654>
					binaryDate.Year = 0;
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <application_JOY_callback+0x660>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	70da      	strb	r2, [r3, #3]
				break;
 8000f9e:	e007      	b.n	8000fb0 <application_JOY_callback+0x654>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SAVE_DATE;
 8000fa0:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000fa2:	2210      	movs	r2, #16
 8000fa4:	601a      	str	r2, [r3, #0]
				break;
 8000fa6:	e003      	b.n	8000fb0 <application_JOY_callback+0x654>

			case LEFT_JOY_PIN: /*  */
				//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
				AppStatus = STATE_SET_MONTH;
 8000fa8:	4b03      	ldr	r3, [pc, #12]	@ (8000fb8 <application_JOY_callback+0x65c>)
 8000faa:	220e      	movs	r2, #14
 8000fac:	601a      	str	r2, [r3, #0]
				break;
 8000fae:	bf00      	nop
			}
			break;
 8000fb0:	e088      	b.n	80010c4 <application_JOY_callback+0x768>
 8000fb2:	bf00      	nop
 8000fb4:	20000068 	.word	0x20000068
 8000fb8:	200000c0 	.word	0x200000c0
 8000fbc:	20000080 	.word	0x20000080

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_DAY:

			switch (GPIO_Pin)
 8000fc0:	88fb      	ldrh	r3, [r7, #6]
 8000fc2:	3b02      	subs	r3, #2
 8000fc4:	2b1e      	cmp	r3, #30
 8000fc6:	d87f      	bhi.n	80010c8 <application_JOY_callback+0x76c>
 8000fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd0 <application_JOY_callback+0x674>)
 8000fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fce:	bf00      	nop
 8000fd0:	08001091 	.word	0x08001091
 8000fd4:	080010c9 	.word	0x080010c9
 8000fd8:	08001089 	.word	0x08001089
 8000fdc:	080010c9 	.word	0x080010c9
 8000fe0:	080010c9 	.word	0x080010c9
 8000fe4:	080010c9 	.word	0x080010c9
 8000fe8:	0800106b 	.word	0x0800106b
 8000fec:	080010c9 	.word	0x080010c9
 8000ff0:	080010c9 	.word	0x080010c9
 8000ff4:	080010c9 	.word	0x080010c9
 8000ff8:	080010c9 	.word	0x080010c9
 8000ffc:	080010c9 	.word	0x080010c9
 8001000:	080010c9 	.word	0x080010c9
 8001004:	080010c9 	.word	0x080010c9
 8001008:	080010c9 	.word	0x080010c9
 800100c:	080010c9 	.word	0x080010c9
 8001010:	080010c9 	.word	0x080010c9
 8001014:	080010c9 	.word	0x080010c9
 8001018:	080010c9 	.word	0x080010c9
 800101c:	080010c9 	.word	0x080010c9
 8001020:	080010c9 	.word	0x080010c9
 8001024:	080010c9 	.word	0x080010c9
 8001028:	080010c9 	.word	0x080010c9
 800102c:	080010c9 	.word	0x080010c9
 8001030:	080010c9 	.word	0x080010c9
 8001034:	080010c9 	.word	0x080010c9
 8001038:	080010c9 	.word	0x080010c9
 800103c:	080010c9 	.word	0x080010c9
 8001040:	080010c9 	.word	0x080010c9
 8001044:	080010c9 	.word	0x080010c9
 8001048:	0800104d 	.word	0x0800104d
			{
			case DOWN_JOY_PIN:
				if (weekDayNbr < 7)
 800104c:	4b21      	ldr	r3, [pc, #132]	@ (80010d4 <application_JOY_callback+0x778>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b06      	cmp	r3, #6
 8001052:	d806      	bhi.n	8001062 <application_JOY_callback+0x706>
					weekDayNbr++;
 8001054:	4b1f      	ldr	r3, [pc, #124]	@ (80010d4 <application_JOY_callback+0x778>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	b2da      	uxtb	r2, r3
 800105c:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <application_JOY_callback+0x778>)
 800105e:	701a      	strb	r2, [r3, #0]
				else
					weekDayNbr = 1;
				break;
 8001060:	e01f      	b.n	80010a2 <application_JOY_callback+0x746>
					weekDayNbr = 1;
 8001062:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <application_JOY_callback+0x778>)
 8001064:	2201      	movs	r2, #1
 8001066:	701a      	strb	r2, [r3, #0]
				break;
 8001068:	e01b      	b.n	80010a2 <application_JOY_callback+0x746>

			case UP_JOY_PIN:
				if (weekDayNbr > 1)
 800106a:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <application_JOY_callback+0x778>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d906      	bls.n	8001080 <application_JOY_callback+0x724>
					weekDayNbr--;
 8001072:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <application_JOY_callback+0x778>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	3b01      	subs	r3, #1
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <application_JOY_callback+0x778>)
 800107c:	701a      	strb	r2, [r3, #0]
				else
					weekDayNbr = 7;
				break;
 800107e:	e010      	b.n	80010a2 <application_JOY_callback+0x746>
					weekDayNbr = 7;
 8001080:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <application_JOY_callback+0x778>)
 8001082:	2207      	movs	r2, #7
 8001084:	701a      	strb	r2, [r3, #0]
				break;
 8001086:	e00c      	b.n	80010a2 <application_JOY_callback+0x746>

			case RIGHT_JOY_PIN: /* save new day and exit */
				AppStatus = STATE_SAVE_DAY;
 8001088:	4b13      	ldr	r3, [pc, #76]	@ (80010d8 <application_JOY_callback+0x77c>)
 800108a:	2206      	movs	r2, #6
 800108c:	601a      	str	r2, [r3, #0]
				break;
 800108e:	e008      	b.n	80010a2 <application_JOY_callback+0x746>

			case LEFT_JOY_PIN: /* exit without saving new day */
				BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 8001090:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001094:	2000      	movs	r0, #0
 8001096:	f000 fea1 	bl	8001ddc <BSP_LCD_GLASS_BlinkConfig>
				AppStatus = STATE_DISPLAY_DAY;
 800109a:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <application_JOY_callback+0x77c>)
 800109c:	2203      	movs	r2, #3
 800109e:	601a      	str	r2, [r3, #0]
				break;
 80010a0:	bf00      	nop
			}
			break;
 80010a2:	e011      	b.n	80010c8 <application_JOY_callback+0x76c>
			break;
 80010a4:	bf00      	nop
 80010a6:	e010      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010a8:	bf00      	nop
 80010aa:	e00e      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010ac:	bf00      	nop
 80010ae:	e00c      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010b0:	bf00      	nop
 80010b2:	e00a      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010b4:	bf00      	nop
 80010b6:	e008      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010b8:	bf00      	nop
 80010ba:	e006      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010bc:	bf00      	nop
 80010be:	e004      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010c0:	bf00      	nop
 80010c2:	e002      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010c4:	bf00      	nop
 80010c6:	e000      	b.n	80010ca <application_JOY_callback+0x76e>
			break;
 80010c8:	bf00      	nop

		}
	}
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000050 	.word	0x20000050
 80010d8:	200000c0 	.word	0x200000c0

080010dc <Display_First_Start_msg>:
/**
 * @brief  Display first start messages
 * @retval None
 */
void Display_First_Start_msg(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	/* Clear the LCD */
	BSP_LCD_GLASS_Clear();
 80010e0:	f000 fed6 	bl	8001e90 <BSP_LCD_GLASS_Clear>

	/* Display LCD messages */
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     *HORLOGEUSE*", 1, SCROLL_SPEED_MEDIUM);
 80010e4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80010e8:	2101      	movs	r1, #1
 80010ea:	480c      	ldr	r0, [pc, #48]	@ (800111c <Display_First_Start_msg+0x40>)
 80010ec:	f000 feda 	bl	8001ea4 <BSP_LCD_GLASS_ScrollSentence>
	HAL_Delay(50);
 80010f0:	2032      	movs	r0, #50	@ 0x32
 80010f2:	f001 fda5 	bl	8002c40 <HAL_Delay>
	BSP_LCD_GLASS_Clear();
 80010f6:	f000 fecb 	bl	8001e90 <BSP_LCD_GLASS_Clear>
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     *PAR XAVIER HALGAND 2025", 1, SCROLL_SPEED_MEDIUM);
 80010fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80010fe:	2101      	movs	r1, #1
 8001100:	4807      	ldr	r0, [pc, #28]	@ (8001120 <Display_First_Start_msg+0x44>)
 8001102:	f000 fecf 	bl	8001ea4 <BSP_LCD_GLASS_ScrollSentence>
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     *METTRE A L HEURE SVP", 1, SCROLL_SPEED_MEDIUM);
 8001106:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800110a:	2101      	movs	r1, #1
 800110c:	4805      	ldr	r0, [pc, #20]	@ (8001124 <Display_First_Start_msg+0x48>)
 800110e:	f000 fec9 	bl	8001ea4 <BSP_LCD_GLASS_ScrollSentence>
	BSP_LCD_GLASS_Clear();
 8001112:	f000 febd 	bl	8001e90 <BSP_LCD_GLASS_Clear>
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	08005378 	.word	0x08005378
 8001120:	0800538c 	.word	0x0800538c
 8001124:	080053ac 	.word	0x080053ac

08001128 <Display_WakeUp_msg>:
/**
 * @brief  Display wake up message
 * @retval None
 */
void Display_WakeUp_msg(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	/* Clear the LCD */
	BSP_LCD_GLASS_Clear();
 800112c:	f000 feb0 	bl	8001e90 <BSP_LCD_GLASS_Clear>

	/* Display LCD messages */
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     *JE ME REVEILLE", 1, SCROLL_SPEED_MEDIUM);
 8001130:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001134:	2101      	movs	r1, #1
 8001136:	4805      	ldr	r0, [pc, #20]	@ (800114c <Display_WakeUp_msg+0x24>)
 8001138:	f000 feb4 	bl	8001ea4 <BSP_LCD_GLASS_ScrollSentence>
	HAL_Delay(50);
 800113c:	2032      	movs	r0, #50	@ 0x32
 800113e:	f001 fd7f 	bl	8002c40 <HAL_Delay>
	BSP_LCD_GLASS_Clear();
 8001142:	f000 fea5 	bl	8001e90 <BSP_LCD_GLASS_Clear>
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	080053c8 	.word	0x080053c8

08001150 <convert_BCD_to_ASCII>:
 * @brief  Converts a 4 bit BCD (upper or lower in a byte) into ASCII code
 * @param	digit : must be MSBCDIGIT or LSBCDIGIT (most significant BCD or less significant)
 * @retval ASCII code
 */
uint8_t convert_BCD_to_ASCII(uint8_t bcd_data, BCDigit_TypeDef digit)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	460a      	mov	r2, r1
 800115a:	71fb      	strb	r3, [r7, #7]
 800115c:	4613      	mov	r3, r2
 800115e:	71bb      	strb	r3, [r7, #6]
	if (digit == MSBCDIGIT)
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d105      	bne.n	8001172 <convert_BCD_to_ASCII+0x22>
	{
		return (bcd_data >> 4) + 48;
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	091b      	lsrs	r3, r3, #4
 800116a:	b2db      	uxtb	r3, r3
 800116c:	3330      	adds	r3, #48	@ 0x30
 800116e:	b2db      	uxtb	r3, r3
 8001170:	e00a      	b.n	8001188 <convert_BCD_to_ASCII+0x38>
	}
	if (digit == LSBCDIGIT)
 8001172:	79bb      	ldrb	r3, [r7, #6]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d106      	bne.n	8001186 <convert_BCD_to_ASCII+0x36>
	{
		return (bcd_data & 0x0F) + 48;
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	f003 030f 	and.w	r3, r3, #15
 800117e:	b2db      	uxtb	r3, r3
 8001180:	3330      	adds	r3, #48	@ 0x30
 8001182:	b2db      	uxtb	r3, r3
 8001184:	e000      	b.n	8001188 <convert_BCD_to_ASCII+0x38>
	}
	return 42; /* character '*' if unknown */
 8001186:	232a      	movs	r3, #42	@ 0x2a

}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <MX_GPIO_Init>:
     PD6   ------> USART2_RX
     PB6   ------> I2C1_SCL
     PB7   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08c      	sub	sp, #48	@ 0x30
 8001198:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011aa:	4bb8      	ldr	r3, [pc, #736]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	4ab7      	ldr	r2, [pc, #732]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011b0:	f043 0310 	orr.w	r3, r3, #16
 80011b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b6:	4bb5      	ldr	r3, [pc, #724]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	f003 0310 	and.w	r3, r3, #16
 80011be:	61bb      	str	r3, [r7, #24]
 80011c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	4bb2      	ldr	r3, [pc, #712]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	4ab1      	ldr	r2, [pc, #708]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011c8:	f043 0304 	orr.w	r3, r3, #4
 80011cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ce:	4baf      	ldr	r3, [pc, #700]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d2:	f003 0304 	and.w	r3, r3, #4
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011da:	4bac      	ldr	r3, [pc, #688]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011de:	4aab      	ldr	r2, [pc, #684]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e6:	4ba9      	ldr	r3, [pc, #676]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	4ba6      	ldr	r3, [pc, #664]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f6:	4aa5      	ldr	r2, [pc, #660]	@ (800148c <MX_GPIO_Init+0x2f8>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fe:	4ba3      	ldr	r3, [pc, #652]	@ (800148c <MX_GPIO_Init+0x2f8>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	4ba0      	ldr	r3, [pc, #640]	@ (800148c <MX_GPIO_Init+0x2f8>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120e:	4a9f      	ldr	r2, [pc, #636]	@ (800148c <MX_GPIO_Init+0x2f8>)
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001216:	4b9d      	ldr	r3, [pc, #628]	@ (800148c <MX_GPIO_Init+0x2f8>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001222:	4b9a      	ldr	r3, [pc, #616]	@ (800148c <MX_GPIO_Init+0x2f8>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001226:	4a99      	ldr	r2, [pc, #612]	@ (800148c <MX_GPIO_Init+0x2f8>)
 8001228:	f043 0308 	orr.w	r3, r3, #8
 800122c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122e:	4b97      	ldr	r3, [pc, #604]	@ (800148c <MX_GPIO_Init+0x2f8>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001232:	f003 0308 	and.w	r3, r3, #8
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f240 1109 	movw	r1, #265	@ 0x109
 8001240:	4893      	ldr	r0, [pc, #588]	@ (8001490 <MX_GPIO_Init+0x2fc>)
 8001242:	f001 ffdd 	bl	8003200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	210c      	movs	r1, #12
 800124a:	4892      	ldr	r0, [pc, #584]	@ (8001494 <MX_GPIO_Init+0x300>)
 800124c:	f001 ffd8 	bl	8003200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001250:	2201      	movs	r2, #1
 8001252:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001256:	4890      	ldr	r0, [pc, #576]	@ (8001498 <MX_GPIO_Init+0x304>)
 8001258:	f001 ffd2 	bl	8003200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001262:	488d      	ldr	r0, [pc, #564]	@ (8001498 <MX_GPIO_Init+0x304>)
 8001264:	f001 ffcc 	bl	8003200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	2180      	movs	r1, #128	@ 0x80
 800126c:	488b      	ldr	r0, [pc, #556]	@ (800149c <MX_GPIO_Init+0x308>)
 800126e:	f001 ffc7 	bl	8003200 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
                           AUDIO_DIN_Pin */
  GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 8001272:	23f4      	movs	r3, #244	@ 0xf4
 8001274:	61fb      	str	r3, [r7, #28]
                          |AUDIO_DIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127e:	2303      	movs	r3, #3
 8001280:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001282:	230d      	movs	r3, #13
 8001284:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	4619      	mov	r1, r3
 800128c:	4880      	ldr	r0, [pc, #512]	@ (8001490 <MX_GPIO_Init+0x2fc>)
 800128e:	f001 fe0d 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001292:	2308      	movs	r3, #8
 8001294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	2301      	movs	r3, #1
 8001298:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800129e:	2302      	movs	r3, #2
 80012a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	4619      	mov	r1, r3
 80012a8:	4879      	ldr	r0, [pc, #484]	@ (8001490 <MX_GPIO_Init+0x2fc>)
 80012aa:	f001 fdff 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	4874      	ldr	r0, [pc, #464]	@ (8001498 <MX_GPIO_Init+0x304>)
 80012c6:	f001 fdf1 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80012ca:	2307      	movs	r3, #7
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	4619      	mov	r1, r3
 80012dc:	486e      	ldr	r0, [pc, #440]	@ (8001498 <MX_GPIO_Init+0x304>)
 80012de:	f001 fde5 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 80012e2:	232e      	movs	r3, #46	@ 0x2e
 80012e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012ec:	2302      	movs	r3, #2
 80012ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	4619      	mov	r1, r3
 80012f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012fa:	f001 fdd7 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012fe:	2310      	movs	r3, #16
 8001300:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001302:	2303      	movs	r3, #3
 8001304:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130a:	f107 031c 	add.w	r3, r7, #28
 800130e:	4619      	mov	r1, r3
 8001310:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001314:	f001 fdca 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001318:	2304      	movs	r3, #4
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
 800131e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001320:	2301      	movs	r3, #1
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001324:	2303      	movs	r3, #3
 8001326:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001328:	f107 031c 	add.w	r3, r7, #28
 800132c:	4619      	mov	r1, r3
 800132e:	4859      	ldr	r0, [pc, #356]	@ (8001494 <MX_GPIO_Init+0x300>)
 8001330:	f001 fdbc 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001334:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001338:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133a:	2301      	movs	r3, #1
 800133c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800133e:	2301      	movs	r3, #1
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001342:	2303      	movs	r3, #3
 8001344:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001346:	f107 031c 	add.w	r3, r7, #28
 800134a:	4619      	mov	r1, r3
 800134c:	4850      	ldr	r0, [pc, #320]	@ (8001490 <MX_GPIO_Init+0x2fc>)
 800134e:	f001 fdad 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_CLK_Pin */
  GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8001352:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001358:	2302      	movs	r3, #2
 800135a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001364:	230d      	movs	r3, #13
 8001366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 031c 	add.w	r3, r7, #28
 800136c:	4619      	mov	r1, r3
 800136e:	4848      	ldr	r0, [pc, #288]	@ (8001490 <MX_GPIO_Init+0x2fc>)
 8001370:	f001 fd9c 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_CLK_Pin QSPI_CS_Pin QSPI_D0_Pin QSPI_D1_Pin
                           QSPI_D2_Pin QSPI_D3_Pin */
  GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8001374:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001378:	61fb      	str	r3, [r7, #28]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137a:	2302      	movs	r3, #2
 800137c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001382:	2303      	movs	r3, #3
 8001384:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001386:	230a      	movs	r3, #10
 8001388:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	4619      	mov	r1, r3
 8001390:	483f      	ldr	r0, [pc, #252]	@ (8001490 <MX_GPIO_Init+0x2fc>)
 8001392:	f001 fd8b 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
  GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001396:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800139c:	2312      	movs	r3, #18
 800139e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a4:	2303      	movs	r3, #3
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013a8:	2304      	movs	r3, #4
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	4619      	mov	r1, r3
 80013b2:	4838      	ldr	r0, [pc, #224]	@ (8001494 <MX_GPIO_Init+0x300>)
 80013b4:	f001 fd7a 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 80013b8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80013bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	4831      	ldr	r0, [pc, #196]	@ (8001498 <MX_GPIO_Init+0x304>)
 80013d2:	f001 fd6b 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80013d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80013da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013dc:	2302      	movs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e4:	2303      	movs	r3, #3
 80013e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013e8:	230a      	movs	r3, #10
 80013ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	4619      	mov	r1, r3
 80013f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013f6:	f001 fd59 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80013fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001400:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001404:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	4619      	mov	r1, r3
 8001410:	4821      	ldr	r0, [pc, #132]	@ (8001498 <MX_GPIO_Init+0x304>)
 8001412:	f001 fd4b 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001416:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800141c:	2303      	movs	r3, #3
 800141e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001424:	f107 031c 	add.w	r3, r7, #28
 8001428:	4619      	mov	r1, r3
 800142a:	481b      	ldr	r0, [pc, #108]	@ (8001498 <MX_GPIO_Init+0x304>)
 800142c:	f001 fd3e 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001430:	2305      	movs	r3, #5
 8001432:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001434:	2303      	movs	r3, #3
 8001436:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800143c:	f107 031c 	add.w	r3, r7, #28
 8001440:	4619      	mov	r1, r3
 8001442:	4816      	ldr	r0, [pc, #88]	@ (800149c <MX_GPIO_Init+0x308>)
 8001444:	f001 fd32 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
  GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001448:	231a      	movs	r3, #26
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144c:	2302      	movs	r3, #2
 800144e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001454:	2303      	movs	r3, #3
 8001456:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001458:	2305      	movs	r3, #5
 800145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800145c:	f107 031c 	add.w	r3, r7, #28
 8001460:	4619      	mov	r1, r3
 8001462:	480e      	ldr	r0, [pc, #56]	@ (800149c <MX_GPIO_Init+0x308>)
 8001464:	f001 fd22 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001468:	2360      	movs	r3, #96	@ 0x60
 800146a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146c:	2302      	movs	r3, #2
 800146e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001470:	2301      	movs	r3, #1
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001478:	2307      	movs	r3, #7
 800147a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147c:	f107 031c 	add.w	r3, r7, #28
 8001480:	4619      	mov	r1, r3
 8001482:	4806      	ldr	r0, [pc, #24]	@ (800149c <MX_GPIO_Init+0x308>)
 8001484:	f001 fd12 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001488:	2380      	movs	r3, #128	@ 0x80
 800148a:	e009      	b.n	80014a0 <MX_GPIO_Init+0x30c>
 800148c:	40021000 	.word	0x40021000
 8001490:	48001000 	.word	0x48001000
 8001494:	48000400 	.word	0x48000400
 8001498:	48000800 	.word	0x48000800
 800149c:	48000c00 	.word	0x48000c00
 80014a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a2:	2301      	movs	r3, #1
 80014a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	4619      	mov	r1, r3
 80014b4:	483a      	ldr	r0, [pc, #232]	@ (80015a0 <MX_GPIO_Init+0x40c>)
 80014b6:	f001 fcf9 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 80014ba:	2308      	movs	r3, #8
 80014bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	2301      	movs	r3, #1
 80014c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	4834      	ldr	r0, [pc, #208]	@ (80015a4 <MX_GPIO_Init+0x410>)
 80014d2:	f001 fceb 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80014d6:	23c0      	movs	r3, #192	@ 0xc0
 80014d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014da:	2312      	movs	r3, #18
 80014dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014de:	2301      	movs	r3, #1
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e2:	2303      	movs	r3, #3
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014e6:	2304      	movs	r3, #4
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	4619      	mov	r1, r3
 80014f0:	482c      	ldr	r0, [pc, #176]	@ (80015a4 <MX_GPIO_Init+0x410>)
 80014f2:	f001 fcdb 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80014f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014fc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	4825      	ldr	r0, [pc, #148]	@ (80015a4 <MX_GPIO_Init+0x410>)
 800150e:	f001 fccd 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001512:	2301      	movs	r3, #1
 8001514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001516:	2301      	movs	r3, #1
 8001518:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151e:	2300      	movs	r3, #0
 8001520:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001522:	f107 031c 	add.w	r3, r7, #28
 8001526:	4619      	mov	r1, r3
 8001528:	481f      	ldr	r0, [pc, #124]	@ (80015a8 <MX_GPIO_Init+0x414>)
 800152a:	f001 fcbf 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800152e:	2302      	movs	r3, #2
 8001530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001532:	2303      	movs	r3, #3
 8001534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153a:	f107 031c 	add.w	r3, r7, #28
 800153e:	4619      	mov	r1, r3
 8001540:	4819      	ldr	r0, [pc, #100]	@ (80015a8 <MX_GPIO_Init+0x414>)
 8001542:	f001 fcb3 	bl	8002eac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2007      	movs	r0, #7
 800154c:	f001 fc77 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001550:	2007      	movs	r0, #7
 8001552:	f001 fc90 	bl	8002e76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	2008      	movs	r0, #8
 800155c:	f001 fc6f 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001560:	2008      	movs	r0, #8
 8001562:	f001 fc88 	bl	8002e76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2100      	movs	r1, #0
 800156a:	2009      	movs	r0, #9
 800156c:	f001 fc67 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001570:	2009      	movs	r0, #9
 8001572:	f001 fc80 	bl	8002e76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2100      	movs	r1, #0
 800157a:	2017      	movs	r0, #23
 800157c:	f001 fc5f 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001580:	2017      	movs	r0, #23
 8001582:	f001 fc78 	bl	8002e76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2028      	movs	r0, #40	@ 0x28
 800158c:	f001 fc57 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001590:	2028      	movs	r0, #40	@ 0x28
 8001592:	f001 fc70 	bl	8002e76 <HAL_NVIC_EnableIRQ>

}
 8001596:	bf00      	nop
 8001598:	3730      	adds	r7, #48	@ 0x30
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	48000c00 	.word	0x48000c00
 80015a4:	48000400 	.word	0x48000400
 80015a8:	48001000 	.word	0x48001000

080015ac <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80015b0:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <MX_LCD_Init+0x68>)
 80015b2:	4a19      	ldr	r2, [pc, #100]	@ (8001618 <MX_LCD_Init+0x6c>)
 80015b4:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80015b6:	4b17      	ldr	r3, [pc, #92]	@ (8001614 <MX_LCD_Init+0x68>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80015bc:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <MX_LCD_Init+0x68>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80015c2:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <MX_LCD_Init+0x68>)
 80015c4:	220c      	movs	r2, #12
 80015c6:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80015c8:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_LCD_Init+0x68>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <MX_LCD_Init+0x68>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80015d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <MX_LCD_Init+0x68>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80015da:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <MX_LCD_Init+0x68>)
 80015dc:	2200      	movs	r2, #0
 80015de:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80015e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <MX_LCD_Init+0x68>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80015e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <MX_LCD_Init+0x68>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80015ec:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <MX_LCD_Init+0x68>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80015f2:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <MX_LCD_Init+0x68>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <MX_LCD_Init+0x68>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_LCD_Init+0x68>)
 8001600:	f001 fe2e 	bl	8003260 <HAL_LCD_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800160a:	f000 f9d4 	bl	80019b6 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000084 	.word	0x20000084
 8001618:	40002400 	.word	0x40002400

0800161c <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b0ae      	sub	sp, #184	@ 0xb8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001634:	f107 031c 	add.w	r3, r7, #28
 8001638:	2288      	movs	r2, #136	@ 0x88
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f003 fe43 	bl	80052c8 <memset>
  if(lcdHandle->Instance==LCD)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a57      	ldr	r2, [pc, #348]	@ (80017a4 <HAL_LCD_MspInit+0x188>)
 8001648:	4293      	cmp	r3, r2
 800164a:	f040 80a6 	bne.w	800179a <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800164e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001652:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001658:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800165c:	f107 031c 	add.w	r3, r7, #28
 8001660:	4618      	mov	r0, r3
 8001662:	f002 fe3f 	bl	80042e4 <HAL_RCCEx_PeriphCLKConfig>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 800166c:	f000 f9a3 	bl	80019b6 <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001670:	4b4d      	ldr	r3, [pc, #308]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 8001672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001674:	4a4c      	ldr	r2, [pc, #304]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 8001676:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800167a:	6593      	str	r3, [r2, #88]	@ 0x58
 800167c:	4b4a      	ldr	r3, [pc, #296]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 800167e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001680:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001684:	61bb      	str	r3, [r7, #24]
 8001686:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001688:	4b47      	ldr	r3, [pc, #284]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 800168a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168c:	4a46      	ldr	r2, [pc, #280]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001694:	4b44      	ldr	r3, [pc, #272]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 8001696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a0:	4b41      	ldr	r3, [pc, #260]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a4:	4a40      	ldr	r2, [pc, #256]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ac:	4b3e      	ldr	r3, [pc, #248]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b8:	4b3b      	ldr	r3, [pc, #236]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016bc:	4a3a      	ldr	r2, [pc, #232]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016be:	f043 0302 	orr.w	r3, r3, #2
 80016c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c4:	4b38      	ldr	r3, [pc, #224]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d0:	4b35      	ldr	r3, [pc, #212]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d4:	4a34      	ldr	r2, [pc, #208]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016d6:	f043 0308 	orr.w	r3, r3, #8
 80016da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016dc:	4b32      	ldr	r3, [pc, #200]	@ (80017a8 <HAL_LCD_MspInit+0x18c>)
 80016de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 80016e8:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80016ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	2302      	movs	r3, #2
 80016f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001702:	230b      	movs	r3, #11
 8001704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001708:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800170c:	4619      	mov	r1, r3
 800170e:	4827      	ldr	r0, [pc, #156]	@ (80017ac <HAL_LCD_MspInit+0x190>)
 8001710:	f001 fbcc 	bl	8002eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8001714:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 8001718:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171c:	2302      	movs	r3, #2
 800171e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800172e:	230b      	movs	r3, #11
 8001730:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001734:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001738:	4619      	mov	r1, r3
 800173a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800173e:	f001 fbb5 	bl	8002eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8001742:	f24f 2333 	movw	r3, #62003	@ 0xf233
 8001746:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800175c:	230b      	movs	r3, #11
 800175e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001762:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001766:	4619      	mov	r1, r3
 8001768:	4811      	ldr	r0, [pc, #68]	@ (80017b0 <HAL_LCD_MspInit+0x194>)
 800176a:	f001 fb9f 	bl	8002eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 800176e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001772:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001788:	230b      	movs	r3, #11
 800178a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800178e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001792:	4619      	mov	r1, r3
 8001794:	4807      	ldr	r0, [pc, #28]	@ (80017b4 <HAL_LCD_MspInit+0x198>)
 8001796:	f001 fb89 	bl	8002eac <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 800179a:	bf00      	nop
 800179c:	37b8      	adds	r7, #184	@ 0xb8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40002400 	.word	0x40002400
 80017a8:	40021000 	.word	0x40021000
 80017ac:	48000800 	.word	0x48000800
 80017b0:	48000400 	.word	0x48000400
 80017b4:	48000c00 	.word	0x48000c00

080017b8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80017bc:	f001 f9c4 	bl	8002b48 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80017c0:	f000 f866 	bl	8001890 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80017c4:	f7ff fce6 	bl	8001194 <MX_GPIO_Init>
	MX_LCD_Init();
 80017c8:	f7ff fef0 	bl	80015ac <MX_LCD_Init>
	/* USER CODE BEGIN 2 */

	/*##--Configure minimum hardware resources at boot ########################*/
	SystemHardwareInit();
 80017cc:	f000 f8b6 	bl	800193c <SystemHardwareInit>

	BSP_LED_On(LED_RED);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f000 fa95 	bl	8001d00 <BSP_LED_On>
	BSP_LED_On(LED_GREEN);
 80017d6:	2001      	movs	r0, #1
 80017d8:	f000 fa92 	bl	8001d00 <BSP_LED_On>
	HAL_Delay(500);
 80017dc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017e0:	f001 fa2e 	bl	8002c40 <HAL_Delay>
	BSP_LED_Off(LED_RED);
 80017e4:	2000      	movs	r0, #0
 80017e6:	f000 faa5 	bl	8001d34 <BSP_LED_Off>
	BSP_LED_Off(LED_GREEN);
 80017ea:	2001      	movs	r0, #1
 80017ec:	f000 faa2 	bl	8001d34 <BSP_LED_Off>

	/***********************************************************************************/

	/* Check if the system was resumed from StandBy mode */
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80017f0:	4b21      	ldr	r3, [pc, #132]	@ (8001878 <main+0xc0>)
 80017f2:	691b      	ldr	r3, [r3, #16]
 80017f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d00f      	beq.n	800181c <main+0x64>
	{
		/* Clear the Standby flag */
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80017fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001878 <main+0xc0>)
 80017fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001802:	619a      	str	r2, [r3, #24]

		/* Check and Clear the Wakeup flag */
		if (__HAL_PWR_GET_FLAG(PWR_FLAG_WUF1) != RESET)
 8001804:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <main+0xc0>)
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	2b00      	cmp	r3, #0
 800180e:	d002      	beq.n	8001816 <main+0x5e>
		{
			__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 8001810:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <main+0xc0>)
 8001812:	2201      	movs	r2, #1
 8001814:	619a      	str	r2, [r3, #24]
		}

		/* Notify we return from Standby or Shutdown Low Power mode */
		ReturnFromStandbyShutdown = SET;
 8001816:	4b19      	ldr	r3, [pc, #100]	@ (800187c <main+0xc4>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
	}

	MX_RTC_Init();
 800181c:	f000 f8d2 	bl	80019c4 <MX_RTC_Init>

	/*------------------------------------------------------------------------------*/
	if (ReturnFromStandbyShutdown == SET)
 8001820:	4b16      	ldr	r3, [pc, #88]	@ (800187c <main+0xc4>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d102      	bne.n	800182e <main+0x76>
	{
		Display_WakeUp_msg();
 8001828:	f7ff fc7e 	bl	8001128 <Display_WakeUp_msg>
 800182c:	e001      	b.n	8001832 <main+0x7a>
	}
	else
	{
		Display_First_Start_msg();
 800182e:	f7ff fc55 	bl	80010dc <Display_First_Start_msg>
	}

	time_counter = HAL_GetTick();
 8001832:	f001 f9f9 	bl	8002c28 <HAL_GetTick>
 8001836:	4603      	mov	r3, r0
 8001838:	4a11      	ldr	r2, [pc, #68]	@ (8001880 <main+0xc8>)
 800183a:	6013      	str	r3, [r2, #0]
	time_counter2 = HAL_GetTick();
 800183c:	f001 f9f4 	bl	8002c28 <HAL_GetTick>
 8001840:	4603      	mov	r3, r0
 8001842:	4a10      	ldr	r2, [pc, #64]	@ (8001884 <main+0xcc>)
 8001844:	6013      	str	r3, [r2, #0]
	inactivity_time = 0; // increased in systick interrupt handler (stm....it.c)
 8001846:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <main+0xd0>)
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
	AppStatus = STATE_DISPLAY_TIME;
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <main+0xd4>)
 800184e:	2201      	movs	r2, #1
 8001850:	601a      	str	r2, [r3, #0]

	while (inactivity_time < MAX_INACTIVITY_TIME)
 8001852:	e001      	b.n	8001858 <main+0xa0>
	{
		application();
 8001854:	f7fe fcb8 	bl	80001c8 <application>
	while (inactivity_time < MAX_INACTIVITY_TIME)
 8001858:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <main+0xd0>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8001860:	4293      	cmp	r3, r2
 8001862:	d9f7      	bls.n	8001854 <main+0x9c>
	}

	/******************************* When MAX_INACTIVITY_TIME is reached, go to standby mode *********************/
	/******************************* Wake up with RESET or joystick center button **********/
	// 1) Clear The Wakeup Flag
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <main+0xc0>)
 8001866:	2201      	movs	r2, #1
 8001868:	619a      	str	r2, [r3, #24]
	// 2) Enable The WKUP1 Pin
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800186a:	2001      	movs	r0, #1
 800186c:	f001 fed4 	bl	8003618 <HAL_PWR_EnableWakeUpPin>
	// 3) Enter The Standby Mode
	HAL_PWR_EnterSTANDBYMode();
 8001870:	f001 fef2 	bl	8003658 <HAL_PWR_EnterSTANDBYMode>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	/**************************** Never reached **********************************/
	while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <main+0xbc>
 8001878:	40007000 	.word	0x40007000
 800187c:	200000d2 	.word	0x200000d2
 8001880:	200000c8 	.word	0x200000c8
 8001884:	200000cc 	.word	0x200000cc
 8001888:	200000c4 	.word	0x200000c4
 800188c:	200000c0 	.word	0x200000c0

08001890 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b096      	sub	sp, #88	@ 0x58
 8001894:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	2244      	movs	r2, #68	@ 0x44
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f003 fd12 	bl	80052c8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80018a4:	463b      	mov	r3, r7
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
 80018b0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80018b2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80018b6:	f001 fef7 	bl	80036a8 <HAL_PWREx_ControlVoltageScaling>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80018c0:	f000 f879 	bl	80019b6 <Error_Handler>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80018c4:	f001 fe98 	bl	80035f8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80018c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001938 <SystemClock_Config+0xa8>)
 80018ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001938 <SystemClock_Config+0xa8>)
 80018d0:	f023 0318 	bic.w	r3, r3, #24
 80018d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_MSI;
 80018d8:	2314      	movs	r3, #20
 80018da:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80018dc:	2301      	movs	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018e0:	2301      	movs	r3, #1
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80018e8:	2350      	movs	r3, #80	@ 0x50
 80018ea:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4618      	mov	r0, r3
 80018f6:	f001 ff2d 	bl	8003754 <HAL_RCC_OscConfig>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <SystemClock_Config+0x74>
	{
		Error_Handler();
 8001900:	f000 f859 	bl	80019b6 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001904:	230f      	movs	r3, #15
 8001906:	603b      	str	r3, [r7, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001908:	2300      	movs	r3, #0
 800190a:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001914:	2300      	movs	r3, #0
 8001916:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001918:	463b      	mov	r3, r7
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f002 faf5 	bl	8003f0c <HAL_RCC_ClockConfig>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8001928:	f000 f845 	bl	80019b6 <Error_Handler>
	}

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 800192c:	f002 ffc4 	bl	80048b8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001930:	bf00      	nop
 8001932:	3758      	adds	r7, #88	@ 0x58
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40021000 	.word	0x40021000

0800193c <SystemHardwareInit>:
/**
 * @brief  System Power Configuration at Boot
 * @retval None
 */
void SystemHardwareInit(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0

	/* Init LED4 and LED5  */
	if (LedInitialized != SET)
 8001942:	4b13      	ldr	r3, [pc, #76]	@ (8001990 <SystemHardwareInit+0x54>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d008      	beq.n	800195c <SystemHardwareInit+0x20>
	{
		BSP_LED_Init(LED_RED);
 800194a:	2000      	movs	r0, #0
 800194c:	f000 f98a 	bl	8001c64 <BSP_LED_Init>
		BSP_LED_Init(LED_GREEN);
 8001950:	2001      	movs	r0, #1
 8001952:	f000 f987 	bl	8001c64 <BSP_LED_Init>
		LedInitialized = SET;
 8001956:	4b0e      	ldr	r3, [pc, #56]	@ (8001990 <SystemHardwareInit+0x54>)
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
//	if (JoyInitialized != SET) {
//		BSP_JOY_Init(JOY_MODE_EXTI);
//		JoyInitialized = SET;
//	}
	/* Initialize the LCD */
	if (LcdInitialized != SET)
 800195c:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <SystemHardwareInit+0x58>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d004      	beq.n	800196e <SystemHardwareInit+0x32>
	{
		BSP_LCD_GLASS_Init();
 8001964:	f000 fa00 	bl	8001d68 <BSP_LCD_GLASS_Init>
		LcdInitialized = SET;
 8001968:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <SystemHardwareInit+0x58>)
 800196a:	2201      	movs	r2, #1
 800196c:	701a      	strb	r2, [r3, #0]
	}
	/* Enable PWR clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <SystemHardwareInit+0x5c>)
 8001970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001972:	4a09      	ldr	r2, [pc, #36]	@ (8001998 <SystemHardwareInit+0x5c>)
 8001974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001978:	6593      	str	r3, [r2, #88]	@ 0x58
 800197a:	4b07      	ldr	r3, [pc, #28]	@ (8001998 <SystemHardwareInit+0x5c>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200000d1 	.word	0x200000d1
 8001994:	200000d0 	.word	0x200000d0
 8001998:	40021000 	.word	0x40021000

0800199c <HAL_GPIO_EXTI_Callback>:
 * @brief EXTI line detection callbacks.
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	80fb      	strh	r3, [r7, #6]
	application_JOY_callback(GPIO_Pin);
 80019a6:	88fb      	ldrh	r3, [r7, #6]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe ffd7 	bl	800095c <application_JOY_callback>
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ba:	b672      	cpsid	i
}
 80019bc:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80019be:	bf00      	nop
 80019c0:	e7fd      	b.n	80019be <Error_Handler+0x8>
	...

080019c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80019d8:	2300      	movs	r3, #0
 80019da:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80019dc:	4b27      	ldr	r3, [pc, #156]	@ (8001a7c <MX_RTC_Init+0xb8>)
 80019de:	4a28      	ldr	r2, [pc, #160]	@ (8001a80 <MX_RTC_Init+0xbc>)
 80019e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80019e2:	4b26      	ldr	r3, [pc, #152]	@ (8001a7c <MX_RTC_Init+0xb8>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019e8:	4b24      	ldr	r3, [pc, #144]	@ (8001a7c <MX_RTC_Init+0xb8>)
 80019ea:	227f      	movs	r2, #127	@ 0x7f
 80019ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019ee:	4b23      	ldr	r3, [pc, #140]	@ (8001a7c <MX_RTC_Init+0xb8>)
 80019f0:	22ff      	movs	r2, #255	@ 0xff
 80019f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80019f4:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <MX_RTC_Init+0xb8>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80019fa:	4b20      	ldr	r3, [pc, #128]	@ (8001a7c <MX_RTC_Init+0xb8>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a00:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <MX_RTC_Init+0xb8>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a06:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <MX_RTC_Init+0xb8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a0c:	481b      	ldr	r0, [pc, #108]	@ (8001a7c <MX_RTC_Init+0xb8>)
 8001a0e:	f003 f935 	bl	8004c7c <HAL_RTC_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001a18:	f7ff ffcd 	bl	80019b6 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
	if (ReturnFromStandbyShutdown == RESET)
 8001a1c:	4b19      	ldr	r3, [pc, #100]	@ (8001a84 <MX_RTC_Init+0xc0>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d127      	bne.n	8001a74 <MX_RTC_Init+0xb0>
	{
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x22;
 8001a24:	2322      	movs	r3, #34	@ 0x22
 8001a26:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x00;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x00;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	480f      	ldr	r0, [pc, #60]	@ (8001a7c <MX_RTC_Init+0xb8>)
 8001a40:	f003 f9a4 	bl	8004d8c <HAL_RTC_SetTime>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 8001a4a:	f7ff ffb4 	bl	80019b6 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8001a4e:	2305      	movs	r3, #5
 8001a50:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8001a52:	2303      	movs	r3, #3
 8001a54:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x14;
 8001a56:	2314      	movs	r3, #20
 8001a58:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 8001a5a:	2325      	movs	r3, #37	@ 0x25
 8001a5c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001a5e:	463b      	mov	r3, r7
 8001a60:	2201      	movs	r2, #1
 8001a62:	4619      	mov	r1, r3
 8001a64:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_RTC_Init+0xb8>)
 8001a66:	f003 fa8a 	bl	8004f7e <HAL_RTC_SetDate>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_RTC_Init+0xb0>
  {
    Error_Handler();
 8001a70:	f7ff ffa1 	bl	80019b6 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
	}
  /* USER CODE END RTC_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	200000d4 	.word	0x200000d4
 8001a80:	40002800 	.word	0x40002800
 8001a84:	200000d2 	.word	0x200000d2

08001a88 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b0a4      	sub	sp, #144	@ 0x90
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a90:	f107 0308 	add.w	r3, r7, #8
 8001a94:	2288      	movs	r2, #136	@ 0x88
 8001a96:	2100      	movs	r1, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f003 fc15 	bl	80052c8 <memset>
  if(rtcHandle->Instance==RTC)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a10      	ldr	r2, [pc, #64]	@ (8001ae4 <HAL_RTC_MspInit+0x5c>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d118      	bne.n	8001ada <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001aa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001aac:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001aae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab6:	f107 0308 	add.w	r3, r7, #8
 8001aba:	4618      	mov	r0, r3
 8001abc:	f002 fc12 	bl	80042e4 <HAL_RCCEx_PeriphCLKConfig>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001ac6:	f7ff ff76 	bl	80019b6 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <HAL_RTC_MspInit+0x60>)
 8001acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad0:	4a05      	ldr	r2, [pc, #20]	@ (8001ae8 <HAL_RTC_MspInit+0x60>)
 8001ad2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ad6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001ada:	bf00      	nop
 8001adc:	3790      	adds	r7, #144	@ 0x90
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40002800 	.word	0x40002800
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b30 <HAL_MspInit+0x44>)
 8001af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001af6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b30 <HAL_MspInit+0x44>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001afe:	4b0c      	ldr	r3, [pc, #48]	@ (8001b30 <HAL_MspInit+0x44>)
 8001b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b0a:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <HAL_MspInit+0x44>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0e:	4a08      	ldr	r2, [pc, #32]	@ (8001b30 <HAL_MspInit+0x44>)
 8001b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_MspInit+0x44>)
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000

08001b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <NMI_Handler+0x4>

08001b3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <HardFault_Handler+0x4>

08001b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <MemManage_Handler+0x4>

08001b4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <BusFault_Handler+0x4>

08001b54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <UsageFault_Handler+0x4>

08001b5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
	...

08001b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b8c:	f001 f838 	bl	8002c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  inactivity_time++;
 8001b90:	4b03      	ldr	r3, [pc, #12]	@ (8001ba0 <SysTick_Handler+0x18>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	3301      	adds	r3, #1
 8001b96:	4a02      	ldr	r2, [pc, #8]	@ (8001ba0 <SysTick_Handler+0x18>)
 8001b98:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200000c4 	.word	0x200000c4

08001ba4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_LEFT_Pin);
 8001ba8:	2002      	movs	r0, #2
 8001baa:	f001 fb41 	bl	8003230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_RIGHT_Pin);
 8001bb6:	2004      	movs	r0, #4
 8001bb8:	f001 fb3a 	bl	8003230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_UP_Pin);
 8001bc4:	2008      	movs	r0, #8
 8001bc6:	f001 fb33 	bl	8003230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_DOWN_Pin);
 8001bd2:	2020      	movs	r0, #32
 8001bd4:	f001 fb2c 	bl	8003230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001be0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001be4:	f001 fb24 	bl	8003230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}

08001bec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c14:	f7ff ffea 	bl	8001bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c18:	480c      	ldr	r0, [pc, #48]	@ (8001c4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c1a:	490d      	ldr	r1, [pc, #52]	@ (8001c50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <LoopForever+0xe>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c20:	e002      	b.n	8001c28 <LoopCopyDataInit>

08001c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c26:	3304      	adds	r3, #4

08001c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c2c:	d3f9      	bcc.n	8001c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c30:	4c0a      	ldr	r4, [pc, #40]	@ (8001c5c <LoopForever+0x16>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c34:	e001      	b.n	8001c3a <LoopFillZerobss>

08001c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c38:	3204      	adds	r2, #4

08001c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c3c:	d3fb      	bcc.n	8001c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f003 fb4b 	bl	80052d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c42:	f7ff fdb9 	bl	80017b8 <main>

08001c46 <LoopForever>:

LoopForever:
    b LoopForever
 8001c46:	e7fe      	b.n	8001c46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c48:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001c54:	08005474 	.word	0x08005474
  ldr r2, =_sbss
 8001c58:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001c5c:	2000014c 	.word	0x2000014c

08001c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC1_2_IRQHandler>
	...

08001c64 <BSP_LED_Init>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Init(Led_TypeDef Led)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	@ 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d10c      	bne.n	8001c8e <BSP_LED_Init+0x2a>
 8001c74:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf4 <BSP_LED_Init+0x90>)
 8001c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c78:	4a1e      	ldr	r2, [pc, #120]	@ (8001cf4 <BSP_LED_Init+0x90>)
 8001c7a:	f043 0302 	orr.w	r3, r3, #2
 8001c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c80:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf4 <BSP_LED_Init+0x90>)
 8001c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	e00e      	b.n	8001cac <BSP_LED_Init+0x48>
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d10b      	bne.n	8001cac <BSP_LED_Init+0x48>
 8001c94:	4b17      	ldr	r3, [pc, #92]	@ (8001cf4 <BSP_LED_Init+0x90>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c98:	4a16      	ldr	r2, [pc, #88]	@ (8001cf4 <BSP_LED_Init+0x90>)
 8001c9a:	f043 0310 	orr.w	r3, r3, #16
 8001c9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca0:	4b14      	ldr	r3, [pc, #80]	@ (8001cf4 <BSP_LED_Init+0x90>)
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca4:	f003 0310 	and.w	r3, r3, #16
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.Pin = LED_PIN[Led];
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	4a12      	ldr	r2, [pc, #72]	@ (8001cf8 <BSP_LED_Init+0x94>)
 8001cb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <BSP_LED_Init+0x98>)
 8001cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cca:	f107 0214 	add.w	r2, r7, #20
 8001cce:	4611      	mov	r1, r2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f001 f8eb 	bl	8002eac <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], GPIO_InitStructure.Pin, GPIO_PIN_RESET);
 8001cd6:	79fb      	ldrb	r3, [r7, #7]
 8001cd8:	4a08      	ldr	r2, [pc, #32]	@ (8001cfc <BSP_LED_Init+0x98>)
 8001cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	b291      	uxth	r1, r2
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f001 fa8b 	bl	8003200 <HAL_GPIO_WritePin>
}
 8001cea:	bf00      	nop
 8001cec:	3728      	adds	r7, #40	@ 0x28
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	08005420 	.word	0x08005420
 8001cfc:	20000024 	.word	0x20000024

08001d00 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	4a07      	ldr	r2, [pc, #28]	@ (8001d2c <BSP_LED_On+0x2c>)
 8001d0e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	4a06      	ldr	r2, [pc, #24]	@ (8001d30 <BSP_LED_On+0x30>)
 8001d16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f001 fa6f 	bl	8003200 <HAL_GPIO_WritePin>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000024 	.word	0x20000024
 8001d30:	08005420 	.word	0x08005420

08001d34 <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	4a07      	ldr	r2, [pc, #28]	@ (8001d60 <BSP_LED_Off+0x2c>)
 8001d42:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	4a06      	ldr	r2, [pc, #24]	@ (8001d64 <BSP_LED_Off+0x30>)
 8001d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	4619      	mov	r1, r3
 8001d52:	f001 fa55 	bl	8003200 <HAL_GPIO_WritePin>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000024 	.word	0x20000024
 8001d64:	08005420 	.word	0x08005420

08001d68 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001d6c:	4b19      	ldr	r3, [pc, #100]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001dd8 <BSP_LCD_GLASS_Init+0x70>)
 8001d70:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001d72:	4b18      	ldr	r3, [pc, #96]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001d78:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d7a:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8001d7e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001d80:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d82:	220c      	movs	r2, #12
 8001d84:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001d86:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d88:	2240      	movs	r2, #64	@ 0x40
 8001d8a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001d92:	4b10      	ldr	r3, [pc, #64]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d94:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8001d98:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8001d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001da0:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001da2:	2240      	movs	r2, #64	@ 0x40
 8001da4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	625a      	str	r2, [r3, #36]	@ 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001dac:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	629a      	str	r2, [r3, #40]	@ 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001db2:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001db4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001db8:	62da      	str	r2, [r3, #44]	@ 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001dba:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001dc0:	4804      	ldr	r0, [pc, #16]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001dc2:	f000 f921 	bl	8002008 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001dc6:	4803      	ldr	r0, [pc, #12]	@ (8001dd4 <BSP_LCD_GLASS_Init+0x6c>)
 8001dc8:	f001 fa4a 	bl	8003260 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001dcc:	f000 f860 	bl	8001e90 <BSP_LCD_GLASS_Clear>
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	200000fc 	.word	0x200000fc
 8001dd8:	40002400 	.word	0x40002400

08001ddc <BSP_LCD_GLASS_BlinkConfig>:
  *     @arg LCD_BLINKFREQUENCY_DIV512:  The Blink frequency = fLcd/512
  *     @arg LCD_BLINKFREQUENCY_DIV1024: The Blink frequency = fLcd/1024
  * @retval None
  */
void BSP_LCD_GLASS_BlinkConfig(uint32_t BlinkMode, uint32_t BlinkFrequency)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  __HAL_LCD_BLINK_CONFIG(&LCDHandle, BlinkMode, BlinkFrequency);
 8001de6:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <BSP_LCD_GLASS_BlinkConfig+0x30>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f423 3178 	bic.w	r1, r3, #253952	@ 0x3e000
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	431a      	orrs	r2, r3
 8001df6:	4b05      	ldr	r3, [pc, #20]	@ (8001e0c <BSP_LCD_GLASS_BlinkConfig+0x30>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	4803      	ldr	r0, [pc, #12]	@ (8001e0c <BSP_LCD_GLASS_BlinkConfig+0x30>)
 8001e00:	f001 fbd8 	bl	80035b4 <LCD_WaitForSynchro>
}
 8001e04:	bf00      	nop
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	200000fc 	.word	0x200000fc

08001e10 <BSP_LCD_GLASS_DisplayChar>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	4608      	mov	r0, r1
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4603      	mov	r3, r0
 8001e20:	70fb      	strb	r3, [r7, #3]
 8001e22:	460b      	mov	r3, r1
 8001e24:	70bb      	strb	r3, [r7, #2]
 8001e26:	4613      	mov	r3, r2
 8001e28:	707b      	strb	r3, [r7, #1]
  WriteChar(ch, Point, Colon, Position);
 8001e2a:	787b      	ldrb	r3, [r7, #1]
 8001e2c:	78ba      	ldrb	r2, [r7, #2]
 8001e2e:	78f9      	ldrb	r1, [r7, #3]
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 fb09 	bl	8002448 <WriteChar>

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001e36:	4803      	ldr	r0, [pc, #12]	@ (8001e44 <BSP_LCD_GLASS_DisplayChar+0x34>)
 8001e38:	f001 fb83 	bl	8003542 <HAL_LCD_UpdateDisplayRequest>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	200000fc 	.word	0x200000fc

08001e48 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001e50:	2300      	movs	r3, #0
 8001e52:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001e54:	e00b      	b.n	8001e6e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 faf3 	bl	8002448 <WriteChar>

    /* Point on the next character */
    ptr++;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3301      	adds	r3, #1
 8001e66:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <BSP_LCD_GLASS_DisplayString+0x34>
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	2b05      	cmp	r3, #5
 8001e7a:	d9ec      	bls.n	8001e56 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001e7c:	4803      	ldr	r0, [pc, #12]	@ (8001e8c <BSP_LCD_GLASS_DisplayString+0x44>)
 8001e7e:	f001 fb60 	bl	8003542 <HAL_LCD_UpdateDisplayRequest>
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200000fc 	.word	0x200000fc

08001e90 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001e94:	4802      	ldr	r0, [pc, #8]	@ (8001ea0 <BSP_LCD_GLASS_Clear+0x10>)
 8001e96:	f001 fafe 	bl	8003496 <HAL_LCD_Clear>
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200000fc 	.word	0x200000fc

08001ea4 <BSP_LCD_GLASS_ScrollSentence>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_ScrollSentence(uint8_t *ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	807b      	strh	r3, [r7, #2]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	803b      	strh	r3, [r7, #0]
  uint8_t repetition = 0, nbrchar = 0, sizestr = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	75fb      	strb	r3, [r7, #23]
 8001eb8:	2300      	movs	r3, #0
 8001eba:	75bb      	strb	r3, [r7, #22]
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	757b      	strb	r3, [r7, #21]
  uint8_t *ptr1;
  uint8_t str[6] = "";
 8001ec0:	f107 0308 	add.w	r3, r7, #8
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	809a      	strh	r2, [r3, #4]

  /* Reset interrupt variable in case key was press before entering function */
  bLCDGlass_KeyPressed = 0;
 8001eca:	4b4e      	ldr	r3, [pc, #312]	@ (8002004 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]

  if (ptr == 0)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8092 	beq.w	8001ffc <BSP_LCD_GLASS_ScrollSentence+0x158>
  {
    return;
  }

  /* To calculate end of string */
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	2300      	movs	r3, #0
 8001ede:	757b      	strb	r3, [r7, #21]
 8001ee0:	e005      	b.n	8001eee <BSP_LCD_GLASS_ScrollSentence+0x4a>
 8001ee2:	7d7b      	ldrb	r3, [r7, #21]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	757b      	strb	r3, [r7, #21]
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	3301      	adds	r3, #1
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f5      	bne.n	8001ee2 <BSP_LCD_GLASS_ScrollSentence+0x3e>

  ptr1 = ptr;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	613b      	str	r3, [r7, #16]

  BSP_LCD_GLASS_DisplayString(str);
 8001efa:	f107 0308 	add.w	r3, r7, #8
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ffa2 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 8001f04:	883b      	ldrh	r3, [r7, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 fe9a 	bl	8002c40 <HAL_Delay>

  /* To shift the string for scrolling display*/
  for (repetition = 0; repetition < nScroll; repetition++)
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	75fb      	strb	r3, [r7, #23]
 8001f10:	e06e      	b.n	8001ff0 <BSP_LCD_GLASS_ScrollSentence+0x14c>
  {
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8001f12:	2300      	movs	r3, #0
 8001f14:	75bb      	strb	r3, [r7, #22]
 8001f16:	e064      	b.n	8001fe2 <BSP_LCD_GLASS_ScrollSentence+0x13e>
    {
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8001f18:	7dbb      	ldrb	r3, [r7, #22]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	7d7a      	ldrb	r2, [r7, #21]
 8001f1e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f22:	fb01 f202 	mul.w	r2, r1, r2
 8001f26:	1a9b      	subs	r3, r3, r2
 8001f28:	461a      	mov	r2, r3
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	723b      	strb	r3, [r7, #8]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 8001f32:	7dbb      	ldrb	r3, [r7, #22]
 8001f34:	3302      	adds	r3, #2
 8001f36:	7d7a      	ldrb	r2, [r7, #21]
 8001f38:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f3c:	fb01 f202 	mul.w	r2, r1, r2
 8001f40:	1a9b      	subs	r3, r3, r2
 8001f42:	461a      	mov	r2, r3
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	727b      	strb	r3, [r7, #9]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8001f4c:	7dbb      	ldrb	r3, [r7, #22]
 8001f4e:	3303      	adds	r3, #3
 8001f50:	7d7a      	ldrb	r2, [r7, #21]
 8001f52:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f56:	fb01 f202 	mul.w	r2, r1, r2
 8001f5a:	1a9b      	subs	r3, r3, r2
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4413      	add	r3, r2
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	72bb      	strb	r3, [r7, #10]
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8001f66:	7dbb      	ldrb	r3, [r7, #22]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	7d7a      	ldrb	r2, [r7, #21]
 8001f6c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f70:	fb01 f202 	mul.w	r2, r1, r2
 8001f74:	1a9b      	subs	r3, r3, r2
 8001f76:	461a      	mov	r2, r3
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	72fb      	strb	r3, [r7, #11]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 8001f80:	7dbb      	ldrb	r3, [r7, #22]
 8001f82:	3305      	adds	r3, #5
 8001f84:	7d7a      	ldrb	r2, [r7, #21]
 8001f86:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f8a:	fb01 f202 	mul.w	r2, r1, r2
 8001f8e:	1a9b      	subs	r3, r3, r2
 8001f90:	461a      	mov	r2, r3
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4413      	add	r3, r2
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	733b      	strb	r3, [r7, #12]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 8001f9a:	7dbb      	ldrb	r3, [r7, #22]
 8001f9c:	3306      	adds	r3, #6
 8001f9e:	7d7a      	ldrb	r2, [r7, #21]
 8001fa0:	fb93 f1f2 	sdiv	r1, r3, r2
 8001fa4:	fb01 f202 	mul.w	r2, r1, r2
 8001fa8:	1a9b      	subs	r3, r3, r2
 8001faa:	461a      	mov	r2, r3
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	4413      	add	r3, r2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	737b      	strb	r3, [r7, #13]
      BSP_LCD_GLASS_Clear();
 8001fb4:	f7ff ff6c 	bl	8001e90 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff ff43 	bl	8001e48 <BSP_LCD_GLASS_DisplayString>

      /* user button pressed stop the scrolling sentence */
      if (bLCDGlass_KeyPressed)
 8001fc2:	4b10      	ldr	r3, [pc, #64]	@ (8002004 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <BSP_LCD_GLASS_ScrollSentence+0x130>
      {
        bLCDGlass_KeyPressed = 0;
 8001fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8002004 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
        return;
 8001fd2:	e014      	b.n	8001ffe <BSP_LCD_GLASS_ScrollSentence+0x15a>
      }
      HAL_Delay(ScrollSpeed);
 8001fd4:	883b      	ldrh	r3, [r7, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 fe32 	bl	8002c40 <HAL_Delay>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8001fdc:	7dbb      	ldrb	r3, [r7, #22]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	75bb      	strb	r3, [r7, #22]
 8001fe2:	7dba      	ldrb	r2, [r7, #22]
 8001fe4:	7d7b      	ldrb	r3, [r7, #21]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d396      	bcc.n	8001f18 <BSP_LCD_GLASS_ScrollSentence+0x74>
  for (repetition = 0; repetition < nScroll; repetition++)
 8001fea:	7dfb      	ldrb	r3, [r7, #23]
 8001fec:	3301      	adds	r3, #1
 8001fee:	75fb      	strb	r3, [r7, #23]
 8001ff0:	7dfb      	ldrb	r3, [r7, #23]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	887a      	ldrh	r2, [r7, #2]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d88b      	bhi.n	8001f12 <BSP_LCD_GLASS_ScrollSentence+0x6e>
 8001ffa:	e000      	b.n	8001ffe <BSP_LCD_GLASS_ScrollSentence+0x15a>
    return;
 8001ffc:	bf00      	nop
    }
  }
}
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	200000f8 	.word	0x200000f8

08002008 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b0c0      	sub	sp, #256	@ 0x100
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002010:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002020:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002024:	2244      	movs	r2, #68	@ 0x44
 8002026:	2100      	movs	r1, #0
 8002028:	4618      	mov	r0, r3
 800202a:	f003 f94d 	bl	80052c8 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800202e:	f107 0320 	add.w	r3, r7, #32
 8002032:	2288      	movs	r2, #136	@ 0x88
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f003 f946 	bl	80052c8 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800203c:	4b51      	ldr	r3, [pc, #324]	@ (8002184 <LCD_MspInit+0x17c>)
 800203e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002040:	4a50      	ldr	r2, [pc, #320]	@ (8002184 <LCD_MspInit+0x17c>)
 8002042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002046:	6593      	str	r3, [r2, #88]	@ 0x58
 8002048:	4b4e      	ldr	r3, [pc, #312]	@ (8002184 <LCD_MspInit+0x17c>)
 800204a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002054:	2304      	movs	r3, #4
 8002056:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800205a:	2300      	movs	r3, #0
 800205c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002060:	2301      	movs	r3, #1
 8002062:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002066:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800206a:	4618      	mov	r0, r3
 800206c:	f001 fb72 	bl	8003754 <HAL_RCC_OscConfig>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <LCD_MspInit+0x72>
  {
    while (1);
 8002076:	bf00      	nop
 8002078:	e7fd      	b.n	8002076 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800207a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800207e:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002080:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002084:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002088:	f107 0320 	add.w	r3, r7, #32
 800208c:	4618      	mov	r0, r3
 800208e:	f002 f929 	bl	80042e4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	4b3c      	ldr	r3, [pc, #240]	@ (8002184 <LCD_MspInit+0x17c>)
 8002094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002096:	4a3b      	ldr	r2, [pc, #236]	@ (8002184 <LCD_MspInit+0x17c>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800209e:	4b39      	ldr	r3, [pc, #228]	@ (8002184 <LCD_MspInit+0x17c>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	61bb      	str	r3, [r7, #24]
 80020a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	4b36      	ldr	r3, [pc, #216]	@ (8002184 <LCD_MspInit+0x17c>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	4a35      	ldr	r2, [pc, #212]	@ (8002184 <LCD_MspInit+0x17c>)
 80020b0:	f043 0302 	orr.w	r3, r3, #2
 80020b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b6:	4b33      	ldr	r3, [pc, #204]	@ (8002184 <LCD_MspInit+0x17c>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	4b30      	ldr	r3, [pc, #192]	@ (8002184 <LCD_MspInit+0x17c>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	4a2f      	ldr	r2, [pc, #188]	@ (8002184 <LCD_MspInit+0x17c>)
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002184 <LCD_MspInit+0x17c>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020da:	4b2a      	ldr	r3, [pc, #168]	@ (8002184 <LCD_MspInit+0x17c>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020de:	4a29      	ldr	r2, [pc, #164]	@ (8002184 <LCD_MspInit+0x17c>)
 80020e0:	f043 0308 	orr.w	r3, r3, #8
 80020e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e6:	4b27      	ldr	r3, [pc, #156]	@ (8002184 <LCD_MspInit+0x17c>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ea:	f003 0308 	and.w	r3, r3, #8
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80020f2:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 80020f6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80020fa:	2302      	movs	r3, #2
 80020fc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002106:	2303      	movs	r3, #3
 8002108:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800210c:	230b      	movs	r3, #11
 800210e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002112:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002116:	4619      	mov	r1, r3
 8002118:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800211c:	f000 fec6 	bl	8002eac <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002120:	f24f 2333 	movw	r3, #62003	@ 0xf233
 8002124:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002128:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800212c:	4619      	mov	r1, r3
 800212e:	4816      	ldr	r0, [pc, #88]	@ (8002188 <LCD_MspInit+0x180>)
 8002130:	f000 febc 	bl	8002eac <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002134:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8002138:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800213c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002140:	4619      	mov	r1, r3
 8002142:	4812      	ldr	r0, [pc, #72]	@ (800218c <LCD_MspInit+0x184>)
 8002144:	f000 feb2 	bl	8002eac <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002148:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800214c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002150:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002154:	4619      	mov	r1, r3
 8002156:	480e      	ldr	r0, [pc, #56]	@ (8002190 <LCD_MspInit+0x188>)
 8002158:	f000 fea8 	bl	8002eac <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800215c:	2002      	movs	r0, #2
 800215e:	f000 fd6f 	bl	8002c40 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002162:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <LCD_MspInit+0x17c>)
 8002164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002166:	4a07      	ldr	r2, [pc, #28]	@ (8002184 <LCD_MspInit+0x17c>)
 8002168:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800216c:	6593      	str	r3, [r2, #88]	@ 0x58
 800216e:	4b05      	ldr	r3, [pc, #20]	@ (8002184 <LCD_MspInit+0x17c>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002176:	60bb      	str	r3, [r7, #8]
 8002178:	68bb      	ldr	r3, [r7, #8]
}
 800217a:	bf00      	nop
 800217c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	48000400 	.word	0x48000400
 800218c:	48000800 	.word	0x48000800
 8002190:	48000c00 	.word	0x48000c00

08002194 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	70fb      	strb	r3, [r7, #3]
 80021a0:	4613      	mov	r3, r2
 80021a2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80021a4:	2300      	movs	r3, #0
 80021a6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	737b      	strb	r3, [r7, #13]
 80021ac:	2300      	movs	r3, #0
 80021ae:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2bff      	cmp	r3, #255	@ 0xff
 80021b6:	f000 80e8 	beq.w	800238a <Convert+0x1f6>
 80021ba:	2bff      	cmp	r3, #255	@ 0xff
 80021bc:	f300 80f1 	bgt.w	80023a2 <Convert+0x20e>
 80021c0:	2bb5      	cmp	r3, #181	@ 0xb5
 80021c2:	f000 80cb 	beq.w	800235c <Convert+0x1c8>
 80021c6:	2bb5      	cmp	r3, #181	@ 0xb5
 80021c8:	f300 80eb 	bgt.w	80023a2 <Convert+0x20e>
 80021cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80021ce:	f300 80a9 	bgt.w	8002324 <Convert+0x190>
 80021d2:	2b20      	cmp	r3, #32
 80021d4:	f2c0 80e5 	blt.w	80023a2 <Convert+0x20e>
 80021d8:	3b20      	subs	r3, #32
 80021da:	2b4e      	cmp	r3, #78	@ 0x4e
 80021dc:	f200 80e1 	bhi.w	80023a2 <Convert+0x20e>
 80021e0:	a201      	add	r2, pc, #4	@ (adr r2, 80021e8 <Convert+0x54>)
 80021e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e6:	bf00      	nop
 80021e8:	0800232b 	.word	0x0800232b
 80021ec:	080023a3 	.word	0x080023a3
 80021f0:	080023a3 	.word	0x080023a3
 80021f4:	080023a3 	.word	0x080023a3
 80021f8:	080023a3 	.word	0x080023a3
 80021fc:	08002383 	.word	0x08002383
 8002200:	080023a3 	.word	0x080023a3
 8002204:	080023a3 	.word	0x080023a3
 8002208:	08002339 	.word	0x08002339
 800220c:	0800233f 	.word	0x0800233f
 8002210:	08002331 	.word	0x08002331
 8002214:	0800236d 	.word	0x0800236d
 8002218:	080023a3 	.word	0x080023a3
 800221c:	08002365 	.word	0x08002365
 8002220:	080023a3 	.word	0x080023a3
 8002224:	08002375 	.word	0x08002375
 8002228:	08002393 	.word	0x08002393
 800222c:	08002393 	.word	0x08002393
 8002230:	08002393 	.word	0x08002393
 8002234:	08002393 	.word	0x08002393
 8002238:	08002393 	.word	0x08002393
 800223c:	08002393 	.word	0x08002393
 8002240:	08002393 	.word	0x08002393
 8002244:	08002393 	.word	0x08002393
 8002248:	08002393 	.word	0x08002393
 800224c:	08002393 	.word	0x08002393
 8002250:	080023a3 	.word	0x080023a3
 8002254:	080023a3 	.word	0x080023a3
 8002258:	080023a3 	.word	0x080023a3
 800225c:	080023a3 	.word	0x080023a3
 8002260:	080023a3 	.word	0x080023a3
 8002264:	080023a3 	.word	0x080023a3
 8002268:	080023a3 	.word	0x080023a3
 800226c:	080023a3 	.word	0x080023a3
 8002270:	080023a3 	.word	0x080023a3
 8002274:	080023a3 	.word	0x080023a3
 8002278:	080023a3 	.word	0x080023a3
 800227c:	080023a3 	.word	0x080023a3
 8002280:	080023a3 	.word	0x080023a3
 8002284:	080023a3 	.word	0x080023a3
 8002288:	080023a3 	.word	0x080023a3
 800228c:	080023a3 	.word	0x080023a3
 8002290:	080023a3 	.word	0x080023a3
 8002294:	080023a3 	.word	0x080023a3
 8002298:	080023a3 	.word	0x080023a3
 800229c:	080023a3 	.word	0x080023a3
 80022a0:	080023a3 	.word	0x080023a3
 80022a4:	080023a3 	.word	0x080023a3
 80022a8:	080023a3 	.word	0x080023a3
 80022ac:	080023a3 	.word	0x080023a3
 80022b0:	080023a3 	.word	0x080023a3
 80022b4:	080023a3 	.word	0x080023a3
 80022b8:	080023a3 	.word	0x080023a3
 80022bc:	080023a3 	.word	0x080023a3
 80022c0:	080023a3 	.word	0x080023a3
 80022c4:	080023a3 	.word	0x080023a3
 80022c8:	080023a3 	.word	0x080023a3
 80022cc:	080023a3 	.word	0x080023a3
 80022d0:	080023a3 	.word	0x080023a3
 80022d4:	080023a3 	.word	0x080023a3
 80022d8:	080023a3 	.word	0x080023a3
 80022dc:	080023a3 	.word	0x080023a3
 80022e0:	080023a3 	.word	0x080023a3
 80022e4:	080023a3 	.word	0x080023a3
 80022e8:	080023a3 	.word	0x080023a3
 80022ec:	080023a3 	.word	0x080023a3
 80022f0:	080023a3 	.word	0x080023a3
 80022f4:	080023a3 	.word	0x080023a3
 80022f8:	08002345 	.word	0x08002345
 80022fc:	080023a3 	.word	0x080023a3
 8002300:	080023a3 	.word	0x080023a3
 8002304:	080023a3 	.word	0x080023a3
 8002308:	080023a3 	.word	0x080023a3
 800230c:	080023a3 	.word	0x080023a3
 8002310:	080023a3 	.word	0x080023a3
 8002314:	080023a3 	.word	0x080023a3
 8002318:	080023a3 	.word	0x080023a3
 800231c:	0800234d 	.word	0x0800234d
 8002320:	08002355 	.word	0x08002355
 8002324:	2bb0      	cmp	r3, #176	@ 0xb0
 8002326:	d028      	beq.n	800237a <Convert+0x1e6>
 8002328:	e03b      	b.n	80023a2 <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 800232a:	2300      	movs	r3, #0
 800232c:	81fb      	strh	r3, [r7, #14]
      break;
 800232e:	e057      	b.n	80023e0 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8002330:	f24a 03dd 	movw	r3, #41181	@ 0xa0dd
 8002334:	81fb      	strh	r3, [r7, #14]
      break;
 8002336:	e053      	b.n	80023e0 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8002338:	2328      	movs	r3, #40	@ 0x28
 800233a:	81fb      	strh	r3, [r7, #14]
      break;
 800233c:	e050      	b.n	80023e0 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800233e:	2311      	movs	r3, #17
 8002340:	81fb      	strh	r3, [r7, #14]
      break;
 8002342:	e04d      	b.n	80023e0 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8002344:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 8002348:	81fb      	strh	r3, [r7, #14]
      break;
 800234a:	e049      	b.n	80023e0 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 800234c:	f24b 2310 	movw	r3, #45584	@ 0xb210
 8002350:	81fb      	strh	r3, [r7, #14]
      break;
 8002352:	e045      	b.n	80023e0 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8002354:	f242 2310 	movw	r3, #8720	@ 0x2210
 8002358:	81fb      	strh	r3, [r7, #14]
      break;
 800235a:	e041      	b.n	80023e0 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 800235c:	f246 0384 	movw	r3, #24708	@ 0x6084
 8002360:	81fb      	strh	r3, [r7, #14]
      break;
 8002362:	e03d      	b.n	80023e0 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8002364:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002368:	81fb      	strh	r3, [r7, #14]
      break;
 800236a:	e039      	b.n	80023e0 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 800236c:	f24a 0314 	movw	r3, #40980	@ 0xa014
 8002370:	81fb      	strh	r3, [r7, #14]
      break;
 8002372:	e035      	b.n	80023e0 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8002374:	23c0      	movs	r3, #192	@ 0xc0
 8002376:	81fb      	strh	r3, [r7, #14]
      break;
 8002378:	e032      	b.n	80023e0 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 800237a:	f44f 436c 	mov.w	r3, #60416	@ 0xec00
 800237e:	81fb      	strh	r3, [r7, #14]
      break;
 8002380:	e02e      	b.n	80023e0 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8002382:	f44f 4333 	mov.w	r3, #45824	@ 0xb300
 8002386:	81fb      	strh	r3, [r7, #14]
      break;
 8002388:	e02a      	b.n	80023e0 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 800238a:	f64f 73dd 	movw	r3, #65501	@ 0xffdd
 800238e:	81fb      	strh	r3, [r7, #14]
      break ;
 8002390:	e026      	b.n	80023e0 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	3b30      	subs	r3, #48	@ 0x30
 8002398:	4a28      	ldr	r2, [pc, #160]	@ (800243c <Convert+0x2a8>)
 800239a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800239e:	81fb      	strh	r3, [r7, #14]
      break;
 80023a0:	e01e      	b.n	80023e0 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b5a      	cmp	r3, #90	@ 0x5a
 80023a8:	d80a      	bhi.n	80023c0 <Convert+0x22c>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b40      	cmp	r3, #64	@ 0x40
 80023b0:	d906      	bls.n	80023c0 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	3b41      	subs	r3, #65	@ 0x41
 80023b8:	4a21      	ldr	r2, [pc, #132]	@ (8002440 <Convert+0x2ac>)
 80023ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023be:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b7a      	cmp	r3, #122	@ 0x7a
 80023c6:	d80a      	bhi.n	80023de <Convert+0x24a>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b60      	cmp	r3, #96	@ 0x60
 80023ce:	d906      	bls.n	80023de <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	3b61      	subs	r3, #97	@ 0x61
 80023d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002440 <Convert+0x2ac>)
 80023d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023dc:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80023de:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80023e0:	78fb      	ldrb	r3, [r7, #3]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d103      	bne.n	80023ee <Convert+0x25a>
  {
    ch |= 0x0002;
 80023e6:	89fb      	ldrh	r3, [r7, #14]
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80023ee:	78bb      	ldrb	r3, [r7, #2]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d103      	bne.n	80023fc <Convert+0x268>
  {
    ch |= 0x0020;
 80023f4:	89fb      	ldrh	r3, [r7, #14]
 80023f6:	f043 0320 	orr.w	r3, r3, #32
 80023fa:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80023fc:	230c      	movs	r3, #12
 80023fe:	737b      	strb	r3, [r7, #13]
 8002400:	2300      	movs	r3, #0
 8002402:	733b      	strb	r3, [r7, #12]
 8002404:	e010      	b.n	8002428 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002406:	89fa      	ldrh	r2, [r7, #14]
 8002408:	7b7b      	ldrb	r3, [r7, #13]
 800240a:	fa42 f303 	asr.w	r3, r2, r3
 800240e:	461a      	mov	r2, r3
 8002410:	7b3b      	ldrb	r3, [r7, #12]
 8002412:	f002 020f 	and.w	r2, r2, #15
 8002416:	490b      	ldr	r1, [pc, #44]	@ (8002444 <Convert+0x2b0>)
 8002418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800241c:	7b7b      	ldrb	r3, [r7, #13]
 800241e:	3b04      	subs	r3, #4
 8002420:	737b      	strb	r3, [r7, #13]
 8002422:	7b3b      	ldrb	r3, [r7, #12]
 8002424:	3301      	adds	r3, #1
 8002426:	733b      	strb	r3, [r7, #12]
 8002428:	7b3b      	ldrb	r3, [r7, #12]
 800242a:	2b03      	cmp	r3, #3
 800242c:	d9eb      	bls.n	8002406 <Convert+0x272>
  }
}
 800242e:	bf00      	nop
 8002430:	bf00      	nop
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	08005458 	.word	0x08005458
 8002440:	08005424 	.word	0x08005424
 8002444:	20000138 	.word	0x20000138

08002448 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	4608      	mov	r0, r1
 8002452:	4611      	mov	r1, r2
 8002454:	461a      	mov	r2, r3
 8002456:	4603      	mov	r3, r0
 8002458:	70fb      	strb	r3, [r7, #3]
 800245a:	460b      	mov	r3, r1
 800245c:	70bb      	strb	r3, [r7, #2]
 800245e:	4613      	mov	r3, r2
 8002460:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002466:	78ba      	ldrb	r2, [r7, #2]
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	4619      	mov	r1, r3
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7ff fe91 	bl	8002194 <Convert>

  switch (Position)
 8002472:	787b      	ldrb	r3, [r7, #1]
 8002474:	2b05      	cmp	r3, #5
 8002476:	f200 835b 	bhi.w	8002b30 <WriteChar+0x6e8>
 800247a:	a201      	add	r2, pc, #4	@ (adr r2, 8002480 <WriteChar+0x38>)
 800247c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002480:	08002499 	.word	0x08002499
 8002484:	08002593 	.word	0x08002593
 8002488:	080026ad 	.word	0x080026ad
 800248c:	080027af 	.word	0x080027af
 8002490:	080028dd 	.word	0x080028dd
 8002494:	08002a27 	.word	0x08002a27
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002498:	4b80      	ldr	r3, [pc, #512]	@ (800269c <WriteChar+0x254>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	f003 0210 	and.w	r2, r3, #16
 80024a2:	4b7e      	ldr	r3, [pc, #504]	@ (800269c <WriteChar+0x254>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	085b      	lsrs	r3, r3, #1
 80024a8:	05db      	lsls	r3, r3, #23
 80024aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ae:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80024b0:	4b7a      	ldr	r3, [pc, #488]	@ (800269c <WriteChar+0x254>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	089b      	lsrs	r3, r3, #2
 80024b6:	059b      	lsls	r3, r3, #22
 80024b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024bc:	431a      	orrs	r2, r3
 80024be:	4b77      	ldr	r3, [pc, #476]	@ (800269c <WriteChar+0x254>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4a74      	ldr	r2, [pc, #464]	@ (80026a0 <WriteChar+0x258>)
 80024ce:	2100      	movs	r1, #0
 80024d0:	4874      	ldr	r0, [pc, #464]	@ (80026a4 <WriteChar+0x25c>)
 80024d2:	f000 ff85 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80024d6:	4b71      	ldr	r3, [pc, #452]	@ (800269c <WriteChar+0x254>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	f003 0210 	and.w	r2, r3, #16
 80024e0:	4b6e      	ldr	r3, [pc, #440]	@ (800269c <WriteChar+0x254>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	085b      	lsrs	r3, r3, #1
 80024e6:	05db      	lsls	r3, r3, #23
 80024e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ec:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80024ee:	4b6b      	ldr	r3, [pc, #428]	@ (800269c <WriteChar+0x254>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	089b      	lsrs	r3, r3, #2
 80024f4:	059b      	lsls	r3, r3, #22
 80024f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024fa:	431a      	orrs	r2, r3
 80024fc:	4b67      	ldr	r3, [pc, #412]	@ (800269c <WriteChar+0x254>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002504:	4313      	orrs	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4a65      	ldr	r2, [pc, #404]	@ (80026a0 <WriteChar+0x258>)
 800250c:	2102      	movs	r1, #2
 800250e:	4865      	ldr	r0, [pc, #404]	@ (80026a4 <WriteChar+0x25c>)
 8002510:	f000 ff66 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002514:	4b61      	ldr	r3, [pc, #388]	@ (800269c <WriteChar+0x254>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	f003 0210 	and.w	r2, r3, #16
 800251e:	4b5f      	ldr	r3, [pc, #380]	@ (800269c <WriteChar+0x254>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	085b      	lsrs	r3, r3, #1
 8002524:	05db      	lsls	r3, r3, #23
 8002526:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800252a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800252c:	4b5b      	ldr	r3, [pc, #364]	@ (800269c <WriteChar+0x254>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	089b      	lsrs	r3, r3, #2
 8002532:	059b      	lsls	r3, r3, #22
 8002534:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002538:	431a      	orrs	r2, r3
 800253a:	4b58      	ldr	r3, [pc, #352]	@ (800269c <WriteChar+0x254>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002542:	4313      	orrs	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4a55      	ldr	r2, [pc, #340]	@ (80026a0 <WriteChar+0x258>)
 800254a:	2104      	movs	r1, #4
 800254c:	4855      	ldr	r0, [pc, #340]	@ (80026a4 <WriteChar+0x25c>)
 800254e:	f000 ff47 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002552:	4b52      	ldr	r3, [pc, #328]	@ (800269c <WriteChar+0x254>)
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	f003 0210 	and.w	r2, r3, #16
 800255c:	4b4f      	ldr	r3, [pc, #316]	@ (800269c <WriteChar+0x254>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	085b      	lsrs	r3, r3, #1
 8002562:	05db      	lsls	r3, r3, #23
 8002564:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002568:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800256a:	4b4c      	ldr	r3, [pc, #304]	@ (800269c <WriteChar+0x254>)
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	089b      	lsrs	r3, r3, #2
 8002570:	059b      	lsls	r3, r3, #22
 8002572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002576:	431a      	orrs	r2, r3
 8002578:	4b48      	ldr	r3, [pc, #288]	@ (800269c <WriteChar+0x254>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4a46      	ldr	r2, [pc, #280]	@ (80026a0 <WriteChar+0x258>)
 8002588:	2106      	movs	r1, #6
 800258a:	4846      	ldr	r0, [pc, #280]	@ (80026a4 <WriteChar+0x25c>)
 800258c:	f000 ff28 	bl	80033e0 <HAL_LCD_Write>
      break;
 8002590:	e2cf      	b.n	8002b32 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002592:	4b42      	ldr	r3, [pc, #264]	@ (800269c <WriteChar+0x254>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	019b      	lsls	r3, r3, #6
 8002598:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 800259c:	4b3f      	ldr	r3, [pc, #252]	@ (800269c <WriteChar+0x254>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	085b      	lsrs	r3, r3, #1
 80025a2:	035b      	lsls	r3, r3, #13
 80025a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025a8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80025aa:	4b3c      	ldr	r3, [pc, #240]	@ (800269c <WriteChar+0x254>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	089b      	lsrs	r3, r3, #2
 80025b0:	031b      	lsls	r3, r3, #12
 80025b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b6:	431a      	orrs	r2, r3
 80025b8:	4b38      	ldr	r3, [pc, #224]	@ (800269c <WriteChar+0x254>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	08db      	lsrs	r3, r3, #3
 80025be:	015b      	lsls	r3, r3, #5
 80025c0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4a37      	ldr	r2, [pc, #220]	@ (80026a8 <WriteChar+0x260>)
 80025cc:	2100      	movs	r1, #0
 80025ce:	4835      	ldr	r0, [pc, #212]	@ (80026a4 <WriteChar+0x25c>)
 80025d0:	f000 ff06 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80025d4:	4b31      	ldr	r3, [pc, #196]	@ (800269c <WriteChar+0x254>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	019b      	lsls	r3, r3, #6
 80025da:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 80025de:	4b2f      	ldr	r3, [pc, #188]	@ (800269c <WriteChar+0x254>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	085b      	lsrs	r3, r3, #1
 80025e4:	035b      	lsls	r3, r3, #13
 80025e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025ea:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80025ec:	4b2b      	ldr	r3, [pc, #172]	@ (800269c <WriteChar+0x254>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	089b      	lsrs	r3, r3, #2
 80025f2:	031b      	lsls	r3, r3, #12
 80025f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f8:	431a      	orrs	r2, r3
 80025fa:	4b28      	ldr	r3, [pc, #160]	@ (800269c <WriteChar+0x254>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	08db      	lsrs	r3, r3, #3
 8002600:	015b      	lsls	r3, r3, #5
 8002602:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002606:	4313      	orrs	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	4a26      	ldr	r2, [pc, #152]	@ (80026a8 <WriteChar+0x260>)
 800260e:	2102      	movs	r1, #2
 8002610:	4824      	ldr	r0, [pc, #144]	@ (80026a4 <WriteChar+0x25c>)
 8002612:	f000 fee5 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002616:	4b21      	ldr	r3, [pc, #132]	@ (800269c <WriteChar+0x254>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	019b      	lsls	r3, r3, #6
 800261c:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <WriteChar+0x254>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	085b      	lsrs	r3, r3, #1
 8002626:	035b      	lsls	r3, r3, #13
 8002628:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800262c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800262e:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <WriteChar+0x254>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	089b      	lsrs	r3, r3, #2
 8002634:	031b      	lsls	r3, r3, #12
 8002636:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800263a:	431a      	orrs	r2, r3
 800263c:	4b17      	ldr	r3, [pc, #92]	@ (800269c <WriteChar+0x254>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	08db      	lsrs	r3, r3, #3
 8002642:	015b      	lsls	r3, r3, #5
 8002644:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002648:	4313      	orrs	r3, r2
 800264a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4a16      	ldr	r2, [pc, #88]	@ (80026a8 <WriteChar+0x260>)
 8002650:	2104      	movs	r1, #4
 8002652:	4814      	ldr	r0, [pc, #80]	@ (80026a4 <WriteChar+0x25c>)
 8002654:	f000 fec4 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <WriteChar+0x254>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	019b      	lsls	r3, r3, #6
 800265e:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8002662:	4b0e      	ldr	r3, [pc, #56]	@ (800269c <WriteChar+0x254>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	085b      	lsrs	r3, r3, #1
 8002668:	035b      	lsls	r3, r3, #13
 800266a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800266e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002670:	4b0a      	ldr	r3, [pc, #40]	@ (800269c <WriteChar+0x254>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	089b      	lsrs	r3, r3, #2
 8002676:	031b      	lsls	r3, r3, #12
 8002678:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800267c:	431a      	orrs	r2, r3
 800267e:	4b07      	ldr	r3, [pc, #28]	@ (800269c <WriteChar+0x254>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	08db      	lsrs	r3, r3, #3
 8002684:	015b      	lsls	r3, r3, #5
 8002686:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800268a:	4313      	orrs	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4a05      	ldr	r2, [pc, #20]	@ (80026a8 <WriteChar+0x260>)
 8002692:	2106      	movs	r1, #6
 8002694:	4803      	ldr	r0, [pc, #12]	@ (80026a4 <WriteChar+0x25c>)
 8002696:	f000 fea3 	bl	80033e0 <HAL_LCD_Write>
      break;
 800269a:	e24a      	b.n	8002b32 <WriteChar+0x6ea>
 800269c:	20000138 	.word	0x20000138
 80026a0:	ff3fffe7 	.word	0xff3fffe7
 80026a4:	200000fc 	.word	0x200000fc
 80026a8:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80026ac:	4b88      	ldr	r3, [pc, #544]	@ (80028d0 <WriteChar+0x488>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	03db      	lsls	r3, r3, #15
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	4b86      	ldr	r3, [pc, #536]	@ (80028d0 <WriteChar+0x488>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	085b      	lsrs	r3, r3, #1
 80026ba:	075b      	lsls	r3, r3, #29
 80026bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026c0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80026c2:	4b83      	ldr	r3, [pc, #524]	@ (80028d0 <WriteChar+0x488>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	089b      	lsrs	r3, r3, #2
 80026c8:	071b      	lsls	r3, r3, #28
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	431a      	orrs	r2, r3
 80026d0:	4b7f      	ldr	r3, [pc, #508]	@ (80028d0 <WriteChar+0x488>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	08db      	lsrs	r3, r3, #3
 80026d6:	039b      	lsls	r3, r3, #14
 80026d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80026dc:	4313      	orrs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4a7c      	ldr	r2, [pc, #496]	@ (80028d4 <WriteChar+0x48c>)
 80026e4:	2100      	movs	r1, #0
 80026e6:	487c      	ldr	r0, [pc, #496]	@ (80028d8 <WriteChar+0x490>)
 80026e8:	f000 fe7a 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80026ec:	4b78      	ldr	r3, [pc, #480]	@ (80028d0 <WriteChar+0x488>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	03db      	lsls	r3, r3, #15
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	4b76      	ldr	r3, [pc, #472]	@ (80028d0 <WriteChar+0x488>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	085b      	lsrs	r3, r3, #1
 80026fa:	075b      	lsls	r3, r3, #29
 80026fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002700:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002702:	4b73      	ldr	r3, [pc, #460]	@ (80028d0 <WriteChar+0x488>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	089b      	lsrs	r3, r3, #2
 8002708:	071b      	lsls	r3, r3, #28
 800270a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270e:	431a      	orrs	r2, r3
 8002710:	4b6f      	ldr	r3, [pc, #444]	@ (80028d0 <WriteChar+0x488>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	08db      	lsrs	r3, r3, #3
 8002716:	039b      	lsls	r3, r3, #14
 8002718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800271c:	4313      	orrs	r3, r2
 800271e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a6c      	ldr	r2, [pc, #432]	@ (80028d4 <WriteChar+0x48c>)
 8002724:	2102      	movs	r1, #2
 8002726:	486c      	ldr	r0, [pc, #432]	@ (80028d8 <WriteChar+0x490>)
 8002728:	f000 fe5a 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800272c:	4b68      	ldr	r3, [pc, #416]	@ (80028d0 <WriteChar+0x488>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	03db      	lsls	r3, r3, #15
 8002732:	b29a      	uxth	r2, r3
 8002734:	4b66      	ldr	r3, [pc, #408]	@ (80028d0 <WriteChar+0x488>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	085b      	lsrs	r3, r3, #1
 800273a:	075b      	lsls	r3, r3, #29
 800273c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002740:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002742:	4b63      	ldr	r3, [pc, #396]	@ (80028d0 <WriteChar+0x488>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	071b      	lsls	r3, r3, #28
 800274a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274e:	431a      	orrs	r2, r3
 8002750:	4b5f      	ldr	r3, [pc, #380]	@ (80028d0 <WriteChar+0x488>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	08db      	lsrs	r3, r3, #3
 8002756:	039b      	lsls	r3, r3, #14
 8002758:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800275c:	4313      	orrs	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4a5c      	ldr	r2, [pc, #368]	@ (80028d4 <WriteChar+0x48c>)
 8002764:	2104      	movs	r1, #4
 8002766:	485c      	ldr	r0, [pc, #368]	@ (80028d8 <WriteChar+0x490>)
 8002768:	f000 fe3a 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800276c:	4b58      	ldr	r3, [pc, #352]	@ (80028d0 <WriteChar+0x488>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	03db      	lsls	r3, r3, #15
 8002772:	b29a      	uxth	r2, r3
 8002774:	4b56      	ldr	r3, [pc, #344]	@ (80028d0 <WriteChar+0x488>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	085b      	lsrs	r3, r3, #1
 800277a:	075b      	lsls	r3, r3, #29
 800277c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002780:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002782:	4b53      	ldr	r3, [pc, #332]	@ (80028d0 <WriteChar+0x488>)
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	071b      	lsls	r3, r3, #28
 800278a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800278e:	431a      	orrs	r2, r3
 8002790:	4b4f      	ldr	r3, [pc, #316]	@ (80028d0 <WriteChar+0x488>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	08db      	lsrs	r3, r3, #3
 8002796:	039b      	lsls	r3, r3, #14
 8002798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4a4c      	ldr	r2, [pc, #304]	@ (80028d4 <WriteChar+0x48c>)
 80027a4:	2106      	movs	r1, #6
 80027a6:	484c      	ldr	r0, [pc, #304]	@ (80028d8 <WriteChar+0x490>)
 80027a8:	f000 fe1a 	bl	80033e0 <HAL_LCD_Write>
      break;
 80027ac:	e1c1      	b.n	8002b32 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80027ae:	4b48      	ldr	r3, [pc, #288]	@ (80028d0 <WriteChar+0x488>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	07da      	lsls	r2, r3, #31
 80027b4:	4b46      	ldr	r3, [pc, #280]	@ (80028d0 <WriteChar+0x488>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	08db      	lsrs	r3, r3, #3
 80027ba:	079b      	lsls	r3, r3, #30
 80027bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80027c0:	4313      	orrs	r3, r2
 80027c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 80027ca:	2100      	movs	r1, #0
 80027cc:	4842      	ldr	r0, [pc, #264]	@ (80028d8 <WriteChar+0x490>)
 80027ce:	f000 fe07 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80027d2:	4b3f      	ldr	r3, [pc, #252]	@ (80028d0 <WriteChar+0x488>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0202 	and.w	r2, r3, #2
 80027da:	4b3d      	ldr	r3, [pc, #244]	@ (80028d0 <WriteChar+0x488>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	089b      	lsrs	r3, r3, #2
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	4313      	orrs	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f06f 0203 	mvn.w	r2, #3
 80027ee:	2101      	movs	r1, #1
 80027f0:	4839      	ldr	r0, [pc, #228]	@ (80028d8 <WriteChar+0x490>)
 80027f2:	f000 fdf5 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80027f6:	4b36      	ldr	r3, [pc, #216]	@ (80028d0 <WriteChar+0x488>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	07da      	lsls	r2, r3, #31
 80027fc:	4b34      	ldr	r3, [pc, #208]	@ (80028d0 <WriteChar+0x488>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	08db      	lsrs	r3, r3, #3
 8002802:	079b      	lsls	r3, r3, #30
 8002804:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002808:	4313      	orrs	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8002812:	2102      	movs	r1, #2
 8002814:	4830      	ldr	r0, [pc, #192]	@ (80028d8 <WriteChar+0x490>)
 8002816:	f000 fde3 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800281a:	4b2d      	ldr	r3, [pc, #180]	@ (80028d0 <WriteChar+0x488>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f003 0202 	and.w	r2, r3, #2
 8002822:	4b2b      	ldr	r3, [pc, #172]	@ (80028d0 <WriteChar+0x488>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	089b      	lsrs	r3, r3, #2
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	4313      	orrs	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f06f 0203 	mvn.w	r2, #3
 8002836:	2103      	movs	r1, #3
 8002838:	4827      	ldr	r0, [pc, #156]	@ (80028d8 <WriteChar+0x490>)
 800283a:	f000 fdd1 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800283e:	4b24      	ldr	r3, [pc, #144]	@ (80028d0 <WriteChar+0x488>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	07da      	lsls	r2, r3, #31
 8002844:	4b22      	ldr	r3, [pc, #136]	@ (80028d0 <WriteChar+0x488>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	08db      	lsrs	r3, r3, #3
 800284a:	079b      	lsls	r3, r3, #30
 800284c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002850:	4313      	orrs	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 800285a:	2104      	movs	r1, #4
 800285c:	481e      	ldr	r0, [pc, #120]	@ (80028d8 <WriteChar+0x490>)
 800285e:	f000 fdbf 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002862:	4b1b      	ldr	r3, [pc, #108]	@ (80028d0 <WriteChar+0x488>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 0202 	and.w	r2, r3, #2
 800286a:	4b19      	ldr	r3, [pc, #100]	@ (80028d0 <WriteChar+0x488>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	089b      	lsrs	r3, r3, #2
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	4313      	orrs	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f06f 0203 	mvn.w	r2, #3
 800287e:	2105      	movs	r1, #5
 8002880:	4815      	ldr	r0, [pc, #84]	@ (80028d8 <WriteChar+0x490>)
 8002882:	f000 fdad 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002886:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <WriteChar+0x488>)
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	07da      	lsls	r2, r3, #31
 800288c:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <WriteChar+0x488>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	08db      	lsrs	r3, r3, #3
 8002892:	079b      	lsls	r3, r3, #30
 8002894:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002898:	4313      	orrs	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 80028a2:	2106      	movs	r1, #6
 80028a4:	480c      	ldr	r0, [pc, #48]	@ (80028d8 <WriteChar+0x490>)
 80028a6:	f000 fd9b 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80028aa:	4b09      	ldr	r3, [pc, #36]	@ (80028d0 <WriteChar+0x488>)
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	f003 0202 	and.w	r2, r3, #2
 80028b2:	4b07      	ldr	r3, [pc, #28]	@ (80028d0 <WriteChar+0x488>)
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	089b      	lsrs	r3, r3, #2
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	4313      	orrs	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f06f 0203 	mvn.w	r2, #3
 80028c6:	2107      	movs	r1, #7
 80028c8:	4803      	ldr	r0, [pc, #12]	@ (80028d8 <WriteChar+0x490>)
 80028ca:	f000 fd89 	bl	80033e0 <HAL_LCD_Write>
      break;
 80028ce:	e130      	b.n	8002b32 <WriteChar+0x6ea>
 80028d0:	20000138 	.word	0x20000138
 80028d4:	cfff3fff 	.word	0xcfff3fff
 80028d8:	200000fc 	.word	0x200000fc

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80028dc:	4b97      	ldr	r3, [pc, #604]	@ (8002b3c <WriteChar+0x6f4>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	085b      	lsrs	r3, r3, #1
 80028e2:	065b      	lsls	r3, r3, #25
 80028e4:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 80028e8:	4b94      	ldr	r3, [pc, #592]	@ (8002b3c <WriteChar+0x6f4>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	089b      	lsrs	r3, r3, #2
 80028ee:	061b      	lsls	r3, r3, #24
 80028f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028f4:	4313      	orrs	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 80028fe:	2100      	movs	r1, #0
 8002900:	488f      	ldr	r0, [pc, #572]	@ (8002b40 <WriteChar+0x6f8>)
 8002902:	f000 fd6d 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002906:	4b8d      	ldr	r3, [pc, #564]	@ (8002b3c <WriteChar+0x6f4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	f003 0208 	and.w	r2, r3, #8
 8002910:	4b8a      	ldr	r3, [pc, #552]	@ (8002b3c <WriteChar+0x6f4>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	08db      	lsrs	r3, r3, #3
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	4313      	orrs	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f06f 020c 	mvn.w	r2, #12
 8002926:	2101      	movs	r1, #1
 8002928:	4885      	ldr	r0, [pc, #532]	@ (8002b40 <WriteChar+0x6f8>)
 800292a:	f000 fd59 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800292e:	4b83      	ldr	r3, [pc, #524]	@ (8002b3c <WriteChar+0x6f4>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	085b      	lsrs	r3, r3, #1
 8002934:	065b      	lsls	r3, r3, #25
 8002936:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 800293a:	4b80      	ldr	r3, [pc, #512]	@ (8002b3c <WriteChar+0x6f4>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	089b      	lsrs	r3, r3, #2
 8002940:	061b      	lsls	r3, r3, #24
 8002942:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002946:	4313      	orrs	r3, r2
 8002948:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8002950:	2102      	movs	r1, #2
 8002952:	487b      	ldr	r0, [pc, #492]	@ (8002b40 <WriteChar+0x6f8>)
 8002954:	f000 fd44 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002958:	4b78      	ldr	r3, [pc, #480]	@ (8002b3c <WriteChar+0x6f4>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	f003 0208 	and.w	r2, r3, #8
 8002962:	4b76      	ldr	r3, [pc, #472]	@ (8002b3c <WriteChar+0x6f4>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	08db      	lsrs	r3, r3, #3
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	4313      	orrs	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f06f 020c 	mvn.w	r2, #12
 8002978:	2103      	movs	r1, #3
 800297a:	4871      	ldr	r0, [pc, #452]	@ (8002b40 <WriteChar+0x6f8>)
 800297c:	f000 fd30 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002980:	4b6e      	ldr	r3, [pc, #440]	@ (8002b3c <WriteChar+0x6f4>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	085b      	lsrs	r3, r3, #1
 8002986:	065b      	lsls	r3, r3, #25
 8002988:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 800298c:	4b6b      	ldr	r3, [pc, #428]	@ (8002b3c <WriteChar+0x6f4>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	089b      	lsrs	r3, r3, #2
 8002992:	061b      	lsls	r3, r3, #24
 8002994:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002998:	4313      	orrs	r3, r2
 800299a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 80029a2:	2104      	movs	r1, #4
 80029a4:	4866      	ldr	r0, [pc, #408]	@ (8002b40 <WriteChar+0x6f8>)
 80029a6:	f000 fd1b 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80029aa:	4b64      	ldr	r3, [pc, #400]	@ (8002b3c <WriteChar+0x6f4>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	f003 0208 	and.w	r2, r3, #8
 80029b4:	4b61      	ldr	r3, [pc, #388]	@ (8002b3c <WriteChar+0x6f4>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	08db      	lsrs	r3, r3, #3
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	4313      	orrs	r3, r2
 80029c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f06f 020c 	mvn.w	r2, #12
 80029ca:	2105      	movs	r1, #5
 80029cc:	485c      	ldr	r0, [pc, #368]	@ (8002b40 <WriteChar+0x6f8>)
 80029ce:	f000 fd07 	bl	80033e0 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80029d2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b3c <WriteChar+0x6f4>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	085b      	lsrs	r3, r3, #1
 80029d8:	065b      	lsls	r3, r3, #25
 80029da:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 80029de:	4b57      	ldr	r3, [pc, #348]	@ (8002b3c <WriteChar+0x6f4>)
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	089b      	lsrs	r3, r3, #2
 80029e4:	061b      	lsls	r3, r3, #24
 80029e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 80029f4:	2106      	movs	r1, #6
 80029f6:	4852      	ldr	r0, [pc, #328]	@ (8002b40 <WriteChar+0x6f8>)
 80029f8:	f000 fcf2 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80029fc:	4b4f      	ldr	r3, [pc, #316]	@ (8002b3c <WriteChar+0x6f4>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	f003 0208 	and.w	r2, r3, #8
 8002a06:	4b4d      	ldr	r3, [pc, #308]	@ (8002b3c <WriteChar+0x6f4>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	08db      	lsrs	r3, r3, #3
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	4313      	orrs	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f06f 020c 	mvn.w	r2, #12
 8002a1c:	2107      	movs	r1, #7
 8002a1e:	4848      	ldr	r0, [pc, #288]	@ (8002b40 <WriteChar+0x6f8>)
 8002a20:	f000 fcde 	bl	80033e0 <HAL_LCD_Write>
      break;
 8002a24:	e085      	b.n	8002b32 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a26:	4b45      	ldr	r3, [pc, #276]	@ (8002b3c <WriteChar+0x6f4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	045b      	lsls	r3, r3, #17
 8002a2c:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8002a30:	4b42      	ldr	r3, [pc, #264]	@ (8002b3c <WriteChar+0x6f4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	085b      	lsrs	r3, r3, #1
 8002a36:	021b      	lsls	r3, r3, #8
 8002a38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b3c <WriteChar+0x6f4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	025b      	lsls	r3, r3, #9
 8002a46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b3c <WriteChar+0x6f4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	08db      	lsrs	r3, r3, #3
 8002a52:	069b      	lsls	r3, r3, #26
 8002a54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4a39      	ldr	r2, [pc, #228]	@ (8002b44 <WriteChar+0x6fc>)
 8002a60:	2100      	movs	r1, #0
 8002a62:	4837      	ldr	r0, [pc, #220]	@ (8002b40 <WriteChar+0x6f8>)
 8002a64:	f000 fcbc 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a68:	4b34      	ldr	r3, [pc, #208]	@ (8002b3c <WriteChar+0x6f4>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	045b      	lsls	r3, r3, #17
 8002a6e:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8002a72:	4b32      	ldr	r3, [pc, #200]	@ (8002b3c <WriteChar+0x6f4>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	085b      	lsrs	r3, r3, #1
 8002a78:	021b      	lsls	r3, r3, #8
 8002a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a7e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002a80:	4b2e      	ldr	r3, [pc, #184]	@ (8002b3c <WriteChar+0x6f4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	089b      	lsrs	r3, r3, #2
 8002a86:	025b      	lsls	r3, r3, #9
 8002a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8002b3c <WriteChar+0x6f4>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	08db      	lsrs	r3, r3, #3
 8002a94:	069b      	lsls	r3, r3, #26
 8002a96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4a28      	ldr	r2, [pc, #160]	@ (8002b44 <WriteChar+0x6fc>)
 8002aa2:	2102      	movs	r1, #2
 8002aa4:	4826      	ldr	r0, [pc, #152]	@ (8002b40 <WriteChar+0x6f8>)
 8002aa6:	f000 fc9b 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002aaa:	4b24      	ldr	r3, [pc, #144]	@ (8002b3c <WriteChar+0x6f4>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	045b      	lsls	r3, r3, #17
 8002ab0:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8002ab4:	4b21      	ldr	r3, [pc, #132]	@ (8002b3c <WriteChar+0x6f4>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	085b      	lsrs	r3, r3, #1
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b3c <WriteChar+0x6f4>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	089b      	lsrs	r3, r3, #2
 8002ac8:	025b      	lsls	r3, r3, #9
 8002aca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b3c <WriteChar+0x6f4>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	08db      	lsrs	r3, r3, #3
 8002ad6:	069b      	lsls	r3, r3, #26
 8002ad8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4a18      	ldr	r2, [pc, #96]	@ (8002b44 <WriteChar+0x6fc>)
 8002ae4:	2104      	movs	r1, #4
 8002ae6:	4816      	ldr	r0, [pc, #88]	@ (8002b40 <WriteChar+0x6f8>)
 8002ae8:	f000 fc7a 	bl	80033e0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002aec:	4b13      	ldr	r3, [pc, #76]	@ (8002b3c <WriteChar+0x6f4>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	045b      	lsls	r3, r3, #17
 8002af2:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8002af6:	4b11      	ldr	r3, [pc, #68]	@ (8002b3c <WriteChar+0x6f4>)
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	085b      	lsrs	r3, r3, #1
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b02:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002b04:	4b0d      	ldr	r3, [pc, #52]	@ (8002b3c <WriteChar+0x6f4>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	089b      	lsrs	r3, r3, #2
 8002b0a:	025b      	lsls	r3, r3, #9
 8002b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b10:	431a      	orrs	r2, r3
 8002b12:	4b0a      	ldr	r3, [pc, #40]	@ (8002b3c <WriteChar+0x6f4>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	08db      	lsrs	r3, r3, #3
 8002b18:	069b      	lsls	r3, r3, #26
 8002b1a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4a07      	ldr	r2, [pc, #28]	@ (8002b44 <WriteChar+0x6fc>)
 8002b26:	2106      	movs	r1, #6
 8002b28:	4805      	ldr	r0, [pc, #20]	@ (8002b40 <WriteChar+0x6f8>)
 8002b2a:	f000 fc59 	bl	80033e0 <HAL_LCD_Write>
      break;
 8002b2e:	e000      	b.n	8002b32 <WriteChar+0x6ea>

    default:
      break;
 8002b30:	bf00      	nop
  }
}
 8002b32:	bf00      	nop
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	20000138 	.word	0x20000138
 8002b40:	200000fc 	.word	0x200000fc
 8002b44:	fbfdfcff 	.word	0xfbfdfcff

08002b48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b52:	4b0c      	ldr	r3, [pc, #48]	@ (8002b84 <HAL_Init+0x3c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a0b      	ldr	r2, [pc, #44]	@ (8002b84 <HAL_Init+0x3c>)
 8002b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b5c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b5e:	2003      	movs	r0, #3
 8002b60:	f000 f962 	bl	8002e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b64:	2000      	movs	r0, #0
 8002b66:	f000 f80f 	bl	8002b88 <HAL_InitTick>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d002      	beq.n	8002b76 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	71fb      	strb	r3, [r7, #7]
 8002b74:	e001      	b.n	8002b7a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b76:	f7fe ffb9 	bl	8001aec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40022000 	.word	0x40022000

08002b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002b94:	4b17      	ldr	r3, [pc, #92]	@ (8002bf4 <HAL_InitTick+0x6c>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d023      	beq.n	8002be4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002b9c:	4b16      	ldr	r3, [pc, #88]	@ (8002bf8 <HAL_InitTick+0x70>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4b14      	ldr	r3, [pc, #80]	@ (8002bf4 <HAL_InitTick+0x6c>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002baa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f96d 	bl	8002e92 <HAL_SYSTICK_Config>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10f      	bne.n	8002bde <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2b0f      	cmp	r3, #15
 8002bc2:	d809      	bhi.n	8002bd8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bcc:	f000 f937 	bl	8002e3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bfc <HAL_InitTick+0x74>)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	e007      	b.n	8002be8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	73fb      	strb	r3, [r7, #15]
 8002bdc:	e004      	b.n	8002be8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
 8002be2:	e001      	b.n	8002be8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20000030 	.word	0x20000030
 8002bf8:	20000020 	.word	0x20000020
 8002bfc:	2000002c 	.word	0x2000002c

08002c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <HAL_IncTick+0x20>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_IncTick+0x24>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4413      	add	r3, r2
 8002c10:	4a04      	ldr	r2, [pc, #16]	@ (8002c24 <HAL_IncTick+0x24>)
 8002c12:	6013      	str	r3, [r2, #0]
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000030 	.word	0x20000030
 8002c24:	20000148 	.word	0x20000148

08002c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c2c:	4b03      	ldr	r3, [pc, #12]	@ (8002c3c <HAL_GetTick+0x14>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000148 	.word	0x20000148

08002c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c48:	f7ff ffee 	bl	8002c28 <HAL_GetTick>
 8002c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c58:	d005      	beq.n	8002c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c84 <HAL_Delay+0x44>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4413      	add	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c66:	bf00      	nop
 8002c68:	f7ff ffde 	bl	8002c28 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d8f7      	bhi.n	8002c68 <HAL_Delay+0x28>
  {
  }
}
 8002c78:	bf00      	nop
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000030 	.word	0x20000030

08002c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ccc <__NVIC_SetPriorityGrouping+0x44>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cba:	4a04      	ldr	r2, [pc, #16]	@ (8002ccc <__NVIC_SetPriorityGrouping+0x44>)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	60d3      	str	r3, [r2, #12]
}
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd4:	4b04      	ldr	r3, [pc, #16]	@ (8002ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	f003 0307 	and.w	r3, r3, #7
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	db0b      	blt.n	8002d16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	f003 021f 	and.w	r2, r3, #31
 8002d04:	4907      	ldr	r1, [pc, #28]	@ (8002d24 <__NVIC_EnableIRQ+0x38>)
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	e000e100 	.word	0xe000e100

08002d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	6039      	str	r1, [r7, #0]
 8002d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	db0a      	blt.n	8002d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	490c      	ldr	r1, [pc, #48]	@ (8002d74 <__NVIC_SetPriority+0x4c>)
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	0112      	lsls	r2, r2, #4
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d50:	e00a      	b.n	8002d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	4908      	ldr	r1, [pc, #32]	@ (8002d78 <__NVIC_SetPriority+0x50>)
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	f003 030f 	and.w	r3, r3, #15
 8002d5e:	3b04      	subs	r3, #4
 8002d60:	0112      	lsls	r2, r2, #4
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	440b      	add	r3, r1
 8002d66:	761a      	strb	r2, [r3, #24]
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	e000e100 	.word	0xe000e100
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b089      	sub	sp, #36	@ 0x24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f1c3 0307 	rsb	r3, r3, #7
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	bf28      	it	cs
 8002d9a:	2304      	movcs	r3, #4
 8002d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	3304      	adds	r3, #4
 8002da2:	2b06      	cmp	r3, #6
 8002da4:	d902      	bls.n	8002dac <NVIC_EncodePriority+0x30>
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	3b03      	subs	r3, #3
 8002daa:	e000      	b.n	8002dae <NVIC_EncodePriority+0x32>
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db0:	f04f 32ff 	mov.w	r2, #4294967295
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43da      	mvns	r2, r3
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	43d9      	mvns	r1, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd4:	4313      	orrs	r3, r2
         );
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3724      	adds	r7, #36	@ 0x24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
	...

08002de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002df4:	d301      	bcc.n	8002dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00f      	b.n	8002e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <SysTick_Config+0x40>)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e02:	210f      	movs	r1, #15
 8002e04:	f04f 30ff 	mov.w	r0, #4294967295
 8002e08:	f7ff ff8e 	bl	8002d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e0c:	4b05      	ldr	r3, [pc, #20]	@ (8002e24 <SysTick_Config+0x40>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e12:	4b04      	ldr	r3, [pc, #16]	@ (8002e24 <SysTick_Config+0x40>)
 8002e14:	2207      	movs	r2, #7
 8002e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	e000e010 	.word	0xe000e010

08002e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f7ff ff29 	bl	8002c88 <__NVIC_SetPriorityGrouping>
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b086      	sub	sp, #24
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	4603      	mov	r3, r0
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
 8002e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e50:	f7ff ff3e 	bl	8002cd0 <__NVIC_GetPriorityGrouping>
 8002e54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68b9      	ldr	r1, [r7, #8]
 8002e5a:	6978      	ldr	r0, [r7, #20]
 8002e5c:	f7ff ff8e 	bl	8002d7c <NVIC_EncodePriority>
 8002e60:	4602      	mov	r2, r0
 8002e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e66:	4611      	mov	r1, r2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff ff5d 	bl	8002d28 <__NVIC_SetPriority>
}
 8002e6e:	bf00      	nop
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff31 	bl	8002cec <__NVIC_EnableIRQ>
}
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ffa2 	bl	8002de4 <SysTick_Config>
 8002ea0:	4603      	mov	r3, r0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eba:	e17f      	b.n	80031bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	4013      	ands	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 8171 	beq.w	80031b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 0303 	and.w	r3, r3, #3
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d005      	beq.n	8002eec <HAL_GPIO_Init+0x40>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0303 	and.w	r3, r3, #3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d130      	bne.n	8002f4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	68da      	ldr	r2, [r3, #12]
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f22:	2201      	movs	r2, #1
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	091b      	lsrs	r3, r3, #4
 8002f38:	f003 0201 	and.w	r2, r3, #1
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d118      	bne.n	8002f8c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f60:	2201      	movs	r2, #1
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	08db      	lsrs	r3, r3, #3
 8002f76:	f003 0201 	and.w	r2, r3, #1
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	2b03      	cmp	r3, #3
 8002f96:	d017      	beq.n	8002fc8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	4013      	ands	r3, r2
 8002fae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d123      	bne.n	800301c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	08da      	lsrs	r2, r3, #3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3208      	adds	r2, #8
 8002fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	f003 0307 	and.w	r3, r3, #7
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	220f      	movs	r2, #15
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	4313      	orrs	r3, r2
 800300c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	08da      	lsrs	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	3208      	adds	r2, #8
 8003016:	6939      	ldr	r1, [r7, #16]
 8003018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	2203      	movs	r2, #3
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	4013      	ands	r3, r2
 8003032:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 0203 	and.w	r2, r3, #3
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4313      	orrs	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80ac 	beq.w	80031b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800305e:	4b5f      	ldr	r3, [pc, #380]	@ (80031dc <HAL_GPIO_Init+0x330>)
 8003060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003062:	4a5e      	ldr	r2, [pc, #376]	@ (80031dc <HAL_GPIO_Init+0x330>)
 8003064:	f043 0301 	orr.w	r3, r3, #1
 8003068:	6613      	str	r3, [r2, #96]	@ 0x60
 800306a:	4b5c      	ldr	r3, [pc, #368]	@ (80031dc <HAL_GPIO_Init+0x330>)
 800306c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	60bb      	str	r3, [r7, #8]
 8003074:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003076:	4a5a      	ldr	r2, [pc, #360]	@ (80031e0 <HAL_GPIO_Init+0x334>)
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	089b      	lsrs	r3, r3, #2
 800307c:	3302      	adds	r3, #2
 800307e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003082:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	220f      	movs	r2, #15
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43db      	mvns	r3, r3
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	4013      	ands	r3, r2
 8003098:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030a0:	d025      	beq.n	80030ee <HAL_GPIO_Init+0x242>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a4f      	ldr	r2, [pc, #316]	@ (80031e4 <HAL_GPIO_Init+0x338>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d01f      	beq.n	80030ea <HAL_GPIO_Init+0x23e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a4e      	ldr	r2, [pc, #312]	@ (80031e8 <HAL_GPIO_Init+0x33c>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d019      	beq.n	80030e6 <HAL_GPIO_Init+0x23a>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a4d      	ldr	r2, [pc, #308]	@ (80031ec <HAL_GPIO_Init+0x340>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <HAL_GPIO_Init+0x236>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a4c      	ldr	r2, [pc, #304]	@ (80031f0 <HAL_GPIO_Init+0x344>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00d      	beq.n	80030de <HAL_GPIO_Init+0x232>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a4b      	ldr	r2, [pc, #300]	@ (80031f4 <HAL_GPIO_Init+0x348>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d007      	beq.n	80030da <HAL_GPIO_Init+0x22e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a4a      	ldr	r2, [pc, #296]	@ (80031f8 <HAL_GPIO_Init+0x34c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d101      	bne.n	80030d6 <HAL_GPIO_Init+0x22a>
 80030d2:	2306      	movs	r3, #6
 80030d4:	e00c      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030d6:	2307      	movs	r3, #7
 80030d8:	e00a      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030da:	2305      	movs	r3, #5
 80030dc:	e008      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030de:	2304      	movs	r3, #4
 80030e0:	e006      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030e2:	2303      	movs	r3, #3
 80030e4:	e004      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e002      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <HAL_GPIO_Init+0x244>
 80030ee:	2300      	movs	r3, #0
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	f002 0203 	and.w	r2, r2, #3
 80030f6:	0092      	lsls	r2, r2, #2
 80030f8:	4093      	lsls	r3, r2
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003100:	4937      	ldr	r1, [pc, #220]	@ (80031e0 <HAL_GPIO_Init+0x334>)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	3302      	adds	r3, #2
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800310e:	4b3b      	ldr	r3, [pc, #236]	@ (80031fc <HAL_GPIO_Init+0x350>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	43db      	mvns	r3, r3
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003132:	4a32      	ldr	r2, [pc, #200]	@ (80031fc <HAL_GPIO_Init+0x350>)
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003138:	4b30      	ldr	r3, [pc, #192]	@ (80031fc <HAL_GPIO_Init+0x350>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	43db      	mvns	r3, r3
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800315c:	4a27      	ldr	r2, [pc, #156]	@ (80031fc <HAL_GPIO_Init+0x350>)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003162:	4b26      	ldr	r3, [pc, #152]	@ (80031fc <HAL_GPIO_Init+0x350>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43db      	mvns	r3, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003186:	4a1d      	ldr	r2, [pc, #116]	@ (80031fc <HAL_GPIO_Init+0x350>)
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800318c:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <HAL_GPIO_Init+0x350>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	43db      	mvns	r3, r3
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4013      	ands	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031b0:	4a12      	ldr	r2, [pc, #72]	@ (80031fc <HAL_GPIO_Init+0x350>)
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	3301      	adds	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	fa22 f303 	lsr.w	r3, r2, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f47f ae78 	bne.w	8002ebc <HAL_GPIO_Init+0x10>
  }
}
 80031cc:	bf00      	nop
 80031ce:	bf00      	nop
 80031d0:	371c      	adds	r7, #28
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40010000 	.word	0x40010000
 80031e4:	48000400 	.word	0x48000400
 80031e8:	48000800 	.word	0x48000800
 80031ec:	48000c00 	.word	0x48000c00
 80031f0:	48001000 	.word	0x48001000
 80031f4:	48001400 	.word	0x48001400
 80031f8:	48001800 	.word	0x48001800
 80031fc:	40010400 	.word	0x40010400

08003200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	460b      	mov	r3, r1
 800320a:	807b      	strh	r3, [r7, #2]
 800320c:	4613      	mov	r3, r2
 800320e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003210:	787b      	ldrb	r3, [r7, #1]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003216:	887a      	ldrh	r2, [r7, #2]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800321c:	e002      	b.n	8003224 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800321e:	887a      	ldrh	r2, [r7, #2]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800323a:	4b08      	ldr	r3, [pc, #32]	@ (800325c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	4013      	ands	r3, r2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d006      	beq.n	8003254 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003246:	4a05      	ldr	r2, [pc, #20]	@ (800325c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003248:	88fb      	ldrh	r3, [r7, #6]
 800324a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800324c:	88fb      	ldrh	r3, [r7, #6]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fe fba4 	bl	800199c <HAL_GPIO_EXTI_Callback>
  }
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40010400 	.word	0x40010400

08003260 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e0af      	b.n	80033d2 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d106      	bne.n	800328c <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7fe f9c8 	bl	800161c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0201 	bic.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	e00a      	b.n	80032c0 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	3304      	adds	r3, #4
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4413      	add	r3, r2
 80032b6:	2200      	movs	r2, #0
 80032b8:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	3301      	adds	r3, #1
 80032be:	617b      	str	r3, [r7, #20]
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2b0f      	cmp	r3, #15
 80032c4:	d9f1      	bls.n	80032aa <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0204 	orr.w	r2, r2, #4
 80032d4:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	4b3f      	ldr	r3, [pc, #252]	@ (80033dc <HAL_LCD_Init+0x17c>)
 80032de:	4013      	ands	r3, r2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6851      	ldr	r1, [r2, #4]
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6892      	ldr	r2, [r2, #8]
 80032e8:	4311      	orrs	r1, r2
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80032ee:	4311      	orrs	r1, r2
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032f4:	4311      	orrs	r1, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	69d2      	ldr	r2, [r2, #28]
 80032fa:	4311      	orrs	r1, r2
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6a12      	ldr	r2, [r2, #32]
 8003300:	4311      	orrs	r1, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6992      	ldr	r2, [r2, #24]
 8003306:	4311      	orrs	r1, r2
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800330c:	4311      	orrs	r1, r2
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6812      	ldr	r2, [r2, #0]
 8003312:	430b      	orrs	r3, r1
 8003314:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f94c 	bl	80035b4 <LCD_WaitForSynchro>
 800331c:	4603      	mov	r3, r0
 800331e:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <HAL_LCD_Init+0xca>
  {
    return status;
 8003326:	7cfb      	ldrb	r3, [r7, #19]
 8003328:	e053      	b.n	80033d2 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	691b      	ldr	r3, [r3, #16]
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 0201 	orr.w	r2, r2, #1
 8003360:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003362:	f7ff fc61 	bl	8002c28 <HAL_GetTick>
 8003366:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003368:	e00c      	b.n	8003384 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800336a:	f7ff fc5d 	bl	8002c28 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003378:	d904      	bls.n	8003384 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2208      	movs	r2, #8
 800337e:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e026      	b.n	80033d2 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b01      	cmp	r3, #1
 8003390:	d1eb      	bne.n	800336a <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003392:	f7ff fc49 	bl	8002c28 <HAL_GetTick>
 8003396:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003398:	e00c      	b.n	80033b4 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800339a:	f7ff fc45 	bl	8002c28 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80033a8:	d904      	bls.n	80033b4 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2210      	movs	r2, #16
 80033ae:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e00e      	b.n	80033d2 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	2b10      	cmp	r3, #16
 80033c0:	d1eb      	bne.n	800339a <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 80033d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3718      	adds	r7, #24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	fc00000e 	.word	0xfc00000e

080033e0 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
 80033ec:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033f4:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80033f6:	7dfb      	ldrb	r3, [r7, #23]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d002      	beq.n	8003402 <HAL_LCD_Write+0x22>
 80033fc:	7dfb      	ldrb	r3, [r7, #23]
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d144      	bne.n	800348c <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b01      	cmp	r3, #1
 800340c:	d12a      	bne.n	8003464 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_LCD_Write+0x3c>
 8003418:	2302      	movs	r3, #2
 800341a:	e038      	b.n	800348e <HAL_LCD_Write+0xae>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800342c:	f7ff fbfc 	bl	8002c28 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003432:	e010      	b.n	8003456 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003434:	f7ff fbf8 	bl	8002c28 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003442:	d908      	bls.n	8003456 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2202      	movs	r2, #2
 8003448:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e01b      	b.n	800348e <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b04      	cmp	r3, #4
 8003462:	d0e7      	beq.n	8003434 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	3304      	adds	r3, #4
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	4413      	add	r3, r2
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	401a      	ands	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	431a      	orrs	r2, r3
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	3304      	adds	r3, #4
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003488:	2300      	movs	r3, #0
 800348a:	e000      	b.n	800348e <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
  }
}
 800348e:	4618      	mov	r0, r3
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b086      	sub	sp, #24
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034a8:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80034aa:	7cbb      	ldrb	r3, [r7, #18]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d002      	beq.n	80034b6 <HAL_LCD_Clear+0x20>
 80034b0:	7cbb      	ldrb	r3, [r7, #18]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d140      	bne.n	8003538 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_LCD_Clear+0x2e>
 80034c0:	2302      	movs	r3, #2
 80034c2:	e03a      	b.n	800353a <HAL_LCD_Clear+0xa4>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80034d4:	f7ff fba8 	bl	8002c28 <HAL_GetTick>
 80034d8:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80034da:	e010      	b.n	80034fe <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80034dc:	f7ff fba4 	bl	8002c28 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034ea:	d908      	bls.n	80034fe <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2202      	movs	r2, #2
 80034f0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e01d      	b.n	800353a <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b04      	cmp	r3, #4
 800350a:	d0e7      	beq.n	80034dc <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800350c:	2300      	movs	r3, #0
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	e00a      	b.n	8003528 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	3304      	adds	r3, #4
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	2200      	movs	r2, #0
 8003520:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	3301      	adds	r3, #1
 8003526:	617b      	str	r3, [r7, #20]
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	2b0f      	cmp	r3, #15
 800352c:	d9f1      	bls.n	8003512 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f807 	bl	8003542 <HAL_LCD_UpdateDisplayRequest>
 8003534:	4603      	mov	r3, r0
 8003536:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8003538:	7cfb      	ldrb	r3, [r7, #19]
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b084      	sub	sp, #16
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2208      	movs	r2, #8
 8003550:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 0204 	orr.w	r2, r2, #4
 8003560:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003562:	f7ff fb61 	bl	8002c28 <HAL_GetTick>
 8003566:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003568:	e010      	b.n	800358c <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800356a:	f7ff fb5d 	bl	8002c28 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003578:	d908      	bls.n	800358c <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2204      	movs	r2, #4
 800357e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e00f      	b.n	80035ac <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 0308 	and.w	r3, r3, #8
 8003596:	2b08      	cmp	r3, #8
 8003598:	d1e7      	bne.n	800356a <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80035bc:	f7ff fb34 	bl	8002c28 <HAL_GetTick>
 80035c0:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80035c2:	e00c      	b.n	80035de <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80035c4:	f7ff fb30 	bl	8002c28 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80035d2:	d904      	bls.n	80035de <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e007      	b.n	80035ee <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 0320 	and.w	r3, r3, #32
 80035e8:	2b20      	cmp	r3, #32
 80035ea:	d1eb      	bne.n	80035c4 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035fc:	4b05      	ldr	r3, [pc, #20]	@ (8003614 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a04      	ldr	r2, [pc, #16]	@ (8003614 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003606:	6013      	str	r3, [r2, #0]
}
 8003608:	bf00      	nop
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40007000 	.word	0x40007000

08003618 <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f003 031f 	and.w	r3, r3, #31
 800362a:	43db      	mvns	r3, r3
 800362c:	401a      	ands	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	095b      	lsrs	r3, r3, #5
 8003632:	4908      	ldr	r1, [pc, #32]	@ (8003654 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003634:	4313      	orrs	r3, r2
 8003636:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8003638:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f003 031f 	and.w	r3, r3, #31
 8003642:	4904      	ldr	r1, [pc, #16]	@ (8003654 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003644:	4313      	orrs	r3, r2
 8003646:	608b      	str	r3, [r1, #8]


}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	40007000 	.word	0x40007000

08003658 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 800365c:	4b09      	ldr	r3, [pc, #36]	@ (8003684 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f023 0307 	bic.w	r3, r3, #7
 8003664:	4a07      	ldr	r2, [pc, #28]	@ (8003684 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8003666:	f043 0303 	orr.w	r3, r3, #3
 800366a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800366c:	4b06      	ldr	r3, [pc, #24]	@ (8003688 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	4a05      	ldr	r2, [pc, #20]	@ (8003688 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8003672:	f043 0304 	orr.w	r3, r3, #4
 8003676:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8003678:	bf30      	wfi
}
 800367a:	bf00      	nop
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	40007000 	.word	0x40007000
 8003688:	e000ed00 	.word	0xe000ed00

0800368c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003690:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003698:	4618      	mov	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40007000 	.word	0x40007000

080036a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036b6:	d130      	bne.n	800371a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80036b8:	4b23      	ldr	r3, [pc, #140]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036c4:	d038      	beq.n	8003738 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036c6:	4b20      	ldr	r3, [pc, #128]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036ce:	4a1e      	ldr	r2, [pc, #120]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036d6:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2232      	movs	r2, #50	@ 0x32
 80036dc:	fb02 f303 	mul.w	r3, r2, r3
 80036e0:	4a1b      	ldr	r2, [pc, #108]	@ (8003750 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	0c9b      	lsrs	r3, r3, #18
 80036e8:	3301      	adds	r3, #1
 80036ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036ec:	e002      	b.n	80036f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	3b01      	subs	r3, #1
 80036f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036f4:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003700:	d102      	bne.n	8003708 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1f2      	bne.n	80036ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003708:	4b0f      	ldr	r3, [pc, #60]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003714:	d110      	bne.n	8003738 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e00f      	b.n	800373a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800371a:	4b0b      	ldr	r3, [pc, #44]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003726:	d007      	beq.n	8003738 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003728:	4b07      	ldr	r3, [pc, #28]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003730:	4a05      	ldr	r2, [pc, #20]	@ (8003748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003732:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003736:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40007000 	.word	0x40007000
 800374c:	20000020 	.word	0x20000020
 8003750:	431bde83 	.word	0x431bde83

08003754 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e3ca      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003766:	4b97      	ldr	r3, [pc, #604]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 030c 	and.w	r3, r3, #12
 800376e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003770:	4b94      	ldr	r3, [pc, #592]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 80e4 	beq.w	8003950 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d007      	beq.n	800379e <HAL_RCC_OscConfig+0x4a>
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	2b0c      	cmp	r3, #12
 8003792:	f040 808b 	bne.w	80038ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b01      	cmp	r3, #1
 800379a:	f040 8087 	bne.w	80038ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800379e:	4b89      	ldr	r3, [pc, #548]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d005      	beq.n	80037b6 <HAL_RCC_OscConfig+0x62>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e3a2      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a1a      	ldr	r2, [r3, #32]
 80037ba:	4b82      	ldr	r3, [pc, #520]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d004      	beq.n	80037d0 <HAL_RCC_OscConfig+0x7c>
 80037c6:	4b7f      	ldr	r3, [pc, #508]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037ce:	e005      	b.n	80037dc <HAL_RCC_OscConfig+0x88>
 80037d0:	4b7c      	ldr	r3, [pc, #496]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037d6:	091b      	lsrs	r3, r3, #4
 80037d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037dc:	4293      	cmp	r3, r2
 80037de:	d223      	bcs.n	8003828 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f000 fd1d 	bl	8004224 <RCC_SetFlashLatencyFromMSIRange>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e383      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037f4:	4b73      	ldr	r3, [pc, #460]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a72      	ldr	r2, [pc, #456]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037fa:	f043 0308 	orr.w	r3, r3, #8
 80037fe:	6013      	str	r3, [r2, #0]
 8003800:	4b70      	ldr	r3, [pc, #448]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	496d      	ldr	r1, [pc, #436]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800380e:	4313      	orrs	r3, r2
 8003810:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003812:	4b6c      	ldr	r3, [pc, #432]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	4968      	ldr	r1, [pc, #416]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003822:	4313      	orrs	r3, r2
 8003824:	604b      	str	r3, [r1, #4]
 8003826:	e025      	b.n	8003874 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003828:	4b66      	ldr	r3, [pc, #408]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a65      	ldr	r2, [pc, #404]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800382e:	f043 0308 	orr.w	r3, r3, #8
 8003832:	6013      	str	r3, [r2, #0]
 8003834:	4b63      	ldr	r3, [pc, #396]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	4960      	ldr	r1, [pc, #384]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003842:	4313      	orrs	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003846:	4b5f      	ldr	r3, [pc, #380]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	495b      	ldr	r1, [pc, #364]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003856:	4313      	orrs	r3, r2
 8003858:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d109      	bne.n	8003874 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fcdd 	bl	8004224 <RCC_SetFlashLatencyFromMSIRange>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e343      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003874:	f000 fc4a 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8003878:	4602      	mov	r2, r0
 800387a:	4b52      	ldr	r3, [pc, #328]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 030f 	and.w	r3, r3, #15
 8003884:	4950      	ldr	r1, [pc, #320]	@ (80039c8 <HAL_RCC_OscConfig+0x274>)
 8003886:	5ccb      	ldrb	r3, [r1, r3]
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
 8003890:	4a4e      	ldr	r2, [pc, #312]	@ (80039cc <HAL_RCC_OscConfig+0x278>)
 8003892:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003894:	4b4e      	ldr	r3, [pc, #312]	@ (80039d0 <HAL_RCC_OscConfig+0x27c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff f975 	bl	8002b88 <HAL_InitTick>
 800389e:	4603      	mov	r3, r0
 80038a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d052      	beq.n	800394e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
 80038aa:	e327      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d032      	beq.n	800391a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038b4:	4b43      	ldr	r3, [pc, #268]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a42      	ldr	r2, [pc, #264]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038c0:	f7ff f9b2 	bl	8002c28 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038c8:	f7ff f9ae 	bl	8002c28 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e310      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038da:	4b3a      	ldr	r3, [pc, #232]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038e6:	4b37      	ldr	r3, [pc, #220]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a36      	ldr	r2, [pc, #216]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038ec:	f043 0308 	orr.w	r3, r3, #8
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b34      	ldr	r3, [pc, #208]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	4931      	ldr	r1, [pc, #196]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003904:	4b2f      	ldr	r3, [pc, #188]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	492c      	ldr	r1, [pc, #176]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
 8003918:	e01a      	b.n	8003950 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800391a:	4b2a      	ldr	r3, [pc, #168]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a29      	ldr	r2, [pc, #164]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003920:	f023 0301 	bic.w	r3, r3, #1
 8003924:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003926:	f7ff f97f 	bl	8002c28 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800392e:	f7ff f97b 	bl	8002c28 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e2dd      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003940:	4b20      	ldr	r3, [pc, #128]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f0      	bne.n	800392e <HAL_RCC_OscConfig+0x1da>
 800394c:	e000      	b.n	8003950 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800394e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d074      	beq.n	8003a46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2b08      	cmp	r3, #8
 8003960:	d005      	beq.n	800396e <HAL_RCC_OscConfig+0x21a>
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b0c      	cmp	r3, #12
 8003966:	d10e      	bne.n	8003986 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2b03      	cmp	r3, #3
 800396c:	d10b      	bne.n	8003986 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800396e:	4b15      	ldr	r3, [pc, #84]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d064      	beq.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d160      	bne.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e2ba      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800398e:	d106      	bne.n	800399e <HAL_RCC_OscConfig+0x24a>
 8003990:	4b0c      	ldr	r3, [pc, #48]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a0b      	ldr	r2, [pc, #44]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800399a:	6013      	str	r3, [r2, #0]
 800399c:	e026      	b.n	80039ec <HAL_RCC_OscConfig+0x298>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039a6:	d115      	bne.n	80039d4 <HAL_RCC_OscConfig+0x280>
 80039a8:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a05      	ldr	r2, [pc, #20]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039b2:	6013      	str	r3, [r2, #0]
 80039b4:	4b03      	ldr	r3, [pc, #12]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a02      	ldr	r2, [pc, #8]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039be:	6013      	str	r3, [r2, #0]
 80039c0:	e014      	b.n	80039ec <HAL_RCC_OscConfig+0x298>
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000
 80039c8:	080053e0 	.word	0x080053e0
 80039cc:	20000020 	.word	0x20000020
 80039d0:	2000002c 	.word	0x2000002c
 80039d4:	4ba0      	ldr	r3, [pc, #640]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a9f      	ldr	r2, [pc, #636]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	4b9d      	ldr	r3, [pc, #628]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a9c      	ldr	r2, [pc, #624]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d013      	beq.n	8003a1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f4:	f7ff f918 	bl	8002c28 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039fc:	f7ff f914 	bl	8002c28 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b64      	cmp	r3, #100	@ 0x64
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e276      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a0e:	4b92      	ldr	r3, [pc, #584]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0f0      	beq.n	80039fc <HAL_RCC_OscConfig+0x2a8>
 8003a1a:	e014      	b.n	8003a46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7ff f904 	bl	8002c28 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a24:	f7ff f900 	bl	8002c28 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e262      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a36:	4b88      	ldr	r3, [pc, #544]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x2d0>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d060      	beq.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b04      	cmp	r3, #4
 8003a56:	d005      	beq.n	8003a64 <HAL_RCC_OscConfig+0x310>
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b0c      	cmp	r3, #12
 8003a5c:	d119      	bne.n	8003a92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d116      	bne.n	8003a92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a64:	4b7c      	ldr	r3, [pc, #496]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <HAL_RCC_OscConfig+0x328>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e23f      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7c:	4b76      	ldr	r3, [pc, #472]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	061b      	lsls	r3, r3, #24
 8003a8a:	4973      	ldr	r1, [pc, #460]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a90:	e040      	b.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d023      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa6:	f7ff f8bf 	bl	8002c28 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aae:	f7ff f8bb 	bl	8002c28 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e21d      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ac0:	4b65      	ldr	r3, [pc, #404]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003acc:	4b62      	ldr	r3, [pc, #392]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	061b      	lsls	r3, r3, #24
 8003ada:	495f      	ldr	r1, [pc, #380]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	604b      	str	r3, [r1, #4]
 8003ae0:	e018      	b.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ae2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a5c      	ldr	r2, [pc, #368]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7ff f89b 	bl	8002c28 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003af6:	f7ff f897 	bl	8002c28 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e1f9      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b08:	4b53      	ldr	r3, [pc, #332]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1f0      	bne.n	8003af6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0308 	and.w	r3, r3, #8
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d03c      	beq.n	8003b9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01c      	beq.n	8003b62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b28:	4b4b      	ldr	r3, [pc, #300]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b2e:	4a4a      	ldr	r2, [pc, #296]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b30:	f043 0301 	orr.w	r3, r3, #1
 8003b34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b38:	f7ff f876 	bl	8002c28 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b40:	f7ff f872 	bl	8002c28 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e1d4      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b52:	4b41      	ldr	r3, [pc, #260]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0ef      	beq.n	8003b40 <HAL_RCC_OscConfig+0x3ec>
 8003b60:	e01b      	b.n	8003b9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b62:	4b3d      	ldr	r3, [pc, #244]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b68:	4a3b      	ldr	r2, [pc, #236]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b6a:	f023 0301 	bic.w	r3, r3, #1
 8003b6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b72:	f7ff f859 	bl	8002c28 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b7a:	f7ff f855 	bl	8002c28 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e1b7      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b8c:	4b32      	ldr	r3, [pc, #200]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1ef      	bne.n	8003b7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 80a6 	beq.w	8003cf4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003bac:	4b2a      	ldr	r3, [pc, #168]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10d      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb8:	4b27      	ldr	r3, [pc, #156]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbc:	4a26      	ldr	r2, [pc, #152]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bc4:	4b24      	ldr	r3, [pc, #144]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd4:	4b21      	ldr	r3, [pc, #132]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d118      	bne.n	8003c12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003be0:	4b1e      	ldr	r3, [pc, #120]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bec:	f7ff f81c 	bl	8002c28 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf4:	f7ff f818 	bl	8002c28 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e17a      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c06:	4b15      	ldr	r3, [pc, #84]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d108      	bne.n	8003c2c <HAL_RCC_OscConfig+0x4d8>
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c20:	4a0d      	ldr	r2, [pc, #52]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c2a:	e029      	b.n	8003c80 <HAL_RCC_OscConfig+0x52c>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2b05      	cmp	r3, #5
 8003c32:	d115      	bne.n	8003c60 <HAL_RCC_OscConfig+0x50c>
 8003c34:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3a:	4a07      	ldr	r2, [pc, #28]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c3c:	f043 0304 	orr.w	r3, r3, #4
 8003c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c44:	4b04      	ldr	r3, [pc, #16]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c4a:	4a03      	ldr	r2, [pc, #12]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c4c:	f043 0301 	orr.w	r3, r3, #1
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c54:	e014      	b.n	8003c80 <HAL_RCC_OscConfig+0x52c>
 8003c56:	bf00      	nop
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40007000 	.word	0x40007000
 8003c60:	4b9c      	ldr	r3, [pc, #624]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c66:	4a9b      	ldr	r2, [pc, #620]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c68:	f023 0301 	bic.w	r3, r3, #1
 8003c6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c70:	4b98      	ldr	r3, [pc, #608]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c76:	4a97      	ldr	r2, [pc, #604]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c78:	f023 0304 	bic.w	r3, r3, #4
 8003c7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d016      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fe ffce 	bl	8002c28 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c8e:	e00a      	b.n	8003ca6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c90:	f7fe ffca 	bl	8002c28 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e12a      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0ed      	beq.n	8003c90 <HAL_RCC_OscConfig+0x53c>
 8003cb4:	e015      	b.n	8003ce2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb6:	f7fe ffb7 	bl	8002c28 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cbc:	e00a      	b.n	8003cd4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cbe:	f7fe ffb3 	bl	8002c28 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e113      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cd4:	4b7f      	ldr	r3, [pc, #508]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1ed      	bne.n	8003cbe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ce2:	7ffb      	ldrb	r3, [r7, #31]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d105      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce8:	4b7a      	ldr	r3, [pc, #488]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cec:	4a79      	ldr	r2, [pc, #484]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003cee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cf2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80fe 	beq.w	8003efa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	f040 80d0 	bne.w	8003ea8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d08:	4b72      	ldr	r3, [pc, #456]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0203 	and.w	r2, r3, #3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d130      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	3b01      	subs	r3, #1
 8003d28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d127      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d38:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d11f      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d48:	2a07      	cmp	r2, #7
 8003d4a:	bf14      	ite	ne
 8003d4c:	2201      	movne	r2, #1
 8003d4e:	2200      	moveq	r2, #0
 8003d50:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d113      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d60:	085b      	lsrs	r3, r3, #1
 8003d62:	3b01      	subs	r3, #1
 8003d64:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d109      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d74:	085b      	lsrs	r3, r3, #1
 8003d76:	3b01      	subs	r3, #1
 8003d78:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d06e      	beq.n	8003e5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2b0c      	cmp	r3, #12
 8003d82:	d069      	beq.n	8003e58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d84:	4b53      	ldr	r3, [pc, #332]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d90:	4b50      	ldr	r3, [pc, #320]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0ad      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003da0:	4b4c      	ldr	r3, [pc, #304]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a4b      	ldr	r2, [pc, #300]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003da6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003daa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003dac:	f7fe ff3c 	bl	8002c28 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db4:	f7fe ff38 	bl	8002c28 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e09a      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc6:	4b43      	ldr	r3, [pc, #268]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dd2:	4b40      	ldr	r3, [pc, #256]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	4b40      	ldr	r3, [pc, #256]	@ (8003ed8 <HAL_RCC_OscConfig+0x784>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003de2:	3a01      	subs	r2, #1
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	4311      	orrs	r1, r2
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003dec:	0212      	lsls	r2, r2, #8
 8003dee:	4311      	orrs	r1, r2
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003df4:	0852      	lsrs	r2, r2, #1
 8003df6:	3a01      	subs	r2, #1
 8003df8:	0552      	lsls	r2, r2, #21
 8003dfa:	4311      	orrs	r1, r2
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e00:	0852      	lsrs	r2, r2, #1
 8003e02:	3a01      	subs	r2, #1
 8003e04:	0652      	lsls	r2, r2, #25
 8003e06:	4311      	orrs	r1, r2
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e0c:	0912      	lsrs	r2, r2, #4
 8003e0e:	0452      	lsls	r2, r2, #17
 8003e10:	430a      	orrs	r2, r1
 8003e12:	4930      	ldr	r1, [pc, #192]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e18:	4b2e      	ldr	r3, [pc, #184]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e24:	4b2b      	ldr	r3, [pc, #172]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a2a      	ldr	r2, [pc, #168]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e30:	f7fe fefa 	bl	8002c28 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e38:	f7fe fef6 	bl	8002c28 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e058      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e4a:	4b22      	ldr	r3, [pc, #136]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d0f0      	beq.n	8003e38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e56:	e050      	b.n	8003efa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e04f      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d148      	bne.n	8003efa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e68:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e74:	4b17      	ldr	r3, [pc, #92]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a16      	ldr	r2, [pc, #88]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e80:	f7fe fed2 	bl	8002c28 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fe fece 	bl	8002c28 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e030      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x734>
 8003ea6:	e028      	b.n	8003efa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	2b0c      	cmp	r3, #12
 8003eac:	d023      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a08      	ldr	r2, [pc, #32]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003eb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eba:	f7fe feb5 	bl	8002c28 <HAL_GetTick>
 8003ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ec0:	e00c      	b.n	8003edc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec2:	f7fe feb1 	bl	8002c28 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d905      	bls.n	8003edc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e013      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003edc:	4b09      	ldr	r3, [pc, #36]	@ (8003f04 <HAL_RCC_OscConfig+0x7b0>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1ec      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ee8:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <HAL_RCC_OscConfig+0x7b0>)
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	4905      	ldr	r1, [pc, #20]	@ (8003f04 <HAL_RCC_OscConfig+0x7b0>)
 8003eee:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <HAL_RCC_OscConfig+0x7b4>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	60cb      	str	r3, [r1, #12]
 8003ef4:	e001      	b.n	8003efa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	feeefffc 	.word	0xfeeefffc

08003f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0e7      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f20:	4b75      	ldr	r3, [pc, #468]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d910      	bls.n	8003f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f2e:	4b72      	ldr	r3, [pc, #456]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f023 0207 	bic.w	r2, r3, #7
 8003f36:	4970      	ldr	r1, [pc, #448]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3e:	4b6e      	ldr	r3, [pc, #440]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d001      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e0cf      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d010      	beq.n	8003f7e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	4b66      	ldr	r3, [pc, #408]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d908      	bls.n	8003f7e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f6c:	4b63      	ldr	r3, [pc, #396]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	4960      	ldr	r1, [pc, #384]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d04c      	beq.n	8004024 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d107      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f92:	4b5a      	ldr	r3, [pc, #360]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d121      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0a6      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003faa:	4b54      	ldr	r3, [pc, #336]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d115      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e09a      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fc2:	4b4e      	ldr	r3, [pc, #312]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d109      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e08e      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e086      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fe2:	4b46      	ldr	r3, [pc, #280]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f023 0203 	bic.w	r2, r3, #3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4943      	ldr	r1, [pc, #268]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff4:	f7fe fe18 	bl	8002c28 <HAL_GetTick>
 8003ff8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ffa:	e00a      	b.n	8004012 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffc:	f7fe fe14 	bl	8002c28 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400a:	4293      	cmp	r3, r2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e06e      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	4b3a      	ldr	r3, [pc, #232]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 020c 	and.w	r2, r3, #12
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	429a      	cmp	r2, r3
 8004022:	d1eb      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d010      	beq.n	8004052 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	4b31      	ldr	r3, [pc, #196]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800403c:	429a      	cmp	r2, r3
 800403e:	d208      	bcs.n	8004052 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004040:	4b2e      	ldr	r3, [pc, #184]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	492b      	ldr	r1, [pc, #172]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 800404e:	4313      	orrs	r3, r2
 8004050:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004052:	4b29      	ldr	r3, [pc, #164]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	429a      	cmp	r2, r3
 800405e:	d210      	bcs.n	8004082 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004060:	4b25      	ldr	r3, [pc, #148]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f023 0207 	bic.w	r2, r3, #7
 8004068:	4923      	ldr	r1, [pc, #140]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	4313      	orrs	r3, r2
 800406e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004070:	4b21      	ldr	r3, [pc, #132]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d001      	beq.n	8004082 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e036      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	2b00      	cmp	r3, #0
 800408c:	d008      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800408e:	4b1b      	ldr	r3, [pc, #108]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	4918      	ldr	r1, [pc, #96]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 800409c:	4313      	orrs	r3, r2
 800409e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d009      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040ac:	4b13      	ldr	r3, [pc, #76]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	00db      	lsls	r3, r3, #3
 80040ba:	4910      	ldr	r1, [pc, #64]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040c0:	f000 f824 	bl	800410c <HAL_RCC_GetSysClockFreq>
 80040c4:	4602      	mov	r2, r0
 80040c6:	4b0d      	ldr	r3, [pc, #52]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	f003 030f 	and.w	r3, r3, #15
 80040d0:	490b      	ldr	r1, [pc, #44]	@ (8004100 <HAL_RCC_ClockConfig+0x1f4>)
 80040d2:	5ccb      	ldrb	r3, [r1, r3]
 80040d4:	f003 031f 	and.w	r3, r3, #31
 80040d8:	fa22 f303 	lsr.w	r3, r2, r3
 80040dc:	4a09      	ldr	r2, [pc, #36]	@ (8004104 <HAL_RCC_ClockConfig+0x1f8>)
 80040de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040e0:	4b09      	ldr	r3, [pc, #36]	@ (8004108 <HAL_RCC_ClockConfig+0x1fc>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fe fd4f 	bl	8002b88 <HAL_InitTick>
 80040ea:	4603      	mov	r3, r0
 80040ec:	72fb      	strb	r3, [r7, #11]

  return status;
 80040ee:	7afb      	ldrb	r3, [r7, #11]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40022000 	.word	0x40022000
 80040fc:	40021000 	.word	0x40021000
 8004100:	080053e0 	.word	0x080053e0
 8004104:	20000020 	.word	0x20000020
 8004108:	2000002c 	.word	0x2000002c

0800410c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800410c:	b480      	push	{r7}
 800410e:	b089      	sub	sp, #36	@ 0x24
 8004110:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004112:	2300      	movs	r3, #0
 8004114:	61fb      	str	r3, [r7, #28]
 8004116:	2300      	movs	r3, #0
 8004118:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800411a:	4b3e      	ldr	r3, [pc, #248]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 030c 	and.w	r3, r3, #12
 8004122:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004124:	4b3b      	ldr	r3, [pc, #236]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <HAL_RCC_GetSysClockFreq+0x34>
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	2b0c      	cmp	r3, #12
 8004138:	d121      	bne.n	800417e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d11e      	bne.n	800417e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004140:	4b34      	ldr	r3, [pc, #208]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0308 	and.w	r3, r3, #8
 8004148:	2b00      	cmp	r3, #0
 800414a:	d107      	bne.n	800415c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800414c:	4b31      	ldr	r3, [pc, #196]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800414e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004152:	0a1b      	lsrs	r3, r3, #8
 8004154:	f003 030f 	and.w	r3, r3, #15
 8004158:	61fb      	str	r3, [r7, #28]
 800415a:	e005      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800415c:	4b2d      	ldr	r3, [pc, #180]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	091b      	lsrs	r3, r3, #4
 8004162:	f003 030f 	and.w	r3, r3, #15
 8004166:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004168:	4a2b      	ldr	r2, [pc, #172]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x10c>)
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004170:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10d      	bne.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800417c:	e00a      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d102      	bne.n	800418a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004184:	4b25      	ldr	r3, [pc, #148]	@ (800421c <HAL_RCC_GetSysClockFreq+0x110>)
 8004186:	61bb      	str	r3, [r7, #24]
 8004188:	e004      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b08      	cmp	r3, #8
 800418e:	d101      	bne.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004190:	4b23      	ldr	r3, [pc, #140]	@ (8004220 <HAL_RCC_GetSysClockFreq+0x114>)
 8004192:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	2b0c      	cmp	r3, #12
 8004198:	d134      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800419a:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	f003 0303 	and.w	r3, r3, #3
 80041a2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d003      	beq.n	80041b2 <HAL_RCC_GetSysClockFreq+0xa6>
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d003      	beq.n	80041b8 <HAL_RCC_GetSysClockFreq+0xac>
 80041b0:	e005      	b.n	80041be <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041b2:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <HAL_RCC_GetSysClockFreq+0x110>)
 80041b4:	617b      	str	r3, [r7, #20]
      break;
 80041b6:	e005      	b.n	80041c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041b8:	4b19      	ldr	r3, [pc, #100]	@ (8004220 <HAL_RCC_GetSysClockFreq+0x114>)
 80041ba:	617b      	str	r3, [r7, #20]
      break;
 80041bc:	e002      	b.n	80041c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	617b      	str	r3, [r7, #20]
      break;
 80041c2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041c4:	4b13      	ldr	r3, [pc, #76]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	091b      	lsrs	r3, r3, #4
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	3301      	adds	r3, #1
 80041d0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041d2:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	0a1b      	lsrs	r3, r3, #8
 80041d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	fb03 f202 	mul.w	r2, r3, r2
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	0e5b      	lsrs	r3, r3, #25
 80041f0:	f003 0303 	and.w	r3, r3, #3
 80041f4:	3301      	adds	r3, #1
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004202:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004204:	69bb      	ldr	r3, [r7, #24]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3724      	adds	r7, #36	@ 0x24
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	40021000 	.word	0x40021000
 8004218:	080053f0 	.word	0x080053f0
 800421c:	00f42400 	.word	0x00f42400
 8004220:	007a1200 	.word	0x007a1200

08004224 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800422c:	2300      	movs	r3, #0
 800422e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004230:	4b2a      	ldr	r3, [pc, #168]	@ (80042dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d003      	beq.n	8004244 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800423c:	f7ff fa26 	bl	800368c <HAL_PWREx_GetVoltageRange>
 8004240:	6178      	str	r0, [r7, #20]
 8004242:	e014      	b.n	800426e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004244:	4b25      	ldr	r3, [pc, #148]	@ (80042dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004248:	4a24      	ldr	r2, [pc, #144]	@ (80042dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800424a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800424e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004250:	4b22      	ldr	r3, [pc, #136]	@ (80042dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004254:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800425c:	f7ff fa16 	bl	800368c <HAL_PWREx_GetVoltageRange>
 8004260:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004262:	4b1e      	ldr	r3, [pc, #120]	@ (80042dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004266:	4a1d      	ldr	r2, [pc, #116]	@ (80042dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004268:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800426c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004274:	d10b      	bne.n	800428e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b80      	cmp	r3, #128	@ 0x80
 800427a:	d919      	bls.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004280:	d902      	bls.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004282:	2302      	movs	r3, #2
 8004284:	613b      	str	r3, [r7, #16]
 8004286:	e013      	b.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004288:	2301      	movs	r3, #1
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e010      	b.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b80      	cmp	r3, #128	@ 0x80
 8004292:	d902      	bls.n	800429a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004294:	2303      	movs	r3, #3
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	e00a      	b.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b80      	cmp	r3, #128	@ 0x80
 800429e:	d102      	bne.n	80042a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80042a0:	2302      	movs	r3, #2
 80042a2:	613b      	str	r3, [r7, #16]
 80042a4:	e004      	b.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b70      	cmp	r3, #112	@ 0x70
 80042aa:	d101      	bne.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80042ac:	2301      	movs	r3, #1
 80042ae:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042b0:	4b0b      	ldr	r3, [pc, #44]	@ (80042e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f023 0207 	bic.w	r2, r3, #7
 80042b8:	4909      	ldr	r1, [pc, #36]	@ (80042e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	4313      	orrs	r3, r2
 80042be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042c0:	4b07      	ldr	r3, [pc, #28]	@ (80042e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d001      	beq.n	80042d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e000      	b.n	80042d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3718      	adds	r7, #24
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40021000 	.word	0x40021000
 80042e0:	40022000 	.word	0x40022000

080042e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042ec:	2300      	movs	r3, #0
 80042ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042f0:	2300      	movs	r3, #0
 80042f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d041      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004304:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004308:	d02a      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800430a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800430e:	d824      	bhi.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004310:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004314:	d008      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004316:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800431a:	d81e      	bhi.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004320:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004324:	d010      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004326:	e018      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004328:	4b86      	ldr	r3, [pc, #536]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4a85      	ldr	r2, [pc, #532]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800432e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004332:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004334:	e015      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	3304      	adds	r3, #4
 800433a:	2100      	movs	r1, #0
 800433c:	4618      	mov	r0, r3
 800433e:	f000 facb 	bl	80048d8 <RCCEx_PLLSAI1_Config>
 8004342:	4603      	mov	r3, r0
 8004344:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004346:	e00c      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3320      	adds	r3, #32
 800434c:	2100      	movs	r1, #0
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fbb6 	bl	8004ac0 <RCCEx_PLLSAI2_Config>
 8004354:	4603      	mov	r3, r0
 8004356:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004358:	e003      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	74fb      	strb	r3, [r7, #19]
      break;
 800435e:	e000      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004360:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004362:	7cfb      	ldrb	r3, [r7, #19]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10b      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004368:	4b76      	ldr	r3, [pc, #472]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800436a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004376:	4973      	ldr	r1, [pc, #460]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004378:	4313      	orrs	r3, r2
 800437a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800437e:	e001      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004380:	7cfb      	ldrb	r3, [r7, #19]
 8004382:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d041      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004394:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004398:	d02a      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800439a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800439e:	d824      	bhi.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80043a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043a4:	d008      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80043a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043aa:	d81e      	bhi.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00a      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80043b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043b4:	d010      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80043b6:	e018      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043b8:	4b62      	ldr	r3, [pc, #392]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	4a61      	ldr	r2, [pc, #388]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043c4:	e015      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3304      	adds	r3, #4
 80043ca:	2100      	movs	r1, #0
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 fa83 	bl	80048d8 <RCCEx_PLLSAI1_Config>
 80043d2:	4603      	mov	r3, r0
 80043d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043d6:	e00c      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3320      	adds	r3, #32
 80043dc:	2100      	movs	r1, #0
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 fb6e 	bl	8004ac0 <RCCEx_PLLSAI2_Config>
 80043e4:	4603      	mov	r3, r0
 80043e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043e8:	e003      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	74fb      	strb	r3, [r7, #19]
      break;
 80043ee:	e000      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043f2:	7cfb      	ldrb	r3, [r7, #19]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10b      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043f8:	4b52      	ldr	r3, [pc, #328]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004406:	494f      	ldr	r1, [pc, #316]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800440e:	e001      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004410:	7cfb      	ldrb	r3, [r7, #19]
 8004412:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80a0 	beq.w	8004562 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004422:	2300      	movs	r3, #0
 8004424:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004426:	4b47      	ldr	r3, [pc, #284]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004432:	2301      	movs	r3, #1
 8004434:	e000      	b.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004436:	2300      	movs	r3, #0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00d      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800443c:	4b41      	ldr	r3, [pc, #260]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800443e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004440:	4a40      	ldr	r2, [pc, #256]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004446:	6593      	str	r3, [r2, #88]	@ 0x58
 8004448:	4b3e      	ldr	r3, [pc, #248]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800444a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800444c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004454:	2301      	movs	r3, #1
 8004456:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004458:	4b3b      	ldr	r3, [pc, #236]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a3a      	ldr	r2, [pc, #232]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800445e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004462:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004464:	f7fe fbe0 	bl	8002c28 <HAL_GetTick>
 8004468:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800446a:	e009      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800446c:	f7fe fbdc 	bl	8002c28 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d902      	bls.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	74fb      	strb	r3, [r7, #19]
        break;
 800447e:	e005      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004480:	4b31      	ldr	r3, [pc, #196]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ef      	beq.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800448c:	7cfb      	ldrb	r3, [r7, #19]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d15c      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004492:	4b2c      	ldr	r3, [pc, #176]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004498:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d01f      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d019      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044b0:	4b24      	ldr	r3, [pc, #144]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044bc:	4b21      	ldr	r3, [pc, #132]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c2:	4a20      	ldr	r2, [pc, #128]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044dc:	4a19      	ldr	r2, [pc, #100]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ee:	f7fe fb9b 	bl	8002c28 <HAL_GetTick>
 80044f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f4:	e00b      	b.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044f6:	f7fe fb97 	bl	8002c28 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004504:	4293      	cmp	r3, r2
 8004506:	d902      	bls.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	74fb      	strb	r3, [r7, #19]
            break;
 800450c:	e006      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800450e:	4b0d      	ldr	r3, [pc, #52]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0ec      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800451c:	7cfb      	ldrb	r3, [r7, #19]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10c      	bne.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004522:	4b08      	ldr	r3, [pc, #32]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004528:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004532:	4904      	ldr	r1, [pc, #16]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004534:	4313      	orrs	r3, r2
 8004536:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800453a:	e009      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800453c:	7cfb      	ldrb	r3, [r7, #19]
 800453e:	74bb      	strb	r3, [r7, #18]
 8004540:	e006      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004542:	bf00      	nop
 8004544:	40021000 	.word	0x40021000
 8004548:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800454c:	7cfb      	ldrb	r3, [r7, #19]
 800454e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004550:	7c7b      	ldrb	r3, [r7, #17]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d105      	bne.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004556:	4b9e      	ldr	r3, [pc, #632]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455a:	4a9d      	ldr	r2, [pc, #628]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800455c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004560:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00a      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800456e:	4b98      	ldr	r3, [pc, #608]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004574:	f023 0203 	bic.w	r2, r3, #3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800457c:	4994      	ldr	r1, [pc, #592]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00a      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004590:	4b8f      	ldr	r3, [pc, #572]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004596:	f023 020c 	bic.w	r2, r3, #12
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459e:	498c      	ldr	r1, [pc, #560]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00a      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045b2:	4b87      	ldr	r3, [pc, #540]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c0:	4983      	ldr	r1, [pc, #524]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0308 	and.w	r3, r3, #8
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00a      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045d4:	4b7e      	ldr	r3, [pc, #504]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e2:	497b      	ldr	r1, [pc, #492]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0310 	and.w	r3, r3, #16
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00a      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045f6:	4b76      	ldr	r3, [pc, #472]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004604:	4972      	ldr	r1, [pc, #456]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004606:	4313      	orrs	r3, r2
 8004608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0320 	and.w	r3, r3, #32
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00a      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004618:	4b6d      	ldr	r3, [pc, #436]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004626:	496a      	ldr	r1, [pc, #424]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004628:	4313      	orrs	r3, r2
 800462a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00a      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800463a:	4b65      	ldr	r3, [pc, #404]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800463c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004640:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004648:	4961      	ldr	r1, [pc, #388]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00a      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800465c:	4b5c      	ldr	r3, [pc, #368]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800465e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004662:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466a:	4959      	ldr	r1, [pc, #356]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800466c:	4313      	orrs	r3, r2
 800466e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00a      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800467e:	4b54      	ldr	r3, [pc, #336]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004684:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800468c:	4950      	ldr	r1, [pc, #320]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800468e:	4313      	orrs	r3, r2
 8004690:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00a      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80046a0:	4b4b      	ldr	r3, [pc, #300]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ae:	4948      	ldr	r1, [pc, #288]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00a      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046c2:	4b43      	ldr	r3, [pc, #268]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d0:	493f      	ldr	r1, [pc, #252]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d2:	4313      	orrs	r3, r2
 80046d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d028      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046e4:	4b3a      	ldr	r3, [pc, #232]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046f2:	4937      	ldr	r1, [pc, #220]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004702:	d106      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004704:	4b32      	ldr	r3, [pc, #200]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	4a31      	ldr	r2, [pc, #196]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800470a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800470e:	60d3      	str	r3, [r2, #12]
 8004710:	e011      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004716:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800471a:	d10c      	bne.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3304      	adds	r3, #4
 8004720:	2101      	movs	r1, #1
 8004722:	4618      	mov	r0, r3
 8004724:	f000 f8d8 	bl	80048d8 <RCCEx_PLLSAI1_Config>
 8004728:	4603      	mov	r3, r0
 800472a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800472c:	7cfb      	ldrb	r3, [r7, #19]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004732:	7cfb      	ldrb	r3, [r7, #19]
 8004734:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d028      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004742:	4b23      	ldr	r3, [pc, #140]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004748:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004750:	491f      	ldr	r1, [pc, #124]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004752:	4313      	orrs	r3, r2
 8004754:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004760:	d106      	bne.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004762:	4b1b      	ldr	r3, [pc, #108]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	4a1a      	ldr	r2, [pc, #104]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004768:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800476c:	60d3      	str	r3, [r2, #12]
 800476e:	e011      	b.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004774:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004778:	d10c      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	3304      	adds	r3, #4
 800477e:	2101      	movs	r1, #1
 8004780:	4618      	mov	r0, r3
 8004782:	f000 f8a9 	bl	80048d8 <RCCEx_PLLSAI1_Config>
 8004786:	4603      	mov	r3, r0
 8004788:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800478a:	7cfb      	ldrb	r3, [r7, #19]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004790:	7cfb      	ldrb	r3, [r7, #19]
 8004792:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d02b      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047a0:	4b0b      	ldr	r3, [pc, #44]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ae:	4908      	ldr	r1, [pc, #32]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047be:	d109      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047c0:	4b03      	ldr	r3, [pc, #12]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	4a02      	ldr	r2, [pc, #8]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047ca:	60d3      	str	r3, [r2, #12]
 80047cc:	e014      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80047ce:	bf00      	nop
 80047d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047dc:	d10c      	bne.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3304      	adds	r3, #4
 80047e2:	2101      	movs	r1, #1
 80047e4:	4618      	mov	r0, r3
 80047e6:	f000 f877 	bl	80048d8 <RCCEx_PLLSAI1_Config>
 80047ea:	4603      	mov	r3, r0
 80047ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047ee:	7cfb      	ldrb	r3, [r7, #19]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80047f4:	7cfb      	ldrb	r3, [r7, #19]
 80047f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d02f      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004804:	4b2b      	ldr	r3, [pc, #172]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004812:	4928      	ldr	r1, [pc, #160]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800481e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004822:	d10d      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3304      	adds	r3, #4
 8004828:	2102      	movs	r1, #2
 800482a:	4618      	mov	r0, r3
 800482c:	f000 f854 	bl	80048d8 <RCCEx_PLLSAI1_Config>
 8004830:	4603      	mov	r3, r0
 8004832:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004834:	7cfb      	ldrb	r3, [r7, #19]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d014      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800483a:	7cfb      	ldrb	r3, [r7, #19]
 800483c:	74bb      	strb	r3, [r7, #18]
 800483e:	e011      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004844:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004848:	d10c      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	3320      	adds	r3, #32
 800484e:	2102      	movs	r1, #2
 8004850:	4618      	mov	r0, r3
 8004852:	f000 f935 	bl	8004ac0 <RCCEx_PLLSAI2_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800485a:	7cfb      	ldrb	r3, [r7, #19]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004870:	4b10      	ldr	r3, [pc, #64]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004876:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800487e:	490d      	ldr	r1, [pc, #52]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00b      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004892:	4b08      	ldr	r3, [pc, #32]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004898:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048a2:	4904      	ldr	r1, [pc, #16]	@ (80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80048aa:	7cbb      	ldrb	r3, [r7, #18]
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3718      	adds	r7, #24
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40021000 	.word	0x40021000

080048b8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80048bc:	4b05      	ldr	r3, [pc, #20]	@ (80048d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a04      	ldr	r2, [pc, #16]	@ (80048d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80048c2:	f043 0304 	orr.w	r3, r3, #4
 80048c6:	6013      	str	r3, [r2, #0]
}
 80048c8:	bf00      	nop
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40021000 	.word	0x40021000

080048d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048e2:	2300      	movs	r3, #0
 80048e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048e6:	4b75      	ldr	r3, [pc, #468]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	f003 0303 	and.w	r3, r3, #3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d018      	beq.n	8004924 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048f2:	4b72      	ldr	r3, [pc, #456]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	f003 0203 	and.w	r2, r3, #3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d10d      	bne.n	800491e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
       ||
 8004906:	2b00      	cmp	r3, #0
 8004908:	d009      	beq.n	800491e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800490a:	4b6c      	ldr	r3, [pc, #432]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	091b      	lsrs	r3, r3, #4
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
       ||
 800491a:	429a      	cmp	r2, r3
 800491c:	d047      	beq.n	80049ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	73fb      	strb	r3, [r7, #15]
 8004922:	e044      	b.n	80049ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b03      	cmp	r3, #3
 800492a:	d018      	beq.n	800495e <RCCEx_PLLSAI1_Config+0x86>
 800492c:	2b03      	cmp	r3, #3
 800492e:	d825      	bhi.n	800497c <RCCEx_PLLSAI1_Config+0xa4>
 8004930:	2b01      	cmp	r3, #1
 8004932:	d002      	beq.n	800493a <RCCEx_PLLSAI1_Config+0x62>
 8004934:	2b02      	cmp	r3, #2
 8004936:	d009      	beq.n	800494c <RCCEx_PLLSAI1_Config+0x74>
 8004938:	e020      	b.n	800497c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800493a:	4b60      	ldr	r3, [pc, #384]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d11d      	bne.n	8004982 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800494a:	e01a      	b.n	8004982 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800494c:	4b5b      	ldr	r3, [pc, #364]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004954:	2b00      	cmp	r3, #0
 8004956:	d116      	bne.n	8004986 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800495c:	e013      	b.n	8004986 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800495e:	4b57      	ldr	r3, [pc, #348]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10f      	bne.n	800498a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800496a:	4b54      	ldr	r3, [pc, #336]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d109      	bne.n	800498a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800497a:	e006      	b.n	800498a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
      break;
 8004980:	e004      	b.n	800498c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004982:	bf00      	nop
 8004984:	e002      	b.n	800498c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004986:	bf00      	nop
 8004988:	e000      	b.n	800498c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800498a:	bf00      	nop
    }

    if(status == HAL_OK)
 800498c:	7bfb      	ldrb	r3, [r7, #15]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10d      	bne.n	80049ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004992:	4b4a      	ldr	r3, [pc, #296]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6819      	ldr	r1, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	011b      	lsls	r3, r3, #4
 80049a6:	430b      	orrs	r3, r1
 80049a8:	4944      	ldr	r1, [pc, #272]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d17d      	bne.n	8004ab0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80049b4:	4b41      	ldr	r3, [pc, #260]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a40      	ldr	r2, [pc, #256]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80049ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049c0:	f7fe f932 	bl	8002c28 <HAL_GetTick>
 80049c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049c6:	e009      	b.n	80049dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049c8:	f7fe f92e 	bl	8002c28 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d902      	bls.n	80049dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	73fb      	strb	r3, [r7, #15]
        break;
 80049da:	e005      	b.n	80049e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049dc:	4b37      	ldr	r3, [pc, #220]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1ef      	bne.n	80049c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d160      	bne.n	8004ab0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d111      	bne.n	8004a18 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049f4:	4b31      	ldr	r3, [pc, #196]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80049fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	6892      	ldr	r2, [r2, #8]
 8004a04:	0211      	lsls	r1, r2, #8
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	68d2      	ldr	r2, [r2, #12]
 8004a0a:	0912      	lsrs	r2, r2, #4
 8004a0c:	0452      	lsls	r2, r2, #17
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	492a      	ldr	r1, [pc, #168]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	610b      	str	r3, [r1, #16]
 8004a16:	e027      	b.n	8004a68 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d112      	bne.n	8004a44 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a1e:	4b27      	ldr	r3, [pc, #156]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004a26:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	6892      	ldr	r2, [r2, #8]
 8004a2e:	0211      	lsls	r1, r2, #8
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6912      	ldr	r2, [r2, #16]
 8004a34:	0852      	lsrs	r2, r2, #1
 8004a36:	3a01      	subs	r2, #1
 8004a38:	0552      	lsls	r2, r2, #21
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	491f      	ldr	r1, [pc, #124]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	610b      	str	r3, [r1, #16]
 8004a42:	e011      	b.n	8004a68 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a44:	4b1d      	ldr	r3, [pc, #116]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004a4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	6892      	ldr	r2, [r2, #8]
 8004a54:	0211      	lsls	r1, r2, #8
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	6952      	ldr	r2, [r2, #20]
 8004a5a:	0852      	lsrs	r2, r2, #1
 8004a5c:	3a01      	subs	r2, #1
 8004a5e:	0652      	lsls	r2, r2, #25
 8004a60:	430a      	orrs	r2, r1
 8004a62:	4916      	ldr	r1, [pc, #88]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a68:	4b14      	ldr	r3, [pc, #80]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a13      	ldr	r2, [pc, #76]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a74:	f7fe f8d8 	bl	8002c28 <HAL_GetTick>
 8004a78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a7a:	e009      	b.n	8004a90 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a7c:	f7fe f8d4 	bl	8002c28 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d902      	bls.n	8004a90 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	73fb      	strb	r3, [r7, #15]
          break;
 8004a8e:	e005      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a90:	4b0a      	ldr	r3, [pc, #40]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d0ef      	beq.n	8004a7c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d106      	bne.n	8004ab0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004aa2:	4b06      	ldr	r3, [pc, #24]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aa4:	691a      	ldr	r2, [r3, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	4904      	ldr	r1, [pc, #16]	@ (8004abc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aac:	4313      	orrs	r3, r2
 8004aae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	40021000 	.word	0x40021000

08004ac0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004aca:	2300      	movs	r3, #0
 8004acc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ace:	4b6a      	ldr	r3, [pc, #424]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	f003 0303 	and.w	r3, r3, #3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d018      	beq.n	8004b0c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004ada:	4b67      	ldr	r3, [pc, #412]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f003 0203 	and.w	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d10d      	bne.n	8004b06 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
       ||
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d009      	beq.n	8004b06 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004af2:	4b61      	ldr	r3, [pc, #388]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	091b      	lsrs	r3, r3, #4
 8004af8:	f003 0307 	and.w	r3, r3, #7
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
       ||
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d047      	beq.n	8004b96 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	73fb      	strb	r3, [r7, #15]
 8004b0a:	e044      	b.n	8004b96 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d018      	beq.n	8004b46 <RCCEx_PLLSAI2_Config+0x86>
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	d825      	bhi.n	8004b64 <RCCEx_PLLSAI2_Config+0xa4>
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d002      	beq.n	8004b22 <RCCEx_PLLSAI2_Config+0x62>
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d009      	beq.n	8004b34 <RCCEx_PLLSAI2_Config+0x74>
 8004b20:	e020      	b.n	8004b64 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b22:	4b55      	ldr	r3, [pc, #340]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d11d      	bne.n	8004b6a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b32:	e01a      	b.n	8004b6a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b34:	4b50      	ldr	r3, [pc, #320]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d116      	bne.n	8004b6e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b44:	e013      	b.n	8004b6e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b46:	4b4c      	ldr	r3, [pc, #304]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d10f      	bne.n	8004b72 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b52:	4b49      	ldr	r3, [pc, #292]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d109      	bne.n	8004b72 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b62:	e006      	b.n	8004b72 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	73fb      	strb	r3, [r7, #15]
      break;
 8004b68:	e004      	b.n	8004b74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b6a:	bf00      	nop
 8004b6c:	e002      	b.n	8004b74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b6e:	bf00      	nop
 8004b70:	e000      	b.n	8004b74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b72:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10d      	bne.n	8004b96 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6819      	ldr	r1, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	430b      	orrs	r3, r1
 8004b90:	4939      	ldr	r1, [pc, #228]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d167      	bne.n	8004c6c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b9c:	4b36      	ldr	r3, [pc, #216]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a35      	ldr	r2, [pc, #212]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba8:	f7fe f83e 	bl	8002c28 <HAL_GetTick>
 8004bac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004bae:	e009      	b.n	8004bc4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bb0:	f7fe f83a 	bl	8002c28 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d902      	bls.n	8004bc4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	73fb      	strb	r3, [r7, #15]
        break;
 8004bc2:	e005      	b.n	8004bd0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1ef      	bne.n	8004bb0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d14a      	bne.n	8004c6c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d111      	bne.n	8004c00 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004bdc:	4b26      	ldr	r3, [pc, #152]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bde:	695b      	ldr	r3, [r3, #20]
 8004be0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6892      	ldr	r2, [r2, #8]
 8004bec:	0211      	lsls	r1, r2, #8
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	68d2      	ldr	r2, [r2, #12]
 8004bf2:	0912      	lsrs	r2, r2, #4
 8004bf4:	0452      	lsls	r2, r2, #17
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	491f      	ldr	r1, [pc, #124]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	614b      	str	r3, [r1, #20]
 8004bfe:	e011      	b.n	8004c24 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c00:	4b1d      	ldr	r3, [pc, #116]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004c08:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6892      	ldr	r2, [r2, #8]
 8004c10:	0211      	lsls	r1, r2, #8
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6912      	ldr	r2, [r2, #16]
 8004c16:	0852      	lsrs	r2, r2, #1
 8004c18:	3a01      	subs	r2, #1
 8004c1a:	0652      	lsls	r2, r2, #25
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	4916      	ldr	r1, [pc, #88]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004c24:	4b14      	ldr	r3, [pc, #80]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a13      	ldr	r2, [pc, #76]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c30:	f7fd fffa 	bl	8002c28 <HAL_GetTick>
 8004c34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c36:	e009      	b.n	8004c4c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c38:	f7fd fff6 	bl	8002c28 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d902      	bls.n	8004c4c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	73fb      	strb	r3, [r7, #15]
          break;
 8004c4a:	e005      	b.n	8004c58 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0ef      	beq.n	8004c38 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004c58:	7bfb      	ldrb	r3, [r7, #15]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d106      	bne.n	8004c6c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004c5e:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c60:	695a      	ldr	r2, [r3, #20]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	4904      	ldr	r1, [pc, #16]	@ (8004c78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	40021000 	.word	0x40021000

08004c7c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d079      	beq.n	8004d82 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d106      	bne.n	8004ca8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7fc fef0 	bl	8001a88 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f003 0310 	and.w	r3, r3, #16
 8004cba:	2b10      	cmp	r3, #16
 8004cbc:	d058      	beq.n	8004d70 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	22ca      	movs	r2, #202	@ 0xca
 8004cc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2253      	movs	r2, #83	@ 0x53
 8004ccc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 fa4e 	bl	8005170 <RTC_EnterInitMode>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d127      	bne.n	8004d2e <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6812      	ldr	r2, [r2, #0]
 8004ce8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004cec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cf0:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6899      	ldr	r1, [r3, #8]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	691b      	ldr	r3, [r3, #16]
 8004d00:	431a      	orrs	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	68d2      	ldr	r2, [r2, #12]
 8004d18:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	6919      	ldr	r1, [r3, #16]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	041a      	lsls	r2, r3, #16
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 fa52 	bl	80051d8 <RTC_ExitInitMode>
 8004d34:	4603      	mov	r3, r0
 8004d36:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d113      	bne.n	8004d66 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 0203 	bic.w	r2, r2, #3
 8004d4c:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69da      	ldr	r2, [r3, #28]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	22ff      	movs	r2, #255	@ 0xff
 8004d6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d6e:	e001      	b.n	8004d74 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004d70:	2300      	movs	r3, #0
 8004d72:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004d74:	7bfb      	ldrb	r3, [r7, #15]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d103      	bne.n	8004d82 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d8c:	b590      	push	{r4, r7, lr}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d101      	bne.n	8004da6 <HAL_RTC_SetTime+0x1a>
 8004da2:	2302      	movs	r3, #2
 8004da4:	e08b      	b.n	8004ebe <HAL_RTC_SetTime+0x132>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2202      	movs	r2, #2
 8004db2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	22ca      	movs	r2, #202	@ 0xca
 8004dbc:	625a      	str	r2, [r3, #36]	@ 0x24
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2253      	movs	r2, #83	@ 0x53
 8004dc4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f000 f9d2 	bl	8005170 <RTC_EnterInitMode>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004dd0:	7cfb      	ldrb	r3, [r7, #19]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d163      	bne.n	8004e9e <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d126      	bne.n	8004e2a <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d102      	bne.n	8004df0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2200      	movs	r2, #0
 8004dee:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fa2d 	bl	8005254 <RTC_ByteToBcd2>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	785b      	ldrb	r3, [r3, #1]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 fa26 	bl	8005254 <RTC_ByteToBcd2>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e0c:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	789b      	ldrb	r3, [r3, #2]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 fa1e 	bl	8005254 <RTC_ByteToBcd2>
 8004e18:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e1a:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	78db      	ldrb	r3, [r3, #3]
 8004e22:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e24:	4313      	orrs	r3, r2
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	e018      	b.n	8004e5c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d102      	bne.n	8004e3e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	785b      	ldrb	r3, [r3, #1]
 8004e48:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e4a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e50:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	78db      	ldrb	r3, [r3, #3]
 8004e56:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004e66:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004e6a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004e7a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6899      	ldr	r1, [r3, #8]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 f99f 	bl	80051d8 <RTC_ExitInitMode>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	22ff      	movs	r2, #255	@ 0xff
 8004ea4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004ea6:	7cfb      	ldrb	r3, [r7, #19]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d103      	bne.n	8004eb4 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004ebc:	7cfb      	ldrb	r3, [r7, #19]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	371c      	adds	r7, #28
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd90      	pop	{r4, r7, pc}

08004ec6 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b086      	sub	sp, #24
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	60f8      	str	r0, [r7, #12]
 8004ece:	60b9      	str	r1, [r7, #8]
 8004ed0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004ef4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004ef8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	0c1b      	lsrs	r3, r3, #16
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	0a1b      	lsrs	r3, r3, #8
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	0d9b      	lsrs	r3, r3, #22
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d11a      	bne.n	8004f74 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 f9a6 	bl	8005294 <RTC_Bcd2ToByte>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	785b      	ldrb	r3, [r3, #1]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f000 f99d 	bl	8005294 <RTC_Bcd2ToByte>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	789b      	ldrb	r3, [r3, #2]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 f994 	bl	8005294 <RTC_Bcd2ToByte>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f7e:	b590      	push	{r4, r7, lr}
 8004f80:	b087      	sub	sp, #28
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d101      	bne.n	8004f98 <HAL_RTC_SetDate+0x1a>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e075      	b.n	8005084 <HAL_RTC_SetDate+0x106>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10e      	bne.n	8004fcc <HAL_RTC_SetDate+0x4e>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	785b      	ldrb	r3, [r3, #1]
 8004fb2:	f003 0310 	and.w	r3, r3, #16
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	785b      	ldrb	r3, [r3, #1]
 8004fbe:	f023 0310 	bic.w	r3, r3, #16
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	330a      	adds	r3, #10
 8004fc6:	b2da      	uxtb	r2, r3
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d11c      	bne.n	800500c <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	78db      	ldrb	r3, [r3, #3]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 f93c 	bl	8005254 <RTC_ByteToBcd2>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	785b      	ldrb	r3, [r3, #1]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f000 f935 	bl	8005254 <RTC_ByteToBcd2>
 8004fea:	4603      	mov	r3, r0
 8004fec:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004fee:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	789b      	ldrb	r3, [r3, #2]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f000 f92d 	bl	8005254 <RTC_ByteToBcd2>
 8004ffa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004ffc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	e00e      	b.n	800502a <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	78db      	ldrb	r3, [r3, #3]
 8005010:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	785b      	ldrb	r3, [r3, #1]
 8005016:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005018:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800501a:	68ba      	ldr	r2, [r7, #8]
 800501c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800501e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	22ca      	movs	r2, #202	@ 0xca
 8005030:	625a      	str	r2, [r3, #36]	@ 0x24
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2253      	movs	r2, #83	@ 0x53
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 f898 	bl	8005170 <RTC_EnterInitMode>
 8005040:	4603      	mov	r3, r0
 8005042:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005044:	7cfb      	ldrb	r3, [r7, #19]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10c      	bne.n	8005064 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005054:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005058:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 f8bc 	bl	80051d8 <RTC_ExitInitMode>
 8005060:	4603      	mov	r3, r0
 8005062:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	22ff      	movs	r2, #255	@ 0xff
 800506a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800506c:	7cfb      	ldrb	r3, [r7, #19]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d103      	bne.n	800507a <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005082:	7cfb      	ldrb	r3, [r7, #19]
}
 8005084:	4618      	mov	r0, r3
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	bd90      	pop	{r4, r7, pc}

0800508c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80050a2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050a6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	0c1b      	lsrs	r3, r3, #16
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	0a1b      	lsrs	r3, r3, #8
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	f003 031f 	and.w	r3, r3, #31
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	0b5b      	lsrs	r3, r3, #13
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	f003 0307 	and.w	r3, r3, #7
 80050da:	b2da      	uxtb	r2, r3
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d11a      	bne.n	800511c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	78db      	ldrb	r3, [r3, #3]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 f8d2 	bl	8005294 <RTC_Bcd2ToByte>
 80050f0:	4603      	mov	r3, r0
 80050f2:	461a      	mov	r2, r3
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	785b      	ldrb	r3, [r3, #1]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 f8c9 	bl	8005294 <RTC_Bcd2ToByte>
 8005102:	4603      	mov	r3, r0
 8005104:	461a      	mov	r2, r3
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	789b      	ldrb	r3, [r3, #2]
 800510e:	4618      	mov	r0, r3
 8005110:	f000 f8c0 	bl	8005294 <RTC_Bcd2ToByte>
 8005114:	4603      	mov	r3, r0
 8005116:	461a      	mov	r2, r3
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a0d      	ldr	r2, [pc, #52]	@ (800516c <HAL_RTC_WaitForSynchro+0x44>)
 8005136:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005138:	f7fd fd76 	bl	8002c28 <HAL_GetTick>
 800513c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800513e:	e009      	b.n	8005154 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005140:	f7fd fd72 	bl	8002c28 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800514e:	d901      	bls.n	8005154 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e007      	b.n	8005164 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	f003 0320 	and.w	r3, r3, #32
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0ee      	beq.n	8005140 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	0003ff5f 	.word	0x0003ff5f

08005170 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005178:	2300      	movs	r3, #0
 800517a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	d120      	bne.n	80051cc <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f04f 32ff 	mov.w	r2, #4294967295
 8005192:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005194:	f7fd fd48 	bl	8002c28 <HAL_GetTick>
 8005198:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800519a:	e00d      	b.n	80051b8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800519c:	f7fd fd44 	bl	8002c28 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051aa:	d905      	bls.n	80051b8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2203      	movs	r2, #3
 80051b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d102      	bne.n	80051cc <RTC_EnterInitMode+0x5c>
 80051c6:	7bfb      	ldrb	r3, [r7, #15]
 80051c8:	2b03      	cmp	r3, #3
 80051ca:	d1e7      	bne.n	800519c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80051cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80051e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005250 <RTC_ExitInitMode+0x78>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	4a19      	ldr	r2, [pc, #100]	@ (8005250 <RTC_ExitInitMode+0x78>)
 80051ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051ee:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80051f0:	4b17      	ldr	r3, [pc, #92]	@ (8005250 <RTC_ExitInitMode+0x78>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 0320 	and.w	r3, r3, #32
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10c      	bne.n	8005216 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f7ff ff93 	bl	8005128 <HAL_RTC_WaitForSynchro>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d01e      	beq.n	8005246 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2203      	movs	r2, #3
 800520c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	73fb      	strb	r3, [r7, #15]
 8005214:	e017      	b.n	8005246 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005216:	4b0e      	ldr	r3, [pc, #56]	@ (8005250 <RTC_ExitInitMode+0x78>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	4a0d      	ldr	r2, [pc, #52]	@ (8005250 <RTC_ExitInitMode+0x78>)
 800521c:	f023 0320 	bic.w	r3, r3, #32
 8005220:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7ff ff80 	bl	8005128 <HAL_RTC_WaitForSynchro>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d005      	beq.n	800523a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2203      	movs	r2, #3
 8005232:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800523a:	4b05      	ldr	r3, [pc, #20]	@ (8005250 <RTC_ExitInitMode+0x78>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	4a04      	ldr	r2, [pc, #16]	@ (8005250 <RTC_ExitInitMode+0x78>)
 8005240:	f043 0320 	orr.w	r3, r3, #32
 8005244:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005246:	7bfb      	ldrb	r3, [r7, #15]
}
 8005248:	4618      	mov	r0, r3
 800524a:	3710      	adds	r7, #16
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	40002800 	.word	0x40002800

08005254 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	4603      	mov	r3, r0
 800525c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800525e:	2300      	movs	r3, #0
 8005260:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8005262:	79fb      	ldrb	r3, [r7, #7]
 8005264:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8005266:	e005      	b.n	8005274 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	3301      	adds	r3, #1
 800526c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800526e:	7afb      	ldrb	r3, [r7, #11]
 8005270:	3b0a      	subs	r3, #10
 8005272:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8005274:	7afb      	ldrb	r3, [r7, #11]
 8005276:	2b09      	cmp	r3, #9
 8005278:	d8f6      	bhi.n	8005268 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	b2db      	uxtb	r3, r3
 800527e:	011b      	lsls	r3, r3, #4
 8005280:	b2da      	uxtb	r2, r3
 8005282:	7afb      	ldrb	r3, [r7, #11]
 8005284:	4313      	orrs	r3, r2
 8005286:	b2db      	uxtb	r3, r3
}
 8005288:	4618      	mov	r0, r3
 800528a:	3714      	adds	r7, #20
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	4603      	mov	r3, r0
 800529c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800529e:	79fb      	ldrb	r3, [r7, #7]
 80052a0:	091b      	lsrs	r3, r3, #4
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	461a      	mov	r2, r3
 80052a6:	0092      	lsls	r2, r2, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	7bfb      	ldrb	r3, [r7, #15]
 80052b8:	4413      	add	r3, r2
 80052ba:	b2db      	uxtb	r3, r3
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3714      	adds	r7, #20
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <memset>:
 80052c8:	4402      	add	r2, r0
 80052ca:	4603      	mov	r3, r0
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d100      	bne.n	80052d2 <memset+0xa>
 80052d0:	4770      	bx	lr
 80052d2:	f803 1b01 	strb.w	r1, [r3], #1
 80052d6:	e7f9      	b.n	80052cc <memset+0x4>

080052d8 <__libc_init_array>:
 80052d8:	b570      	push	{r4, r5, r6, lr}
 80052da:	4d0d      	ldr	r5, [pc, #52]	@ (8005310 <__libc_init_array+0x38>)
 80052dc:	4c0d      	ldr	r4, [pc, #52]	@ (8005314 <__libc_init_array+0x3c>)
 80052de:	1b64      	subs	r4, r4, r5
 80052e0:	10a4      	asrs	r4, r4, #2
 80052e2:	2600      	movs	r6, #0
 80052e4:	42a6      	cmp	r6, r4
 80052e6:	d109      	bne.n	80052fc <__libc_init_array+0x24>
 80052e8:	4d0b      	ldr	r5, [pc, #44]	@ (8005318 <__libc_init_array+0x40>)
 80052ea:	4c0c      	ldr	r4, [pc, #48]	@ (800531c <__libc_init_array+0x44>)
 80052ec:	f000 f818 	bl	8005320 <_init>
 80052f0:	1b64      	subs	r4, r4, r5
 80052f2:	10a4      	asrs	r4, r4, #2
 80052f4:	2600      	movs	r6, #0
 80052f6:	42a6      	cmp	r6, r4
 80052f8:	d105      	bne.n	8005306 <__libc_init_array+0x2e>
 80052fa:	bd70      	pop	{r4, r5, r6, pc}
 80052fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005300:	4798      	blx	r3
 8005302:	3601      	adds	r6, #1
 8005304:	e7ee      	b.n	80052e4 <__libc_init_array+0xc>
 8005306:	f855 3b04 	ldr.w	r3, [r5], #4
 800530a:	4798      	blx	r3
 800530c:	3601      	adds	r6, #1
 800530e:	e7f2      	b.n	80052f6 <__libc_init_array+0x1e>
 8005310:	0800546c 	.word	0x0800546c
 8005314:	0800546c 	.word	0x0800546c
 8005318:	0800546c 	.word	0x0800546c
 800531c:	08005470 	.word	0x08005470

08005320 <_init>:
 8005320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005322:	bf00      	nop
 8005324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005326:	bc08      	pop	{r3}
 8005328:	469e      	mov	lr, r3
 800532a:	4770      	bx	lr

0800532c <_fini>:
 800532c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800532e:	bf00      	nop
 8005330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005332:	bc08      	pop	{r3}
 8005334:	469e      	mov	lr, r3
 8005336:	4770      	bx	lr
