============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:48 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                 Instance                           Module           Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------------------------------------------------
soc_top                                                                     513 680510.070    33.234   680543.303 
  chip_backlight_seconds_clk_inc_add_23_19 increment_unsigned_10_49         120   2639.073     0.000     2639.073 
  chip_cd_inc_add_23_19                    increment_unsigned_10_12         120   2639.073     0.000     2639.073 
