;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-820
	MOV -7, <-820
	SUB 130, 18
	SUB @124, 103
	MOV 1, <-1
	DJN -1, @-20
	ADD -4, <-20
	CMP @0, @82
	CMP #100, @0
	SLT 721, 6
	SUB @127, 106
	SUB @-127, 100
	SLT 721, 6
	SUB @124, 103
	DAT <0, #0
	SUB 0, 101
	CMP #0, 0
	ADD 130, 9
	SUB @121, 106
	SUB @121, 106
	CMP 0, 10
	CMP -4, <-20
	ADD 130, 9
	SUB 10, -10
	SLT 721, 6
	MOV -7, <-820
	MOV -7, <-820
	SLT 1, 0
	SUB @4, @2
	SUB #0, 0
	SPL <121, 103
	ADD 210, 60
	SUB 0, 101
	SUB 0, 10
	ADD 214, 60
	SUB #0, 0
	SUB 10, -10
	SUB #0, 0
	SUB @121, 106
	SUB @121, 106
	SUB #0, 0
	MOV -7, <-20
	DJN -1, @-20
	ADD -300, 90
	SUB #0, 0
	MOV -7, <-20
	CMP 0, 10
