Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,16944
design__instance__area,124041
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,65
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.8742105960845947
power__switching__total,2.8334319591522217
power__leakage__total,1.408988765660979E-7
power__total,4.707642555236816
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5292236798587441
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4244683336073734
timing__hold__ws__corner:nom_tt_025C_1v80,0.3123622560132179
timing__setup__ws__corner:nom_tt_025C_1v80,7.291101262445739
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312362
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.113946
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,88
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,65
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6768057417183744
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5044742544269312
timing__hold__ws__corner:nom_ss_100C_1v60,0.8498089139587124
timing__setup__ws__corner:nom_ss_100C_1v60,-2.298307387235477
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-52.670825636249404
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.298307387235477
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.849809
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,24
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.298307
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,24
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,65
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4443950055949691
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.36906653777717136
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10930812120393921
timing__setup__ws__corner:nom_ff_n40C_1v95,9.121054392158984
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109308
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.822540
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,142
design__max_fanout_violation__count,65
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4335397996646904
clock__skew__worst_setup,0.36037193693622177
timing__hold__ws,0.10779843989235721
timing__setup__ws,-2.7755079020681124
timing__hold__tns,0.0
timing__setup__tns,-63.921485025477956
timing__hold__wns,0
timing__setup__wns,-2.7755079020681124
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107798
timing__hold_r2r_vio__count,0
timing__setup_vio__count,72
timing__setup_r2r__ws,-2.775508
timing__setup_r2r_vio__count,72
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,16944
design__instance__area__stdcell,124041
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.549338
design__instance__utilization__stdcell,0.549338
design__instance__count__class:buffer,6
design__instance__count__class:inverter,218
design__instance__count__class:sequential_cell,1345
design__instance__count__class:multi_input_combinational_cell,9551
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14177
design__instance__count__class:tap_cell,3278
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,332584
design__violations,0
design__instance__count__class:timing_repair_buffer,1991
design__instance__count__class:clock_buffer,79
design__instance__count__class:clock_inverter,416
design__instance__count__setup_buffer,4
design__instance__count__hold_buffer,1098
antenna__violating__nets,9
antenna__violating__pins,10
route__antenna_violation__count,9
antenna_diodes_count,60
design__instance__count__class:antenna_cell,60
route__net,13583
route__net__special,2
route__drc_errors__iter:1,7563
route__wirelength__iter:1,381398
route__drc_errors__iter:2,4092
route__wirelength__iter:2,378396
route__drc_errors__iter:3,3544
route__wirelength__iter:3,377681
route__drc_errors__iter:4,583
route__wirelength__iter:4,377048
route__drc_errors__iter:5,8
route__wirelength__iter:5,376921
route__drc_errors__iter:6,0
route__wirelength__iter:6,376919
route__drc_errors,0
route__wirelength,376919
route__vias,96751
route__vias__singlecut,96751
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,669.81
timing__unannotated_net__count__corner:nom_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,65
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.511797063659857
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4105808864664809
timing__hold__ws__corner:min_tt_025C_1v80,0.30779124564695415
timing__setup__ws__corner:min_tt_025C_1v80,7.378288411303004
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307791
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.230392
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,57
design__max_fanout_violation__count__corner:min_ss_100C_1v60,65
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6463927354108642
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.479414077561737
timing__hold__ws__corner:min_ss_100C_1v60,0.8441725335478877
timing__setup__ws__corner:min_ss_100C_1v60,-1.787682941167393
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-40.33104631084536
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.787682941167393
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.844173
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,24
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.787683
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,24
timing__unannotated_net__count__corner:min_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,65
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4335397996646904
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.36037193693622177
timing__hold__ws__corner:min_ff_n40C_1v95,0.10779843989235721
timing__setup__ws__corner:min_ff_n40C_1v95,9.177901365341212
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107798
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.896898
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,65
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5461710127643455
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4356248540750571
timing__hold__ws__corner:max_tt_025C_1v80,0.3170843677374065
timing__setup__ws__corner:max_tt_025C_1v80,7.20738511495083
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317084
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.019056
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,142
design__max_fanout_violation__count__corner:max_ss_100C_1v60,65
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7047358451833916
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5225620084556808
timing__hold__ws__corner:max_ss_100C_1v60,0.856908346312766
timing__setup__ws__corner:max_ss_100C_1v60,-2.7755079020681124
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-63.921485025477956
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.7755079020681124
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.856908
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,24
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.775508
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,24
timing__unannotated_net__count__corner:max_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,65
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.455488909482293
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3765251828010017
timing__hold__ws__corner:max_ff_n40C_1v95,0.11095846777671949
timing__setup__ws__corner:max_ff_n40C_1v95,9.066578855424423
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110958
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.763144
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.28373
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.7935
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.516268
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.508817
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00657005
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.508817
design_powergrid__voltage__worst,0.508817
design_powergrid__voltage__worst__net:VPWR,1.28373
design_powergrid__drop__worst,0.516268
design_powergrid__drop__worst__net:VPWR,0.516268
design_powergrid__voltage__worst__net:VGND,0.508817
design_powergrid__drop__worst__net:VGND,0.508817
ir__voltage__worst,1.2800000000000000266453525910037569701671600341796875
ir__drop__avg,0.006499999999999999701627562131989179761148989200592041015625
ir__drop__worst,0.5160000000000000142108547152020037174224853515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
