# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  "v/tb_STA.sv",
  # BSG utilities
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_test/bsg_nonsynth_clock_gen.v",
  "${bsg_root}/bsg_test/bsg_nonsynth_reset_gen.v",
  "${bsg_root}/bsg_fsb/bsg_fsb_node_trace_replay.v",
  # "${bsg_root}/bsg_misc/bsg_buf.v",
  "v/STA.sv",
  "v/PE.sv",
  "v/DP.sv",
  "v/accumulator.sv",
  "v/five_number_adder_signed_8bit.sv",
  "v/adder.sv",
  "${bsg_root}/bsg_misc/bsg_buf.v",
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]
