Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 11 16:28:24 2023
| Host         : DESKTOP-VC12L0H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xczu3eg
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              60 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             302 |           63 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+------------------------------------------------------------------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal |                                    Enable Signal                                   |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+------------------------------------------------------------------------------------+-------------------+------------------+----------------+--------------+
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/can_tx1_out                     | rstn              |                1 |              1 |         1.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/FSM_sequential_stat[1]_i_1_n_0  | rstn              |                1 |              2 |         2.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/tx_acked_reg_0[0]                               | rstn              |                1 |              2 |         2.00 |
|  clk_BUFG     |                                                                                    |                   |                1 |              3 |         3.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/cnt_high[2]_i_1_n_0             | rstn              |                1 |              3 |         3.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/E[0]                            | rstn              |                4 |              4 |         1.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/FSM_sequential_stat_reg[2]_1[0] | rstn              |                2 |              4 |         2.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/E[0]                                            | rstn              |                1 |              4 |         4.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/FSM_sequential_stat_reg[1]_0[0] | rstn              |                2 |              8 |         4.00 |
|  clk_BUFG     | can0_controller/p_0_in12_out                                                       | rstn              |                4 |             11 |         2.75 |
|  clk_BUFG     | can0_controller/rdack0                                                             | rstn              |                6 |             11 |         1.83 |
|  sys_clk_BUFG |                                                                                    | rst_n_IBUF_inst/O |                2 |             12 |         6.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/bit_req                         | rstn              |                3 |             13 |         4.33 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/req_reg_0[0]                    | rstn              |                5 |             15 |         3.00 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/adjust_c_PBS1[16]_i_1_n_0       | rstn              |                5 |             17 |         3.40 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/cnt[16]_i_1_n_0                 | rstn              |                3 |             17 |         5.67 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/FSM_sequential_stat_reg[2]_0[0] | rstn              |                8 |             29 |         3.62 |
|  clk_BUFG     | can0_controller/rdack                                                              | rstn              |                8 |             32 |         4.00 |
|  clk_BUFG     | sel                                                                                | rstn              |                4 |             32 |         8.00 |
|  clk_BUFG     | can0_controller/buff_ready                                                         | rstn              |                6 |             32 |         5.33 |
|  clk_BUFG     |                                                                                    | rstn              |               17 |             48 |         2.82 |
|  clk_BUFG     | can0_controller/can_level_packet_i/can_level_bit_i/FSM_sequential_stat_reg[2][0]   | rstn              |               16 |             65 |         4.06 |
+---------------+------------------------------------------------------------------------------------+-------------------+------------------+----------------+--------------+


