<?xml version='1.0' encoding='us-ascii'?>
<qsys_generation_info>
<qsys_file path="D:/pjt/openTSN_3.0_cxh/Hardware/project_demo/TSNTester3.0_FPGA_4port/ipcore/fifo_w31d4_commonclock_sclr_showahead.qsys" />
<gen_dir path="D:/pjt/openTSN_3.0_cxh/Hardware/project_demo/TSNTester3.0_FPGA_4port/ipcore/fifo_w31d4_commonclock_sclr_showahead/" />
<user_regen_policy value="Never Regenerate Existing IP" />
<actual_regen_policy value="Never Regenerate Existing IP" />
<gen_action value="IP Generation Skipped" />
<gen_status value="IP Generation Succeeded" />
</qsys_generation_info>