#ifndef __X_DEFINE_IRQ
#define __X_DEFINE_IRQ

X_DEFINE_IRQ(CA7_CNTPSIRQ_BIT0_ID, 64, L, LEVEL)
    X_DEFINE_IRQ(CA7_CNTPSIRQ_BIT1_ID, 65, L, LEVEL)
    X_DEFINE_IRQ(CA7_CNTPSIRQ_BIT2_ID, 66, L, LEVEL)
    X_DEFINE_IRQ(CA7_CNTPSIRQ_BIT3_ID, 67, L, LEVEL)
    X_DEFINE_IRQ(CA15_NPMUIRQ_BIT0_ID, 68, L, LEVEL)
    X_DEFINE_IRQ(CA15_NPMUIRQ_BIT1_ID, 69, L, LEVEL)
    X_DEFINE_IRQ(CA15_NPMUIRQ_BIT2_ID, 70, L, LEVEL)
    X_DEFINE_IRQ(CA15_NPMUIRQ_BIT3_ID, 71, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTVIRQ_BIT0_ID, 72, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTVIRQ_BIT1_ID, 73, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTVIRQ_BIT2_ID, 74, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTVIRQ_BIT3_ID, 75, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTHPIRQ_BIT0_ID, 76, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTHPIRQ_BIT1_ID, 77, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTHPIRQ_BIT2_ID, 78, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTHPIRQ_BIT3_ID, 79, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTPNSIRQ_BIT0_ID, 80, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTPNSIRQ_BIT1_ID, 81, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTPNSIRQ_BIT2_ID, 82, L, LEVEL)
    X_DEFINE_IRQ(CA15_NCNTPNSIRQ_BIT3_ID, 83, L, LEVEL)
    X_DEFINE_IRQ(CA15_CNTPSIRQ_BIT0_ID, 84, L, LEVEL)
    X_DEFINE_IRQ(CA15_CNTPSIRQ_BIT1_ID, 85, L, LEVEL)
    X_DEFINE_IRQ(CA15_CNTPSIRQ_BIT2_ID, 86, L, LEVEL)
    X_DEFINE_IRQ(CA15_CNTPSIRQ_BIT3_ID, 87, L, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT0_ID, 88, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT1_ID, 89, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT2_ID, 90, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT3_ID, 91, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT4_ID, 92, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT5_ID, 93, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT6_ID, 94, H, LEVEL)
    X_DEFINE_IRQ(MCU_XGPT_IRQ_BIT7_ID, 95, H, LEVEL)
    X_DEFINE_IRQ(USB_MCU_IRQ_BIT0_ID, 96, L, LEVEL)
    X_DEFINE_IRQ(USB_MCU_IRQ_BIT1_ID, 97, L, LEVEL)
    X_DEFINE_IRQ(TS_IRQ_BIT_ID, 98, L, EDGE)
    X_DEFINE_IRQ(TS_BATCH_IRQ_BIT_ID, 99, L, EDGE)
    X_DEFINE_IRQ(LOWBATTERY_IRQ_BIT_ID, 100, L, EDGE)
    X_DEFINE_IRQ(PWM_IRQ_BIT_ID, 101, L, LEVEL)
    X_DEFINE_IRQ(THERM_CTRL_IRQ_BIT_ID, 102, L, LEVEL)
    X_DEFINE_IRQ(MSDC0_IRQ_BIT_ID, 103, L, LEVEL)
    X_DEFINE_IRQ(MSDC1_IRQ_BIT_ID, 104, L, LEVEL)
    X_DEFINE_IRQ(MSDC2_IRQ_BIT_ID, 105, L, LEVEL)
    X_DEFINE_IRQ(MSDC3_IRQ_BIT_ID, 106, L, LEVEL)
    X_DEFINE_IRQ(I2C0_IRQ_BIT_ID, 108, L, LEVEL)
    X_DEFINE_IRQ(I2C1_IRQ_BIT_ID, 109, L, LEVEL)
    X_DEFINE_IRQ(I2C2_IRQ_BIT_ID, 110, L, LEVEL)
    X_DEFINE_IRQ(I2C3_IRQ_BIT_ID, 111, L, LEVEL)
    X_DEFINE_IRQ(I2C4_IRQ_BIT_ID, 112, L, LEVEL)
    X_DEFINE_IRQ(BTIF_IRQ_BIT_ID, 114, L, LEVEL)
    X_DEFINE_IRQ(UART0_IRQ_BIT_ID, 115, L, LEVEL)
    X_DEFINE_IRQ(UART1_IRQ_BIT_ID, 116, L, LEVEL)
    X_DEFINE_IRQ(UART2_IRQ_BIT_ID, 117, L, LEVEL)
    X_DEFINE_IRQ(UART3_IRQ_BIT_ID, 118, L, LEVEL)
    X_DEFINE_IRQ(NFIECC_IRQ_BIT_ID, 119, L, LEVEL)
    X_DEFINE_IRQ(NFI_IRQ_BIT_ID, 120, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_IRDA0_IRQ_BIT_ID, 121, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_I2C0_IRQ_BIT_ID, 122, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_I2C1_IRQ_BIT_ID, 123, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_I2C2_IRQ_BIT_ID, 124, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_I2C3_IRQ_BIT_ID, 125, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_I2C4_IRQ_BIT_ID, 126, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART0_TX_IRQ_BIT_ID, 127, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART0_RX_IRQ_BIT_ID, 128, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART1_TX_IRQ_BIT_ID, 129, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART1_RX_IRQ_BIT_ID, 130, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART2_TX_IRQ_BIT_ID, 131, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART2_RX_IRQ_BIT_ID, 132, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART3_TX_IRQ_BIT_ID, 133, L, LEVEL)
    X_DEFINE_IRQ(AP_DMA_UART3_RX_IRQ_BIT_ID, 134, L, LEVEL)
    X_DEFINE_IRQ(IRDA_IRQ_BIT_ID, 140, L, LEVEL)
    X_DEFINE_IRQ(SPI0_IRQ_BIT_ID, 142, L, LEVEL)
    X_DEFINE_IRQ(MSDC0_WAKEUP_PS_IRQ_BIT_ID, 143, H, EDGE)
    X_DEFINE_IRQ(MSDC1_WAKEUP_PS_IRQ_BIT_ID, 144, H, EDGE)
    X_DEFINE_IRQ(MSDC2_WAKEUP_PS_IRQ_BIT_ID, 145, H, EDGE)
    X_DEFINE_IRQ(SSUSB_DEV_INT_ID, 146, L, LEVEL)
    X_DEFINE_IRQ(SSUSB_XHCI_INT_B_ID, 147, L, LEVEL)
    X_DEFINE_IRQ(MSDC3_WAKEUP_PS_IRQ_BIT_ID, 148, H, EDGE)
    X_DEFINE_IRQ(PTP_FSM_IRQ_BIT_ID, 149, L, LEVEL)
    X_DEFINE_IRQ(WDT_IRQ_BIT_ID, 152, L, EDGE)
    X_DEFINE_IRQ(DCC_APARM_IRQ_BIT_ID, 156, L, LEVEL)
    X_DEFINE_IRQ(BUS_DBG_TRACKER_IRQ_BIT_ID, 157, L, LEVEL)
    X_DEFINE_IRQ(APARM_DOMAIN_IRQ_BIT_ID, 158, L, LEVEL)
    X_DEFINE_IRQ(APARM_DECERR_IRQ_BIT_ID, 159, L, LEVEL)
    X_DEFINE_IRQ(DOMAIN_ABORT_IRQ_BIT0_ID, 160, L, LEVEL)
    X_DEFINE_IRQ(APMIXEDSYS_TX_IRQ_ID, 161, H, EDGE)
    X_DEFINE_IRQ(MIPI_CSI_TX_IRQ_ID, 162, H, EDGE)
    X_DEFINE_IRQ(MIPI_DSI_TX_IRQ_ID, 163, H, EDGE)
    X_DEFINE_IRQ(CCIF0_AP_IRQ_BIT_ID, 164, L, LEVEL)
    X_DEFINE_IRQ(TRNG_IRQ_BIT_ID, 165, L, LEVEL)
    X_DEFINE_IRQ(AFE_MCU_IRQ_BIT_ID, 166, L, LEVEL)
    X_DEFINE_IRQ(CQ_DMA_IRQ_BIT_ID, 167, L, LEVEL)
    X_DEFINE_IRQ(CQ_DMA_SEC_IRQ_BIT_ID, 168, L, LEVEL)
    X_DEFINE_IRQ(PERISYS_IOMMU_IRQ_B_ID, 169, L, LEVEL)
    X_DEFINE_IRQ(PERISYS_IOMMU_SEC_IRQ_B_ID, 170, L, LEVEL)
    X_DEFINE_IRQ(MM_IOMMU_IRQ_B_ID, 171, L, LEVEL)
    X_DEFINE_IRQ(MM_IOMMU_SEC_IRQ_B_ID, 172, L, LEVEL)
    X_DEFINE_IRQ(REFRESH_RATE_IRQ_BIT_ID, 173, L, EDGE)
    X_DEFINE_IRQ(GCPU_IRQ_BIT_ID, 174, L, LEVEL)
    X_DEFINE_IRQ(GCPU_DMX_IRQ_BIT_ID, 175, L, LEVEL)
    X_DEFINE_IRQ(APXGPT_IRQ_BIT_ID, 176, L, LEVEL)
    X_DEFINE_IRQ(EINT_IRQ_BIT0_ID, 177, H, LEVEL)
    X_DEFINE_IRQ(EINT_IRQ_BIT1_ID, 178, L, LEVEL)
    X_DEFINE_IRQ(EINT_EVENT_IRQ_BIT0_ID, 179, H, LEVEL)
    X_DEFINE_IRQ(EINT_EVENT_IRQ_BIT1_ID, 180, H, LEVEL)
    X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT0_ID, 181, H, LEVEL)
    X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT1_ID, 182, H, LEVEL)
    X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT2_ID, 183, H, LEVEL)
    X_DEFINE_IRQ(EINT_DIRECT_IRQ_BIT3_ID, 184, H, LEVEL)
    X_DEFINE_IRQ(PMIC_WRAP_ERR_IRQ_BIT_ID, 185, H, LEVEL)
    X_DEFINE_IRQ(KP_IRQ_BIT_ID, 186, L, EDGE)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT0_ID, 187, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT1_ID, 188, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT2_ID, 189, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT3_ID, 190, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT4_ID, 191, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT5_ID, 192, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT6_ID, 193, L, LEVEL)
    X_DEFINE_IRQ(SLEEP_IRQ_BIT7_ID, 194, L, LEVEL)
    X_DEFINE_IRQ(SEJ_APXGPT_IRQ_BIT_ID, 195, L, LEVEL)
    X_DEFINE_IRQ(SEJ_WDT_IRQ_BIT_ID, 196, L, LEVEL)
    X_DEFINE_IRQ(MM_MUTEX_IRQ_BIT_ID, 201, L, LEVEL)
    X_DEFINE_IRQ(MDP_RDMA0_IRQ_BIT_ID, 202, L, LEVEL)
    X_DEFINE_IRQ(MDP_RDMA1_IRQ_BIT_ID, 203, L, LEVEL)
    X_DEFINE_IRQ(MDP_RSZ0_IRQ_BIT_ID, 204, L, LEVEL)
    X_DEFINE_IRQ(MDP_RSZ1_IRQ_BIT_ID, 205, L, LEVEL)
    X_DEFINE_IRQ(MDP_RSZ2_IRQ_BIT_ID, 206, L, LEVEL)
    X_DEFINE_IRQ(MDP_TDSHP0_IRQ_BIT_ID, 207, L, LEVEL)
    X_DEFINE_IRQ(MDP_TDSHP1_IRQ_BIT_ID, 208, L, LEVEL)
    X_DEFINE_IRQ(MDP_WDMA_IRQ_BIT_ID, 209, L, LEVEL)
    X_DEFINE_IRQ(MDP_WROT0_IRQ_BIT_ID, 210, L, LEVEL)
    X_DEFINE_IRQ(MDP_WROT1_IRQ_BIT_ID, 211, L, LEVEL)
    X_DEFINE_IRQ(DISP_OVL0_IRQ_BIT_ID, 212, L, LEVEL)
    X_DEFINE_IRQ(DISP_OVL1_IRQ_BIT_ID, 213, L, LEVEL)
    X_DEFINE_IRQ(DISP_RDMA0_IRQ_BIT_ID, 214, L, LEVEL)
    X_DEFINE_IRQ(DISP_RDMA1_IRQ_BIT_ID, 215, L, LEVEL)
    X_DEFINE_IRQ(DISP_RDMA2_IRQ_BIT_ID, 216, L, LEVEL)
    X_DEFINE_IRQ(DISP_WDMA0_IRQ_BIT_ID, 217, L, LEVEL)
    X_DEFINE_IRQ(DISP_WDMA1_IRQ_BIT_ID, 218, L, LEVEL)
    X_DEFINE_IRQ(DISP_COLOR0_IRQ_BIT_ID, 219, L, LEVEL)
    X_DEFINE_IRQ(DISP_COLOR1_IRQ_BIT_ID, 220, L, LEVEL)
    X_DEFINE_IRQ(DISP_AAL_IRQ_BIT_ID, 221, L, LEVEL)
    X_DEFINE_IRQ(DISP_GAMMA_IRQ_BIT_ID, 222, L, LEVEL)
    X_DEFINE_IRQ(DISP_UFOE_IRQ_BIT_ID, 223, L, LEVEL)
    X_DEFINE_IRQ(DSI0_IRQ_BIT_ID, 224, L, LEVEL)
    X_DEFINE_IRQ(DSI1_IRQ_BIT_ID, 225, L, LEVEL)
    X_DEFINE_IRQ(DPI0_IRQ_BIT_ID, 226, L, LEVEL)
    X_DEFINE_IRQ(MJC_APB_ERR_IRQ_BIT_ID, 227, L, LEVEL)
    X_DEFINE_IRQ(DISP_OD_IRQ_BIT_ID, 228, L, LEVEL)
    X_DEFINE_IRQ(SMI_LARB0_IRQ_BIT_ID, 229, L, LEVEL)
    X_DEFINE_IRQ(VENC_IRQ_BIT_ID, 230, L, LEVEL)
    X_DEFINE_IRQ(SMI_LARB3_IRQ_BIT_ID, 231, L, LEVEL)
    X_DEFINE_IRQ(JPGENC_IRQ_BIT_ID, 232, L, LEVEL)
    X_DEFINE_IRQ(JPGDLC_IRQ_BIT_ID, 233, L, LEVEL)
    X_DEFINE_IRQ(REMDC_IRQ_BIT_ID, 234, L, LEVEL)
    X_DEFINE_IRQ(JPGDEC_IRQ_BIT_ID, 235, L, LEVEL)
    X_DEFINE_IRQ(VDEC_IRQ_BIT_ID, 236, L, LEVEL)
    X_DEFINE_IRQ(SMI_LARB1_IRQ_BIT_ID, 237, L, LEVEL)
    X_DEFINE_IRQ(SMI_LARB4_IRQ_BIT_ID, 238, L, LEVEL)
    X_DEFINE_IRQ(MJC_TOP_IRQ_BIT_ID, 239, L, LEVEL)
    X_DEFINE_IRQ(MJC_IP_IRQ_BIT_ID, 240, L, LEVEL)
    X_DEFINE_IRQ(SMI_LARB2_IRQ_BIT_ID, 241, L, LEVEL)
    X_DEFINE_IRQ(SENINF_IRQ_BIT_ID, 242, L, LEVEL)
    X_DEFINE_IRQ(CAM0_IRQ_BIT_ID, 243, L, LEVEL)
    X_DEFINE_IRQ(CAM1_IRQ_BIT_ID, 244, L, LEVEL)
    X_DEFINE_IRQ(CAM2_IRQ_BIT_ID, 245, L, LEVEL)
    X_DEFINE_IRQ(CAM_SV0_IRQ_BIT_ID, 246, L, LEVEL)
    X_DEFINE_IRQ(CAM_SV1_IRQ_BIT_ID, 247, L, LEVEL)
    X_DEFINE_IRQ(FD_IRQ_BIT_ID, 248, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT0_ID, 249, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT1_ID, 250, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT2_ID, 251, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT3_ID, 252, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT4_ID, 253, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT5_ID, 254, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT6_ID, 255, L, LEVEL)
    X_DEFINE_IRQ(MFG_IRQ_BIT7_ID, 256, L, LEVEL)
    X_DEFINE_IRQ(MD_WDT_IRQ_BIT_ID, 257, L, EDGE)
    X_DEFINE_IRQ(CLDMA_AP_IRQ_BIT_ID, 258, H, LEVEL)
    X_DEFINE_IRQ(AP2MD_BUS_TIMEOUT_IRQ_BIT_ID, 259, L, EDGE)
    X_DEFINE_IRQ(SYS_CIRQ_IRQ_BIT_ID, 264, L, LEVEL)

#endif
