<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Min Delay Analysis
</title>
<text>SmartTime Version 12.600.0.14</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</text>
<text>Date: Thu Aug 29 22:23:02 2019
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>creative</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell>8.333</cell>
 <cell>120.005</cell>
 <cell>N/A</cell>
 <cell>5.089</cell>
</row>
<row>
 <cell>osc_in</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain FCCC_C0_0/FCCC_C0_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[15]:CLK</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[23]:D</cell>
 <cell>0.314</cell>
 <cell>0.295</cell>
 <cell>2.879</cell>
 <cell>2.584</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.load_active_reg:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_code_ret_25:D</cell>
 <cell>0.316</cell>
 <cell>0.297</cell>
 <cell>2.866</cell>
 <cell>2.569</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[10]:CLK</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[18]:D</cell>
 <cell>0.317</cell>
 <cell>0.298</cell>
 <cell>2.882</cell>
 <cell>2.584</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[3]:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[3]:D</cell>
 <cell>0.316</cell>
 <cell>0.299</cell>
 <cell>2.867</cell>
 <cell>2.568</cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[18]:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[18]:D</cell>
 <cell>0.316</cell>
 <cell>0.300</cell>
 <cell>2.854</cell>
 <cell>2.554</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[15]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[23]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.879</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.584</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.295</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.461</cell>
 <cell>1.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>1.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>1.753</cell>
 <cell>29</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>2.007</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.219</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[15]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>2.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[15]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>2.627</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[23]:D</cell>
 <cell>net</cell>
 <cell>Rattlesnake_0/data_in_sr[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>2.879</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.879</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.461</cell>
 <cell>1.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>1.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>1.753</cell>
 <cell>29</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>2.007</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.219</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[23]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.365</cell>
 <cell>2.584</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[23]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.584</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.584</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Rattlesnake_0/TXD_Z:CLK</cell>
 <cell>TXD</cell>
 <cell>2.543</cell>
 <cell></cell>
 <cell>5.089</cell>
 <cell></cell>
 <cell>5.089</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK</cell>
 <cell>LED_RED</cell>
 <cell>3.965</cell>
 <cell></cell>
 <cell>6.511</cell>
 <cell></cell>
 <cell>6.511</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK</cell>
 <cell>LED_GREEN</cell>
 <cell>4.721</cell>
 <cell></cell>
 <cell>7.267</cell>
 <cell></cell>
 <cell>7.267</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Rattlesnake_0/TXD_Z:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TXD</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.089</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.461</cell>
 <cell>1.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>1.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>1.753</cell>
 <cell>29</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB26:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.001</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB26:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.213</cell>
 <cell>54</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/TXD_Z:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB26_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>2.546</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/TXD_Z:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.604</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TXD_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>TXD_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.959</cell>
 <cell>3.563</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TXD_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>3.687</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TXD_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TXD_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TXD_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.340</cell>
 <cell>5.089</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TXD</cell>
 <cell>net</cell>
 <cell>TXD</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.089</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.089</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.461</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TXD</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:A_ARST_N[0]</cell>
 <cell>1.766</cell>
 <cell>1.687</cell>
 <cell>4.306</cell>
 <cell>2.619</cell>
 <cell>-0.018</cell>
 <cell>-0.097</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:A_ARST_N[1]</cell>
 <cell>1.768</cell>
 <cell>1.694</cell>
 <cell>4.308</cell>
 <cell>2.614</cell>
 <cell>-0.018</cell>
 <cell>-0.092</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:B_ARST_N[0]</cell>
 <cell>1.765</cell>
 <cell>1.694</cell>
 <cell>4.305</cell>
 <cell>2.611</cell>
 <cell>-0.019</cell>
 <cell>-0.090</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:B_ARST_N[1]</cell>
 <cell>1.769</cell>
 <cell>1.694</cell>
 <cell>4.309</cell>
 <cell>2.615</cell>
 <cell>-0.021</cell>
 <cell>-0.096</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_2_0/U0/INST_MACC_IP:P_ARST_N[1]</cell>
 <cell>1.887</cell>
 <cell>1.792</cell>
 <cell>4.427</cell>
 <cell>2.635</cell>
 <cell>0.000</cell>
 <cell>-0.095</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:A_ARST_N[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.619</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.687</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.461</cell>
 <cell>1.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>1.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>1.753</cell>
 <cell>29</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB20:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.002</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB20:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.214</cell>
 <cell>91</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB20_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.326</cell>
 <cell>2.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>2.612</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Rattlesnake_0/un1_reset_n:A</cell>
 <cell>net</cell>
 <cell>Rattlesnake_0/cpu_reset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.913</cell>
 <cell>3.525</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Rattlesnake_0/un1_reset_n:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>3.592</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/FF_1:EN</cell>
 <cell>net</cell>
 <cell>Rattlesnake_0/reset_n_i_1_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.633</cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/FF_1:IPENn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLKEN</cell>
 <cell>+</cell>
 <cell>0.037</cell>
 <cell>4.262</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:A_ARST_N[0]</cell>
 <cell>net</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/A_ARST_N_net[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>4.306</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.461</cell>
 <cell>1.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>1.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>1.753</cell>
 <cell>22</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB31:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>2.011</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB31:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.223</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/FF_1:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB31_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>2.554</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/FF_1:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLKEN</cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>2.593</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:A_CLK[0]</cell>
 <cell>net</cell>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/A_CLK_net[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>2.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.WideMult_1_1/U0/INST_MACC_IP:A_ARST_N[0]</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:MACC_IP</cell>
 <cell>+</cell>
 <cell>-0.018</cell>
 <cell>2.619</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.619</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain osc_in</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
