# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MyProject.gen/sources_1/ip/clk_wiz_0" \
"../../../../MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../MyProject.gen/sources_1/ip/clk_wiz_0" \
"../../../../MyProject.srcs/sources_1/new/delay.sv" \
"../../../../MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_pkg.sv" \
"../../../../MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/draw_bg.sv" \
"../../../../MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv" \
"../../../../MyProject.srcs/sources_1/imports/rtl/draw_rect.sv" \
"../../../../MyProject.srcs/sources_1/new/draw_rect_ctr.sv" \
"../../../../../../../Downloads/image_rom.sv" \
"../../../../MyProject.srcs/sim_1/imports/sim/common/tiff_writer.sv" \
"../../../../MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv" \
"../../../../MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv" \
"../../../../MyProject.srcs/sources_1/imports/rtl/vga_if.sv" \
"../../../../MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv" \
"../../../../MyProject.srcs/sim_1/imports/sim/top_fpga/top_fpga_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
