============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 27 2019  03:04:18 am
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Pin                             Type         Fanout  Load Slew Delay Arrival   
                                                                      (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock clock_name)                          launch                                          0 R 
U_crtl_estado_atual_reg[1]/CP                                                 0             0 R 
U_crtl_estado_atual_reg[1]/Q                HS65_LS_DFPRQX18       5  35.3   89  +193     193 F 
g282711/A                                                                          +0     193   
g282711/Z                                   HS65_LS_NAND2X57       2  49.4   44   +57     250 R 
g282805/A                                                                          +0     250   
g282805/Z                                   HS65_LS_IVX142         5  98.7   25   +35     285 F 
fopt282804/A                                                                       +0     286   
fopt282804/Z                                HS65_LS_IVX142         4 115.4   31   +30     316 R 
fopt282713/A                                                                       +0     316   
fopt282713/Z                                HS65_LS_IVX142         7  87.3   20   +28     344 F 
fopt282712/A                                                                       +0     344   
fopt282712/Z                                HS65_LS_BFX142         8  87.0   22   +52     395 F 
g282822/B                                                                          +0     395   
g282822/Z                                   HS65_LS_NAND2AX7       1   7.3   38   +32     427 R 
g282821/B                                                                          +0     427   
g282821/Z                                   HS65_LS_NAND2X14       1  16.5   48   +50     477 F 
g282820/A                                                                          +0     478   
g282820/Z                                   HS65_LS_BFX142        29 172.3   34   +74     552 F 
U_inter/linha[51][1] 
  g120679/A                                                                        +0     552   
  g120679/Z                                 HS65_LS_IVX71         10  70.5   37   +38     590 R 
  g120678/B                                                                        +0     590   
  g120678/Z                                 HS65_LS_NAND2X29       2  20.2   34   +39     630 F 
  g120676/B                                                                        +0     630   
  g120676/Z                                 HS65_LS_AOI21X35       3  30.4   53   +51     681 R 
  g120675/B                                                                        +0     681   
  g120675/Z                                 HS65_LS_OAI12X37       2  22.8   36   +44     725 F 
  g120674/B                                                                        +0     725   
  g120674/Z                                 HS65_LS_AOI21X35       3  19.5   43   +45     770 R 
  g120673/B                                                                        +0     770   
  g120673/Z                                 HS65_LS_OAI12X18       3  14.8   52   +43     813 F 
  g122104/A                                                                        +0     813   
  g122104/Z                                 HS65_LS_IVX9           1   9.7   47   +51     864 R 
  g120672/B                                                                        +0     865   
  g120672/Z                                 HS65_LS_OAI12X18       3  14.8   54   +45     909 F 
  g122103/A                                                                        +0     909   
  g122103/Z                                 HS65_LS_IVX9           1   9.7   48   +52     962 R 
  g120671/B                                                                        +0     962   
  g120671/Z                                 HS65_LS_OAI12X18       3  14.8   53   +45    1007 F 
  g122778/A                                                                        +0    1007   
  g122778/Z                                 HS65_LS_IVX9           1   7.3   40   +45    1052 R 
  g122777/B                                                                        +0    1052   
  g122777/Z                                 HS65_LS_OAI12X12       3  14.8   62   +50    1102 F 
  g122776/A                                                                        +0    1102   
  g122776/Z                                 HS65_LS_IVX9           1   9.7   50   +56    1158 R 
  g122775/B                                                                        +0    1158   
  g122775/Z                                 HS65_LS_OAI12X18       3  14.9   52   +46    1204 F 
  g122774/B                                                                        +0    1204   
  g122774/Z                                 HS65_LS_OAI12X6        1   5.0   58   +57    1260 R 
  PUs[13].U_F8_csa_tree_U_S14_add_18_10_groupi/in_0[10] 
    g509/A                                                                         +0    1260   
    g509/Z                                  HS65_LS_IVX9           1   5.4   28   +41    1301 F 
    g508/CI                                                                        +0    1301   
    g508/S0                                 HS65_LS_FA1X4          1  15.5  118  +246    1548 R 
    g504/A0                                                                        +0    1548   
    g504/CO                                 HS65_LS_FA1X27         1  12.7   30  +120    1667 R 
    g503/CI                                                                        +0    1667   
    g503/S0                                 HS65_LS_FA1X27         1   3.8   23  +151    1818 R 
  PUs[13].U_F8_csa_tree_U_S14_add_18_10_groupi/out_0[11] 
  PUs[13].U_F8_U_p10_output_reg[11]/D  <<<  HS65_LS_DFPQX9                         +0    1818   
  PUs[13].U_F8_U_p10_output_reg[11]/CP      setup                             0   +80    1899 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)                          capture                                      2001 R 
                                            adjustments                          -100    1901   
------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       2ps 
Start-point  : U_crtl_estado_atual_reg[1]/CP
End-point    : U_inter/PUs[13].U_F8_U_p10_output_reg[11]/D
