  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Programming_Files/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fcLayer' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling apatb_fcLayer.cpp
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling tb_port_widening.cpp_pre.cpp.tb.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_fcLayer_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
Printing toy example for FC Layer
Input Pixels of FC Layer
    2    2    1    1    2    1    0    0
Weights of FC Layer
    1    2    2    2    1    0    1    2
    1    2    0    0    0    0    2    0
    1    1    0    2    2    2    2    0
    2    0    0    1    2    1    1    0
    2    0    2    0    0    2    0    1
    2    1    2    2    1    0    0    1
Bias of FC Layer
    0    0    0    0    0    0
Output Pixels of FC Layer
   12    6   12   10    8   12

*********************************************************************************  Verification Complete. ************************************************************************************
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Programming_Files\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>set PATH= 

C:\Programming_Files\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_fcLayer_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj fcLayer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./fcLayer_subsystem  -s fcLayer  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fcLayer_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj fcLayer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./fcLayer_subsystem -s fcLayer 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fcLayer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcLayer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcLayer_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer_fcLayer_Pipeline_fclayer_loop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcLayer_fcLayer_Pipeline_fclayer_loop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcLayer_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fcLayer_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer_mac_muladd_8s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcLayer_mac_muladd_8s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module fcLayer_mac_muladd_8s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/fcLayer_subsystem/fcLayer_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.fcLayer_subsystem_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fcLayer_mac_muladd_8s_8s_18s_18_...
Compiling module xil_defaultlib.fcLayer_mac_muladd_8s_8s_18s_18_...
Compiling module xil_defaultlib.fcLayer_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.fcLayer_fcLayer_Pipeline_fclayer...
Compiling module xil_defaultlib.fcLayer_control_s_axi
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_store(CONSERV...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_burst_sequent...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.fcLayer_gmem_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.fcLayer
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fcLayer_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fcLayer

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Aug 31 16:19:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fcLayer/xsim_script.tcl
# xsim {fcLayer} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=fcLayer_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {fcLayer.tcl}
Time resolution is 1 ps
source fcLayer.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------------------
Name                            Type                                   Size  Value            
----------------------------------------------------------------------------------------------
uvm_test_top                    fcLayer_test_lib                       -     @374             
  top_env                       fcLayer_env                            -     @385             
    axi_lite_control            uvm_env                                -     @464             
      item_rtr_port             uvm_analysis_port                      -     @483             
      item_wtr_port             uvm_analysis_port                      -     @473             
      master                    uvm_agent                              -     @896             
        ardrv                   uvm_driver #(REQ,RSP)                  -     @1571            
          item_read_imp         uvm_analysis_port                      -     @1600            
          rsp_port              uvm_analysis_port                      -     @1590            
          seq_item_port         uvm_seq_item_pull_port                 -     @1580            
          m_num_sent            integral                               32    'h0              
        arsqr                   axi_sequencer                          -     @1610            
          rsp_export            uvm_analysis_export                    -     @1619            
          seq_item_export       uvm_seq_item_pull_imp                  -     @1737            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        awdrv                   uvm_driver #(REQ,RSP)                  -     @1043            
          item_read_imp         uvm_analysis_port                      -     @1072            
          rsp_port              uvm_analysis_port                      -     @1062            
          seq_item_port         uvm_seq_item_pull_port                 -     @1052            
          m_num_sent            integral                               32    'h0              
        awsqr                   axi_sequencer                          -     @1082            
          rsp_export            uvm_analysis_export                    -     @1091            
          seq_item_export       uvm_seq_item_pull_imp                  -     @1209            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        bdrv                    uvm_driver #(REQ,RSP)                  -     @1395            
          item_read_imp         uvm_analysis_port                      -     @1424            
          rsp_port              uvm_analysis_port                      -     @1414            
          seq_item_port         uvm_seq_item_pull_port                 -     @1404            
          m_num_sent            integral                               32    'h0              
        bsqr                    axi_sequencer                          -     @1434            
          rsp_export            uvm_analysis_export                    -     @1443            
          seq_item_export       uvm_seq_item_pull_imp                  -     @1561            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        rdrv                    uvm_driver #(REQ,RSP)                  -     @1747            
          item_read_imp         uvm_analysis_port                      -     @1776            
          rsp_port              uvm_analysis_port                      -     @1766            
          seq_item_port         uvm_seq_item_pull_port                 -     @1756            
          m_num_sent            integral                               32    'h0              
        rsqr                    axi_sequencer                          -     @1786            
          rsp_export            uvm_analysis_export                    -     @1795            
          seq_item_export       uvm_seq_item_pull_imp                  -     @1913            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        wdrv                    uvm_driver #(REQ,RSP)                  -     @1219            
          item_read_imp         uvm_analysis_port                      -     @1248            
          rsp_port              uvm_analysis_port                      -     @1238            
          seq_item_port         uvm_seq_item_pull_port                 -     @1228            
          m_num_sent            integral                               32    'h0              
        wsqr                    axi_sequencer                          -     @1258            
          rsp_export            uvm_analysis_export                    -     @1267            
          seq_item_export       uvm_seq_item_pull_imp                  -     @1385            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
      monitor                   uvm_monitor                            -     @718             
        item_ar2r_port          uvm_analysis_port                      -     @787             
        item_ar_port            uvm_analysis_port                      -     @757             
        item_aw2b_port          uvm_analysis_port                      -     @777             
        item_aw_port            uvm_analysis_port                      -     @727             
        item_b_port             uvm_analysis_port                      -     @747             
        item_r_port             uvm_analysis_port                      -     @767             
        item_w_port             uvm_analysis_port                      -     @737             
        checks_enable           integral                               1     'h1              
        coverage_enable         integral                               1     'h1              
      state                     axi_state                              -     @797             
        ar2r_imp                uvm_analysis_imp_ar2r                  -     @866             
        ar_imp                  uvm_analysis_imp_ar                    -     @836             
        aw2b_imp                uvm_analysis_imp_aw2b                  -     @856             
        aw_imp                  uvm_analysis_imp_aw                    -     @806             
        b_imp                   uvm_analysis_imp_b                     -     @826             
        item_rtr_port           uvm_analysis_port                      -     @886             
        item_wtr_port           uvm_analysis_port                      -     @876             
        r_imp                   uvm_analysis_imp_r                     -     @846             
        w_imp                   uvm_analysis_imp_w                     -     @816             
        avg_rate                integral                               32    'h0              
        exp_rate                integral                               32    'h0              
        win_size                integral                               32    'h0              
        bqnum_for_slaseq        integral                               32    'h0              
        rq_from_model_num       integral                               32    'h0              
      vsqr                      axi_virtual_sequencer                  -     @905             
        rsp_export              uvm_analysis_export                    -     @914             
        seq_item_export         uvm_seq_item_pull_imp                  -     @1032            
        arbitration_queue       array                                  0     -                
        lock_queue              array                                  0     -                
        num_last_reqs           integral                               32    'd1              
        num_last_rsps           integral                               32    'd1              
      cfg                       axi_cfg                                -     @405             
        has_checker             integral                               1     'h1              
        has_coverage            integral                               1     'h1              
        id_num                  integral                               32    'h1              
        reset_level             reset_level_enum                       32    RESET_LEVEL_LOW  
        drv_type                drv_type_enum                          32    MASTER           
        write_latency_mode      latency_mode_enum                      32    CHANNEL_FIRST    
        read_latency_mode       latency_mode_enum                      32    CHANNEL_FIRST    
        clatency                axi_latency                            -     @462             
          wr_latency            integral                               32    'h0              
          rd_latency            integral                               32    'h0              
    axi_master_gmem             uvm_env                                -     @433             
      item_rtr_port             uvm_analysis_port                      -     @452             
      item_wtr_port             uvm_analysis_port                      -     @442             
      monitor                   uvm_monitor                            -     @1996            
        item_ar2r_port          uvm_analysis_port                      -     @2065            
        item_ar_port            uvm_analysis_port                      -     @2035            
        item_aw2b_port          uvm_analysis_port                      -     @2055            
        item_aw_port            uvm_analysis_port                      -     @2005            
        item_b_port             uvm_analysis_port                      -     @2025            
        item_r_port             uvm_analysis_port                      -     @2045            
        item_w_port             uvm_analysis_port                      -     @2015            
        checks_enable           integral                               1     'h1              
        coverage_enable         integral                               1     'h1              
      slave                     uvm_agent                              -     @2174            
        ardrv                   uvm_driver #(REQ,RSP)                  -     @2851            
          item_read_imp         uvm_analysis_port                      -     @2880            
          rsp_port              uvm_analysis_port                      -     @2870            
          seq_item_port         uvm_seq_item_pull_port                 -     @2860            
          m_num_sent            integral                               32    'h0              
        arsqr                   axi_sequencer                          -     @2890            
          rsp_export            uvm_analysis_export                    -     @2899            
          seq_item_export       uvm_seq_item_pull_imp                  -     @3017            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        awdrv                   uvm_driver #(REQ,RSP)                  -     @2323            
          item_read_imp         uvm_analysis_port                      -     @2352            
          rsp_port              uvm_analysis_port                      -     @2342            
          seq_item_port         uvm_seq_item_pull_port                 -     @2332            
          m_num_sent            integral                               32    'h0              
        awsqr                   axi_sequencer                          -     @2362            
          rsp_export            uvm_analysis_export                    -     @2371            
          seq_item_export       uvm_seq_item_pull_imp                  -     @2489            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        bdrv                    uvm_driver #(REQ,RSP)                  -     @2675            
          item_read_imp         uvm_analysis_port                      -     @2704            
          rsp_port              uvm_analysis_port                      -     @2694            
          seq_item_port         uvm_seq_item_pull_port                 -     @2684            
          m_num_sent            integral                               32    'h0              
        bsqr                    axi_sequencer                          -     @2714            
          rsp_export            uvm_analysis_export                    -     @2723            
          seq_item_export       uvm_seq_item_pull_imp                  -     @2841            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        rdrv                    uvm_driver #(REQ,RSP)                  -     @3027            
          item_read_imp         uvm_analysis_port                      -     @3056            
          rsp_port              uvm_analysis_port                      -     @3046            
          seq_item_port         uvm_seq_item_pull_port                 -     @3036            
          m_num_sent            integral                               32    'h0              
        rsqr                    axi_sequencer                          -     @3066            
          rsp_export            uvm_analysis_export                    -     @3075            
          seq_item_export       uvm_seq_item_pull_imp                  -     @3193            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
        wdrv                    uvm_driver #(REQ,RSP)                  -     @2499            
          item_read_imp         uvm_analysis_port                      -     @2528            
          rsp_port              uvm_analysis_port                      -     @2518            
          seq_item_port         uvm_seq_item_pull_port                 -     @2508            
          m_num_sent            integral                               32    'h0              
        wsqr                    axi_sequencer                          -     @2538            
          rsp_export            uvm_analysis_export                    -     @2547            
          seq_item_export       uvm_seq_item_pull_imp                  -     @2665            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
      state                     axi_state                              -     @2075            
        ar2r_imp                uvm_analysis_imp_ar2r                  -     @2144            
        ar_imp                  uvm_analysis_imp_ar                    -     @2114            
        aw2b_imp                uvm_analysis_imp_aw2b                  -     @2134            
        aw_imp                  uvm_analysis_imp_aw                    -     @2084            
        b_imp                   uvm_analysis_imp_b                     -     @2104            
        item_rtr_port           uvm_analysis_port                      -     @2164            
        item_wtr_port           uvm_analysis_port                      -     @2154            
        r_imp                   uvm_analysis_imp_r                     -     @2124            
        w_imp                   uvm_analysis_imp_w                     -     @2094            
        avg_rate                integral                               32    'h0              
        exp_rate                integral                               32    'h0              
        win_size                integral                               32    'h0              
        bqnum_for_slaseq        integral                               32    'h0              
        rq_from_model_num       integral                               32    'h0              
      vsqr                      axi_virtual_sequencer                  -     @2183            
        rsp_export              uvm_analysis_export                    -     @2192            
        seq_item_export         uvm_seq_item_pull_imp                  -     @2310            
        arbitration_queue       array                                  0     -                
        lock_queue              array                                  0     -                
        num_last_reqs           integral                               32    'd1              
        num_last_rsps           integral                               32    'd1              
      cfg                       axi_cfg                                -     @404             
        has_checker             integral                               1     'h1              
        has_coverage            integral                               1     'h1              
        id_num                  integral                               32    'h1              
        reset_level             reset_level_enum                       32    RESET_LEVEL_LOW  
        drv_type                drv_type_enum                          32    SLAVE            
        write_latency_mode      latency_mode_enum                      32    TRANSACTION_FIRST
        read_latency_mode       latency_mode_enum                      32    TRANSACTION_FIRST
        clatency                axi_latency                            -     @429             
          wr_latency            integral                               32    'h0              
          rd_latency            integral                               32    'h0              
    env_master_svr_inLength     uvm_env                                -     @406             
      m_agt                     uvm_agent                              -     @3269            
        drv                     uvm_driver #(REQ,RSP)                  -     @3417            
          rsp_port              uvm_analysis_port                      -     @3436            
          seq_item_port         uvm_seq_item_pull_port                 -     @3426            
        mon                     uvm_monitor                            -     @3446            
          item_collect_port     uvm_analysis_port                      -     @3457            
        sqr                     uvm_sequencer                          -     @3280            
          rsp_export            uvm_analysis_export                    -     @3289            
          seq_item_export       uvm_seq_item_pull_imp                  -     @3407            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
    env_master_svr_outLength    uvm_env                                -     @419             
      m_agt                     uvm_agent                              -     @3475            
        drv                     uvm_driver #(REQ,RSP)                  -     @3623            
          rsp_port              uvm_analysis_port                      -     @3642            
          seq_item_port         uvm_seq_item_pull_port                 -     @3632            
        mon                     uvm_monitor                            -     @3652            
          item_collect_port     uvm_analysis_port                      -     @3663            
        sqr                     uvm_sequencer                          -     @3486            
          rsp_export            uvm_analysis_export                    -     @3495            
          seq_item_export       uvm_seq_item_pull_imp                  -     @3613            
          arbitration_queue     array                                  0     -                
          lock_queue            array                                  0     -                
          num_last_reqs         integral                               32    'd1              
          num_last_rsps         integral                               32    'd1              
    fcLayer_virtual_sqr         fcLayer_virtual_sequencer              -     @575             
      rsp_export                uvm_analysis_export                    -     @584             
      seq_item_export           uvm_seq_item_pull_imp                  -     @702             
      arbitration_queue         array                                  0     -                
      lock_queue                array                                  0     -                
      num_last_reqs             integral                               32    'd1              
      num_last_rsps             integral                               32    'd1              
    refm                        fcLayer_reference_model                -     @493             
      trans_num_idx             integral                               32    'h0              
    subsys_mon                  fcLayer_subsystem_monitor              -     @506             
      control_rtr_imp           uvm_analysis_imp_axi_rtr_control       -     @565             
      control_wtr_imp           uvm_analysis_imp_axi_wtr_control       -     @555             
      gmem_rtr_imp              uvm_analysis_imp_axi_rtr_gmem          -     @545             
      gmem_wtr_imp              uvm_analysis_imp_axi_wtr_gmem          -     @535             
      scbd                      fcLayer_scoreboard                     -     @3691            
        refm                    fcLayer_reference_model                -     @493             
          trans_num_idx         integral                               32    'h0              
      svr_master_inLength_imp   uvm_analysis_imp_svr_master_inLength   -     @515             
      svr_master_outLength_imp  uvm_analysis_imp_svr_master_outLength  -     @525             
    env_master_svr_inLength     uvm_env                                -     @406             
    env_master_svr_outLength    uvm_env                                -     @419             
    refm                        fcLayer_reference_model                -     @493             
    fcLayer_virtual_sqr         fcLayer_virtual_sequencer              -     @575             
    fcLayer_cfg                 fcLayer_config                         -     @399             
      port_inLength_cfg         svr_config                             -     @400             
        svr_type                svr_inst_type                          32    SVR_MASTER       
        prt_type                svr_protocol_type                      32    AP_NONE          
        is_active               svr_active_passive_enum                1     SVR_ACTIVE       
        reset_level             svr_reset_level_enum                   1     RESET_LEVEL_LOW  
        spec_cfg                svr_spec_cfg_enum                      32    NORMAL           
        clatency                svr_latency                            -     @401             
          transfer_latency      integral                               32    'h0              
      port_outLength_cfg        svr_config                             -     @402             
        svr_type                svr_inst_type                          32    SVR_MASTER       
        prt_type                svr_protocol_type                      32    AP_NONE          
        is_active               svr_active_passive_enum                1     SVR_ACTIVE       
        reset_level             svr_reset_level_enum                   1     RESET_LEVEL_LOW  
        spec_cfg                svr_spec_cfg_enum                      32    NORMAL           
        clatency                svr_latency                            -     @403             
          transfer_latency      integral                               32    'h0              
      gmem_cfg                  axi_cfg                                -     @404             
        has_checker             integral                               1     'h1              
        has_coverage            integral                               1     'h1              
        id_num                  integral                               32    'h1              
        reset_level             reset_level_enum                       32    RESET_LEVEL_LOW  
        drv_type                drv_type_enum                          32    SLAVE            
        write_latency_mode      latency_mode_enum                      32    TRANSACTION_FIRST
        read_latency_mode       latency_mode_enum                      32    TRANSACTION_FIRST
        clatency                axi_latency                            -     @429             
          wr_latency            integral                               32    'h0              
          rd_latency            integral                               32    'h0              
      control_cfg               axi_cfg                                -     @405             
        has_checker             integral                               1     'h1              
        has_coverage            integral                               1     'h1              
        id_num                  integral                               32    'h1              
        reset_level             reset_level_enum                       32    RESET_LEVEL_LOW  
        drv_type                drv_type_enum                          32    MASTER           
        write_latency_mode      latency_mode_enum                      32    CHANNEL_FIRST    
        read_latency_mode       latency_mode_enum                      32    CHANNEL_FIRST    
        clatency                axi_latency                            -     @462             
          wr_latency            integral                               32    'h0              
          rd_latency            integral                               32    'h0              
      check_ena                 integral                               32    'h0              
      cover_ena                 integral                               32    'h0              
----------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3085 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Sun Aug 31 16:19:05 2025...
INFO: [COSIM 212-316] Starting C post checking ...
*********************************************************************************  Starting Verification. ************************************************************************************
Printing toy example for FC Layer
Input Pixels of FC Layer
    2    2    1    1    2    1    0    0
Weights of FC Layer
    1    2    2    2    1    0    1    2
    1    2    0    0    0    0    2    0
    1    1    0    2    2    2    2    0
    2    0    0    1    2    1    1    0
    2    0    2    0    0    2    0    1
    2    1    2    2    1    0    0    1
Bias of FC Layer
    0    0    0    0    0    0
Output Pixels of FC Layer
   12    6   12   10    8   12

*********************************************************************************  Verification Complete. ************************************************************************************
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 4 seconds. Total elapsed time: 189.245 seconds; peak allocated memory: 221.223 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 3m 15s
