R. Wong, “Comparison of Combinational and Sequential Error Rates
for a Deep Submicron Process,” Nuclear Science, IEEE Transactions
on, vol. 58, no. 6, pp. 2719–2725, 2011.
[20] R. Baumann, “Radiation-induced soft errors in advanced semiconductor
technologies,” Device and Materials Reliability, IEEE Transactions on,
vol. 5, no. 3, pp. 305–316, Sept 2005.
[21] J. Noh, V. Correas, S. Lee, J. Jeon, I. Nofal, J. Cerba, H. Belhaddad,
D. Alexandrescu, Y. Lee, and S. Kwon, “Study of neutron soft error
rate (ser) sensitivity: Investigation of upset mechanisms by comparative
simulation of ﬁnfet and planar mosfet srams,” Nuclear Science, IEEE
Transactions on, vol. 62, no. 4, pp. 1642–1649, Aug 2015.
[22] V. Sridharan and D. R. Kaeli, “Using hardware vulnerability factors
to enhance avf analysis,” in Proceedings of
the 37th Annual
International Symposium on Computer Architecture, ser. ISCA ’10.
New York, NY, USA: ACM, 2010, pp. 461–472. [Online]. Available:
http://doi.acm.org/10.1145/1815961.1816023
[23] H. Cho, S. Mirkhani, C.-Y. Cher, J. A. Abraham, and S. Mitra,
“Quantitative evaluation of soft error injection techniques for robust
system design,” in Proceedings of the 50th Annual Design Automation
Conference on - DAC '13. ACM Press, 2013. [Online]. Available:
https://doi.org/10.1145/2463209.2488859
[24] A. Chatzidimitriou, M. Kaliorakis, D. Gizopoulos, M.
Iacaruso,
M. Pipponzi, R. Mariani,
“RT level vs.
microarchitecture-level reliability assessment: Case study on ARM(r)
cortex(r)-a9 CPU,” in 2017 47th Annual
IEEE/IFIP International
Conference on Dependable Systems and Networks Workshops (DSN-W).
IEEE,
[Online]. Available: https://doi.org/10.1109/dsn-
w.2017.16
and S. D. Carlo,
Jun 2017.
[25] G.-H. Asadi et al., “Balancing performance and reliability in the memory
hierarchy,” in Proceedings of the IEEE International Symposium on
Performance Analysis of Systems and Software, 2005, ser. ISPASS ’05.
Washington, DC, USA: IEEE Computer Society, 2005.
[26] J. Suh, M. Annavaram, and M. Dubois, “MACAU: A markov
reliability evaluations of caches under single-bit and
in IEEE International Symposium on High-
IEEE, Feb 2012. [Online]. Available:
model
multi-bit upsets,”
Performance Comp Architecture.
https://doi.org/10.1109/hpca.2012.6168940
[27] X. Fu, T. Li, and J. A. B. Fortes, “Sim-soda: A uniﬁed framework for
for
architectural level software reliability analysis.”
[28] N. J. Wang, A. Mahesri, and S. J. Patel, “Examining ACE analysis
reliability estimates using fault-injection,” ACM SIGARCH Computer
Architecture News, vol. 35, no. 2, p. 460, Jun 2007. [Online]. Available:
https://doi.org/10.1145/1273440.1250719
[29] N. George, C. R. Elks, B. W. Johnson, and J. Lach, “Transient fault
models and AVF estimation revisited,” in 2010 IEEE/IFIP International
Conference on Dependable Systems & Networks (DSN).
IEEE, Jun
2010. [Online]. Available: https://doi.org/10.1109/dsn.2010.5544276
[30] A. Biswas, P. Racunas, J. Emer, and S. Mukherjee, “Computing
accurate AVFs using ACE analysis on performance models: A rebuttal,”
IEEE Computer Architecture Letters, vol. 7, no. 1, pp. 21–24, Jan
2008. [Online]. Available: https://doi.org/10.1109/l-ca.2007.19
[31] A. Lesea, S. Drimer, J. J. Fabula, C. Carmichael, and P. Alfke, “The
rosetta experiment: atmospheric soft error rate testing in differing tech-
nology fpgas,” IEEE Transactions on Device and Materials Reliability,
vol. 5, no. 3, pp. 317–328, Sept 2005.
[32] V. Sridharan, J. Stearley, N. DeBardeleben, S. Blanchard, and S. Guru-
murthi, “Feng shui of supercomputer memory: positional effects in dram
and sram faults,” in Proceedings of SC13: International Conference
for High Performance Computing, Networking, Storage and Analysis.
ACM, 2013, p. 22.
[33] J. F. Ziegler and H. Puchner, SER–history, Trends and Challenges: A
Guide for Designing with Memory ICs. Cypress, 2010.
[34] N. Seifert, X. Zhu, and L. W. Massengill, “Impact of scaling on soft-
error rates in commercial microprocessors,” Nuclear Science, IEEE
Transactions on, vol. 49, no. 6, pp. 3100–3106, 2002.
[35] H. T. Nguyen, Y. Yagil, N. Seifert, and M. Reitsma, “Chip-level soft
error estimation method,” IEEE Transactions on Device and Materials
Reliability, vol. 5, no. 3, pp. 365–381, Sept 2005.
[36] T. Santini, L. Carro, F. R. Wagner, and P. Rech, “Reliability analysis
of operating systems and software stack for embedded systems,” IEEE
Transactions on Nuclear Science, vol. 63, no. 4, pp. 2225–2232, Aug
2016.
[37] A. B. de Oliveira, G. S. Rodrigues, and F. L. Kastensmidt, “Analyzing
lockstep dual-core arm cortex-a9 soft error mitigation in freertos
applications,” in Proceedings of
the 30th Symposium on Integrated
Circuits and Systems Design: Chip on the Sands, ser. SBCCI ’17.
New York, NY, USA: ACM, 2017, pp. 84–89. [Online]. Available:
http://doi.acm.org/10.1145/3109984.3110008
[38] A. Mart´ınez- ´Alvarez, F. Restrepo-Calle, S. Cuenca-Asensi, L. M.
Reyneri, A. Lindoso, and L. Entrena, “A hardware-software approach
for on-line soft error mitigation in interrupt-driven applications,” IEEE
Trans. Dependable Sec. Comput., vol. 13, no. 4, pp. 502–508, 2016.
[Online]. Available: https://doi.org/10.1109/TDSC.2014.2382593
[39] V. Fratin, D. Oliveira, C. Lunardi, F. dos Santos, G. Rodrigues, and
P. Rech, “Code-dependent and architecture-dependent reliability behav-
iors,” 06 2018, pp. 13–26.
[40] G. S. Rodrigues and F. L. Kastensmidt, “Soft error analysis at
sequential and parallel applications in ARM cortex-a9 dual-core,” in
2016 17th Latin-American Test Symposium (LATS).
IEEE, Apr 2016.
[Online]. Available: https://doi.org/10.1109/latw.2016.7483359
[41] F. Rosa, F. Kastensmidt, R. Reis, and L. Ost, “A fast and scalable fault
injection framework to evaluate multi/many-core soft error reliability,”
in 2015 IEEE International Symposium on Defect and Fault Tolerance
in VLSI and Nanotechnology Systems (DFTS).
IEEE, Oct 2015.
[Online]. Available: https://doi.org/10.1109/dft.2015.7315164
37
Authorized licensed use limited to: Tsinghua University. Downloaded on March 19,2021 at 11:16:22 UTC from IEEE Xplore.  Restrictions apply. 
[42] A. Chatzidimitriou, M. Kaliorakis, S. Tselonis, and D. Gizopoulos,
“Performance-aware reliability assessment of heterogeneous chips,” in
2017 IEEE 35th VLSI Test Symposium (VTS).
IEEE, Apr 2017.
[Online]. Available: https://doi.org/10.1109/vts.2017.7928940
[43] X. Iturbe, B. Venu, and E. Ozer, “Soft error vulnerability assessment
of the real-time safety-related ARM cortex-r5 CPU,” in 2016 IEEE
International Symposium on Defect and Fault Tolerance in VLSI and
Nanotechnology Systems (DFT).
IEEE, Sep 2016. [Online]. Available:
https://doi.org/10.1109/dft.2016.7684076
[44] J. Blome, S. Mahlke, D. Bradley, and K. Flautner, “A microarchitectural
analysis of soft error propagation in a production-level embedded
microprocessor,” in In Proceedings of the First Workshop on Architecture
Reliability, 2005.
[45] M. Maniatakos, N. Karimi, C. Tirumurti, A. Jas, and Y. Makris,
impact analysis of low-level faults in a modern
on Computers,
controller,”
[Online]. Available:
“Instruction-level
microprocessor
vol. 60, no. 9, pp. 1260–1273, Sep 2011.
https://doi.org/10.1109/tc.2010.60
IEEE Transactions
[46] D. Ferraretto and G. Pravadelli, “Simulation-based fault injection with
QEMU for speeding-up dependability analysis of embedded software,”
Journal of Electronic Testing, vol. 32, no. 1, pp. 43–57, Jan 2016.
[Online]. Available: https://doi.org/10.1007/s10836-015-5555-z
[47] F. de Aguiar Geissler, F. L. Kastensmidt, and J. E. P. Souza, “Soft
error injection methodology based on QEMU software platform,” in
2014 15th Latin American Test Workshop - LATW.
IEEE, Mar 2014.
[Online]. Available: https://doi.org/10.1109/latw.2014.6841910
[48] A. Holler, G. Macher, T. Rauter, J. Iber, and C. Kreiner, “A virtual
fault injection framework for reliability-aware software development,”
in 2015 IEEE International Conference on Dependable Systems
and Networks Workshops.
[Online]. Available:
https://doi.org/10.1109/dsn-w.2015.16
IEEE, Jun 2015.
[49] L. Wanner, S. Elmalaki, L. Lai, P. Gupta, and M. Srivastava,
“VarEMU: An emulation testbed for variability-aware software,” in
2013 International Conference on Hardware/Software Codesign and
System Synthesis (CODESISSS).
IEEE, Sep 2013. [Online]. Available:
https://doi.org/10.1109/codes-isss.2013.6659014
[50] M. Becker, D. Baldin, C. Kuznik, M. M.
Joy, T. Xie, and
W. Mueller, “Xemu: An efﬁcient qemu based binary mutation testing
framework for embedded software,” in Proceedings of the Tenth ACM
International Conference on Embedded Software, ser. EMSOFT ’12.
New York, NY, USA: ACM, 2012, pp. 33–42. [Online]. Available:
http://doi.acm.org/10.1145/2380356.2380368
[51] R. Amarnath, S. N. Bhat, P. Munk, and E. Thaden, “A fault
injection approach to evaluate soft-error dependability of system
calls,” in 2018 IEEE International Symposium on Software Reliability
[Online].
Engineering Workshops
Available: https://doi.org/10.1109/issrew.2018.00-28
IEEE, Oct 2018.
(ISSREW).
[52] H. Schirmeier, M. Hoffmann, C. Dietrich, M. Lenz, D. Lohmann,
and O. Spinczyk, “FAIL: An open and versatile fault-injection
framework for
the assessment of software-implemented hardware
tolerance,” in 2015 11th European Dependable Computing
fault
[Online]. Available:
Conference
https://doi.org/10.1109/edcc.2015.28
IEEE, Sep
(EDCC).
2015.
[53] J. Wei, A. Thomas, G. Li, and K. Pattabiraman, “Quantifying
injection techniques for hardware
IEEE/IFIP International Conference
IEEE, Jun 2014. [Online].
the accuracy of high-level fault
faults,” in 2014 44th Annual
on Dependable Systems and Networks.
Available: https://doi.org/10.1109/dsn.2014.2
[54] G. Yalcin, O. S. Unsal, A. Cristal, and M. Valero, “FIMSIM: A fault
injection infrastructure for microarchitectural simulators,” in 2011 IEEE
29th International Conference on Computer Design (ICCD).
IEEE, Oct
2011. [Online]. Available: https://doi.org/10.1109/iccd.2011.6081435
[55] M. Kaliorakis, S. Tselonis, A. Chatzidimitriou, N. Foutris, and D. Gi-
zopoulos, “Differential fault injection on microarchitectural simulators,”
in 2015 IEEE International Symposium on Workload Characterization,
Oct 2015, pp. 172–182.
[56] N. Foutris, D. Gizopoulos,
J. Kalamatianos, and V. Sridharan,
“Assessing the impact of hard faults in performance components of
modern microprocessors,” in 2013 IEEE 31st International Conference
on Computer Design (ICCD).
IEEE, Oct 2013. [Online]. Available:
https://doi.org/10.1109/iccd.2013.6657044
[57] A. Chatzidimitriou, G. Papadimitriou, D. Gizopoulos, S. Ganapathy,
and J. Kalamatianos, “Analysis and characterization of ultra low power
38
branch predictors,” in 2018 IEEE International Conference on Computer
Design (ICCD).
IEEE, Oct 2018.
[58] C.-K. Chang, S. Lym, N. Kelly, M. B. Sullivan, and M. Erez, “Hamartia:
A fast and accurate error injection framework,” in 2018 48th Annual
IEEE/IFIP International Conference on Dependable Systems and
Networks Workshops (DSN-W).
IEEE, Jun 2018. [Online]. Available:
https://doi.org/10.1109/dsn-w.2018.00046
[59] R. B. Tonetto, G. L. Nazar,
“Precise
evaluation of the fault sensitivity of OoO superscalar processors,”
in
in Europe Conference
& Exhibition (DATE).
[Online]. Available:
https://doi.org/10.23919/date.2018.8342082
2018 Design, Automation & Test
and A. C. S. Beck,
IEEE, Mar 2018.
[60] E. Cheng, P. Bose, S. Mitra, S. Mirkhani, L. G. Szafaryn, C.-Y.
Cher, H. Cho, K. Skadron, M. R. Stan, K. Lilja, and J. A. Abraham,
“Clear,” in Proceedings of
the 53rd Annual Design Automation
Conference on - DAC '16. ACM Press, 2016. [Online]. Available:
https://doi.org/10.1145/2897937.2897996
[61] V. B. Kleeberger, C. Gimmler-Dumont, C. Weis, A. Herkersdorf,
D. Mueller-Gritschneder, S. R. Nassif, U. Schlichtmann, and N. Wehn,
“A cross-layer technology-based study of how memory errors impact
system resilience,” IEEE Micro, vol. 33, no. 4, pp. 46–55, Jul 2013.
[Online]. Available: https://doi.org/10.1109/mm.2013.67
[62] A. Vallero, A. Savino, G. Politano, S. D. Carlo, A. Chatzidimitriou,
S. Tselonis, M. Kaliorakis, D. Gizopoulos, M. Riera, R. Canal,
A. Gonzalez, M. Kooli, A. Bosio, and G. D. Natale, “Cross-layer
system reliability assessment framework for hardware faults,” in 2016
IEEE International Test Conference (ITC).
IEEE, Nov 2016. [Online].
Available: https://doi.org/10.1109/test.2016.7805863
[63] A. Vallero, A. Savino, A. Chatzidimitriou, M. Kaliorakis, M. Kooli,
M. R. Villanueva, G. D. Natale, A. Bosio, R. Canal, D. Gizopoulos, and
S. D. Carlo, “SyRA: Early system reliability analysis for cross-layer
soft errors resilience in memory arrays of microprocessor systems,”
IEEE Transactions on Computers, pp. 1–1, 2018. [Online]. Available:
https://doi.org/10.1109/tc.2018.2887225
[64] F. F. d. Santos, P. F. Pimenta, C. Lunardi, L. Draghetti, L. Carro,
D. Kaeli, and P. Rech, “Analyzing and increasing the reliability of con-
volutional neural networks on gpus,” IEEE Transactions on Reliability,
pp. 1–15, 2018.
[65] D. Oliveira, L. Pilla, N. DeBardeleben, S. Blanchard, H. Quinn, I. Koren,
P. Navaux, and P. Rech, “Experimental and analytical study of xeon
phi reliability,” in Proceedings of the International Conference for High
Performance Computing, Networking, Storage and Analysis, ser. SC ’17.
New York, NY, USA: ACM, 2017, pp. 28:1–28:12.
[66] M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge,
and R. B. Brown, “Mibench: A free, commercially representative
embedded benchmark suite,” in Proceedings of the Fourth Annual IEEE
International Workshop on Workload Characterization. WWC-4 (Cat.
No.01EX538), Dec 2001, pp. 3–14.
[67] X. Inc. (2018) Zynq-7000 soc data sheet: Overview. [Online]. Avail-
able: https://www.xilinx.com/support/documentation/data sheets/ds190-
Zynq-7000-Overview.pdf
[69] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu,
J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell,
M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The gem5
simulator,” SIGARCH Comput. Archit. News, vol. 39, no. 2, pp. 1–7, Aug
2011. [Online]. Available: http://doi.acm.org/10.1145/2024716.2024718
[70] R. Leveugle, A. Calvez, P. Maistri, and P. Vanhauwaert, “Statistical fault
injection: Quantiﬁed error and conﬁdence,” in 2009 Design, Automation
Test in Europe Conference Exhibition, April 2009, pp. 502–506.
[71] A. Gutierrez, J. Pusdesris, R. G. Dreslinski, T. Mudge, C. Sudanthi,
C. D. Emmons, M. Hayenga, and N. Paver, “Sources of error in
full-system simulation,” in 2014 IEEE International Symposium on
Performance Analysis of Systems and Software (ISPASS).
IEEE, Mar
2014. [Online]. Available: https://doi.org/10.1109/ispass.2014.6844457
[72] J. Baggio, V. Ferlet-Cavrois, H. Duarte, and O. Flament, “Analysis of
proton/neutron SEU sensitivity of commercial SRAMs-application to
the terrestrial environment test method,” IEEE Transactions on Nuclear
Science, vol. 51, no. 6, pp. 3420–3426, Dec. 2004. [Online]. Available:
https://doi.org/10.1109/tns.2004.839135
[68] ——.
(2018) Linux repository from xilinx.
[Online]. Available:
https://github.com/Xilinx/linux-xlnx/tree/xlnx 3.14
Authorized licensed use limited to: Tsinghua University. Downloaded on March 19,2021 at 11:16:22 UTC from IEEE Xplore.  Restrictions apply.