
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08007a5c  08007a5c  00008a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007acc  08007acc  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007acc  08007acc  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007acc  08007acc  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007acc  08007acc  00008acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ad0  08007ad0  00008ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007ad4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00000360  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003cc  200003cc  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015577  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033b7  00000000  00000000  0001e613  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001198  00000000  00000000  000219d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dbe  00000000  00000000  00022b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ceb6  00000000  00000000  00023926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b7f  00000000  00000000  000407dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6a60  00000000  00000000  0005935b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ffdbb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004af8  00000000  00000000  000ffe00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001048f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000006c 	.word	0x2000006c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a44 	.word	0x08007a44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000070 	.word	0x20000070
 80001c4:	08007a44 	.word	0x08007a44

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f006 f90c 	bl	80063ee <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000089 	.word	0x20000089
 80001e0:	200001cc 	.word	0x200001cc

080001e4 <Comm_Init>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n);

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f001 feee 	bl	8001fd4 <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	2000008f 	.word	0x2000008f
 800020c:	20000088 	.word	0x20000088
 8000210:	20000090 	.word	0x20000090

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a2a      	ldr	r2, [pc, #168]	@ (80002cc <HAL_UART_RxCpltCallback+0xb8>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d14e      	bne.n	80002c4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000226:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <HAL_UART_RxCpltCallback+0xbc>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b29      	ldr	r3, [pc, #164]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d141      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800023a:	4b26      	ldr	r3, [pc, #152]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a24      	ldr	r2, [pc, #144]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a23      	ldr	r2, [pc, #140]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e036      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b20      	ldr	r3, [pc, #128]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a1e      	ldr	r2, [pc, #120]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a1e      	ldr	r2, [pc, #120]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d928      	bls.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d117      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 800028e:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f001 fe9e 	bl	8001fd4 <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a11      	ldr	r2, [pc, #68]	@ (80002e0 <HAL_UART_RxCpltCallback+0xcc>)
 800029c:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d005      	beq.n	80002b4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ae:	f002 f9d9 	bl	8002664 <HAL_GPIO_WritePin>
 80002b2:	e004      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2108      	movs	r1, #8
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ba:	f002 f9d3 	bl	8002664 <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80002be:	f7ff ff83 	bl	80001c8 <StartRx>
 80002c2:	e000      	b.n	80002c6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80002c4:	bf00      	nop
}
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40013800 	.word	0x40013800
 80002d0:	20000089 	.word	0x20000089
 80002d4:	2000008f 	.word	0x2000008f
 80002d8:	2000008c 	.word	0x2000008c
 80002dc:	20000088 	.word	0x20000088
 80002e0:	20000090 	.word	0x20000090
 80002e4:	48000400 	.word	0x48000400

080002e8 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80002f8:	2300      	movs	r3, #0
 80002fa:	73bb      	strb	r3, [r7, #14]
 80002fc:	e009      	b.n	8000312 <checksum_xor+0x2a>
 80002fe:	7bbb      	ldrb	r3, [r7, #14]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	4413      	add	r3, r2
 8000304:	781a      	ldrb	r2, [r3, #0]
 8000306:	7bfb      	ldrb	r3, [r7, #15]
 8000308:	4053      	eors	r3, r2
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	7bbb      	ldrb	r3, [r7, #14]
 800030e:	3301      	adds	r3, #1
 8000310:	73bb      	strb	r3, [r7, #14]
 8000312:	7bba      	ldrb	r2, [r7, #14]
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	429a      	cmp	r2, r3
 8000318:	d3f1      	bcc.n	80002fe <checksum_xor+0x16>
  return c;
 800031a:	7bfb      	ldrb	r3, [r7, #15]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <Comm_SendTelem8>:
  // blokujúco, na testovanie je to najjednoduchšie
  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
}

void Comm_SendTelem8(const float v[8])
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b08c      	sub	sp, #48	@ 0x30
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  uint8_t tx[1 + 1 + 1 + 32 + 1]; // START + TYPE + LEN + payload + CHK
  tx[0] = START_BYTE;
 8000330:	23ab      	movs	r3, #171	@ 0xab
 8000332:	733b      	strb	r3, [r7, #12]
  tx[1] = MSG_TELEM;
 8000334:	23d2      	movs	r3, #210	@ 0xd2
 8000336:	737b      	strb	r3, [r7, #13]
  tx[2] = 32; // 8 floats
 8000338:	2320      	movs	r3, #32
 800033a:	73bb      	strb	r3, [r7, #14]

  memcpy(&tx[3], v, 32);
 800033c:	f107 030c 	add.w	r3, r7, #12
 8000340:	3303      	adds	r3, #3
 8000342:	2220      	movs	r2, #32
 8000344:	6879      	ldr	r1, [r7, #4]
 8000346:	4618      	mov	r0, r3
 8000348:	f007 f9ce 	bl	80076e8 <memcpy>

  // CHK z [TYPE, LEN, PAYLOAD]
  tx[3 + 32] = checksum_xor(&tx[1], 1 + 1 + 32);
 800034c:	f107 030c 	add.w	r3, r7, #12
 8000350:	3301      	adds	r3, #1
 8000352:	2122      	movs	r1, #34	@ 0x22
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff ffc7 	bl	80002e8 <checksum_xor>
 800035a:	4603      	mov	r3, r0
 800035c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000360:	f107 010c 	add.w	r1, r7, #12
 8000364:	2332      	movs	r3, #50	@ 0x32
 8000366:	2224      	movs	r2, #36	@ 0x24
 8000368:	4803      	ldr	r0, [pc, #12]	@ (8000378 <Comm_SendTelem8+0x50>)
 800036a:	f005 ffb7 	bl	80062dc <HAL_UART_Transmit>
}
 800036e:	bf00      	nop
 8000370:	3730      	adds	r7, #48	@ 0x30
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	200001cc 	.word	0x200001cc

0800037c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a06      	ldr	r2, [pc, #24]	@ (80003a4 <HAL_UART_ErrorCallback+0x28>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d105      	bne.n	800039a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800038e:	4b06      	ldr	r3, [pc, #24]	@ (80003a8 <HAL_UART_ErrorCallback+0x2c>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000394:	f7ff ff18 	bl	80001c8 <StartRx>
 8000398:	e000      	b.n	800039c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800039a:	bf00      	nop
}
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40013800 	.word	0x40013800
 80003a8:	2000008f 	.word	0x2000008f

080003ac <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b088      	sub	sp, #32
 80003b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 030c 	add.w	r3, r7, #12
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c2:	4b23      	ldr	r3, [pc, #140]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a22      	ldr	r2, [pc, #136]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b20      	ldr	r3, [pc, #128]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003d6:	60bb      	str	r3, [r7, #8]
 80003d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003da:	4b1d      	ldr	r3, [pc, #116]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a1c      	ldr	r2, [pc, #112]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_EN_Pin|R_DIR_Pin|L_DIR_Pin|GPIO_PIN_12
 80003f2:	2200      	movs	r2, #0
 80003f4:	f243 010e 	movw	r1, #12302	@ 0x300e
 80003f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003fc:	f002 f932 	bl	8002664 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|R_EN_Pin, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	2118      	movs	r1, #24
 8000404:	4813      	ldr	r0, [pc, #76]	@ (8000454 <MX_GPIO_Init+0xa8>)
 8000406:	f002 f92d 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_EN_Pin R_DIR_Pin L_DIR_Pin PA12
                           PA13 */
  GPIO_InitStruct.Pin = L_EN_Pin|R_DIR_Pin|L_DIR_Pin|GPIO_PIN_12
 800040a:	f243 030e 	movw	r3, #12302	@ 0x300e
 800040e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000410:	2301      	movs	r3, #1
 8000412:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000418:	2300      	movs	r3, #0
 800041a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800041c:	f107 030c 	add.w	r3, r7, #12
 8000420:	4619      	mov	r1, r3
 8000422:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000426:	f001 ff93 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 R_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|R_EN_Pin;
 800042a:	2318      	movs	r3, #24
 800042c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042e:	2301      	movs	r3, #1
 8000430:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000432:	2300      	movs	r3, #0
 8000434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000436:	2300      	movs	r3, #0
 8000438:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800043a:	f107 030c 	add.w	r3, r7, #12
 800043e:	4619      	mov	r1, r3
 8000440:	4804      	ldr	r0, [pc, #16]	@ (8000454 <MX_GPIO_Init+0xa8>)
 8000442:	f001 ff85 	bl	8002350 <HAL_GPIO_Init>

}
 8000446:	bf00      	nop
 8000448:	3720      	adds	r7, #32
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40021000 	.word	0x40021000
 8000454:	48000400 	.word	0x48000400

08000458 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800045c:	4b1b      	ldr	r3, [pc, #108]	@ (80004cc <MX_I2C1_Init+0x74>)
 800045e:	4a1c      	ldr	r2, [pc, #112]	@ (80004d0 <MX_I2C1_Init+0x78>)
 8000460:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000462:	4b1a      	ldr	r3, [pc, #104]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000464:	4a1b      	ldr	r2, [pc, #108]	@ (80004d4 <MX_I2C1_Init+0x7c>)
 8000466:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000468:	4b18      	ldr	r3, [pc, #96]	@ (80004cc <MX_I2C1_Init+0x74>)
 800046a:	2200      	movs	r2, #0
 800046c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800046e:	4b17      	ldr	r3, [pc, #92]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000470:	2201      	movs	r2, #1
 8000472:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000474:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000476:	2200      	movs	r2, #0
 8000478:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800047a:	4b14      	ldr	r3, [pc, #80]	@ (80004cc <MX_I2C1_Init+0x74>)
 800047c:	2200      	movs	r2, #0
 800047e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000480:	4b12      	ldr	r3, [pc, #72]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000482:	2200      	movs	r2, #0
 8000484:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000486:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000488:	2200      	movs	r2, #0
 800048a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800048c:	4b0f      	ldr	r3, [pc, #60]	@ (80004cc <MX_I2C1_Init+0x74>)
 800048e:	2200      	movs	r2, #0
 8000490:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000492:	480e      	ldr	r0, [pc, #56]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000494:	f002 f8fe 	bl	8002694 <HAL_I2C_Init>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800049e:	f000 f922 	bl	80006e6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004a2:	2100      	movs	r1, #0
 80004a4:	4809      	ldr	r0, [pc, #36]	@ (80004cc <MX_I2C1_Init+0x74>)
 80004a6:	f002 fe81 	bl	80031ac <HAL_I2CEx_ConfigAnalogFilter>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004b0:	f000 f919 	bl	80006e6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004b4:	2100      	movs	r1, #0
 80004b6:	4805      	ldr	r0, [pc, #20]	@ (80004cc <MX_I2C1_Init+0x74>)
 80004b8:	f002 fec3 	bl	8003242 <HAL_I2CEx_ConfigDigitalFilter>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004c2:	f000 f910 	bl	80006e6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000094 	.word	0x20000094
 80004d0:	40005400 	.word	0x40005400
 80004d4:	00201d2b 	.word	0x00201d2b

080004d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08a      	sub	sp, #40	@ 0x28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e0:	f107 0314 	add.w	r3, r7, #20
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
 80004e8:	605a      	str	r2, [r3, #4]
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	60da      	str	r2, [r3, #12]
 80004ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a17      	ldr	r2, [pc, #92]	@ (8000554 <HAL_I2C_MspInit+0x7c>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d127      	bne.n	800054a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004fa:	4b17      	ldr	r3, [pc, #92]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	4a16      	ldr	r2, [pc, #88]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000504:	6153      	str	r3, [r2, #20]
 8000506:	4b14      	ldr	r3, [pc, #80]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800050e:	613b      	str	r3, [r7, #16]
 8000510:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000512:	23c0      	movs	r3, #192	@ 0xc0
 8000514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000516:	2312      	movs	r3, #18
 8000518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800051e:	2303      	movs	r3, #3
 8000520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000522:	2304      	movs	r3, #4
 8000524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000526:	f107 0314 	add.w	r3, r7, #20
 800052a:	4619      	mov	r1, r3
 800052c:	480b      	ldr	r0, [pc, #44]	@ (800055c <HAL_I2C_MspInit+0x84>)
 800052e:	f001 ff0f 	bl	8002350 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000532:	4b09      	ldr	r3, [pc, #36]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	4a08      	ldr	r2, [pc, #32]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000538:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800053c:	61d3      	str	r3, [r2, #28]
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800054a:	bf00      	nop
 800054c:	3728      	adds	r7, #40	@ 0x28
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40005400 	.word	0x40005400
 8000558:	40021000 	.word	0x40021000
 800055c:	48000400 	.word	0x48000400

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b094      	sub	sp, #80	@ 0x50
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f001 fcdb 	bl	8001f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056a:	f000 f85f 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056e:	f7ff ff1d 	bl	80003ac <MX_GPIO_Init>
  MX_TIM3_Init();
 8000572:	f000 fa09 	bl	8000988 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000576:	f000 fb57 	bl	8000c28 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800057a:	f000 f98f 	bl	800089c <MX_TIM2_Init>
  MX_TIM1_Init();
 800057e:	f000 f933 	bl	80007e8 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000582:	f7ff ff69 	bl	8000458 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 8000586:	f7ff fe2d 	bl	80001e4 <Comm_Init>
  uint32_t last_tx = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	64fb      	str	r3, [r7, #76]	@ 0x4c


  Motors_Init();
 800058e:	f001 f979 	bl	8001884 <Motors_Init>

  Ultrasonic_Init(&htim1);
 8000592:	4823      	ldr	r0, [pc, #140]	@ (8000620 <main+0xc0>)
 8000594:	f001 fc30 	bl	8001df8 <Ultrasonic_Init>

  IMU_Init();
 8000598:	f000 fc8e 	bl	8000eb8 <IMU_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	Motors_Control(g_keys_state);
 800059c:	4b21      	ldr	r3, [pc, #132]	@ (8000624 <main+0xc4>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	4618      	mov	r0, r3
 80005a4:	f001 fb5a 	bl	8001c5c <Motors_Control>

	if (IMU_Update() == 0) {
 80005a8:	f000 fe12 	bl	80011d0 <IMU_Update>
 80005ac:	eef0 7a40 	vmov.f32	s15, s0
 80005b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80005b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005b8:	d105      	bne.n	80005c6 <main+0x66>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	2108      	movs	r1, #8
 80005be:	481a      	ldr	r0, [pc, #104]	@ (8000628 <main+0xc8>)
 80005c0:	f002 f850 	bl	8002664 <HAL_GPIO_WritePin>
 80005c4:	e004      	b.n	80005d0 <main+0x70>
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2108      	movs	r1, #8
 80005ca:	4817      	ldr	r0, [pc, #92]	@ (8000628 <main+0xc8>)
 80005cc:	f002 f84a 	bl	8002664 <HAL_GPIO_WritePin>
	}

	uint32_t now = HAL_GetTick();
 80005d0:	f001 fd00 	bl	8001fd4 <HAL_GetTick>
 80005d4:	64b8      	str	r0, [r7, #72]	@ 0x48
	if (now - last_tx >= 100) {   // 10 Hz
 80005d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80005d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	2b63      	cmp	r3, #99	@ 0x63
 80005de:	d9dd      	bls.n	800059c <main+0x3c>
	  last_tx = now;
 80005e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80005e2:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  IMU_ReadData(&imu);
 80005e4:	f107 0320 	add.w	r3, r7, #32
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 fe81 	bl	80012f0 <IMU_ReadData>
	  float dist_cm = Ultrasonic_ReadDistanceCM();
 80005ee:	f001 fc1d 	bl	8001e2c <Ultrasonic_ReadDistanceCM>
 80005f2:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44

		float v[8] = {
		  imu.ax_g, imu.ay_g, imu.az_g,
 80005f6:	6a3b      	ldr	r3, [r7, #32]
		float v[8] = {
 80005f8:	603b      	str	r3, [r7, #0]
		  imu.ax_g, imu.ay_g, imu.az_g,
 80005fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
		float v[8] = {
 80005fc:	607b      	str	r3, [r7, #4]
		  imu.ax_g, imu.ay_g, imu.az_g,
 80005fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
		float v[8] = {
 8000600:	60bb      	str	r3, [r7, #8]
		  imu.gx_dps, imu.gy_dps, imu.gz_dps,
 8000602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
		float v[8] = {
 8000604:	60fb      	str	r3, [r7, #12]
		  imu.gx_dps, imu.gy_dps, imu.gz_dps,
 8000606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
		float v[8] = {
 8000608:	613b      	str	r3, [r7, #16]
		  imu.gx_dps, imu.gy_dps, imu.gz_dps,
 800060a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
		float v[8] = {
 800060c:	617b      	str	r3, [r7, #20]
		  imu.temp_c,
 800060e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
		float v[8] = {
 8000610:	61bb      	str	r3, [r7, #24]
 8000612:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000614:	61fb      	str	r3, [r7, #28]
		  dist_cm
		};
		
		Comm_SendTelem8(v);
 8000616:	463b      	mov	r3, r7
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff fe85 	bl	8000328 <Comm_SendTelem8>
  {
 800061e:	e7bd      	b.n	800059c <main+0x3c>
 8000620:	200000e8 	.word	0x200000e8
 8000624:	20000088 	.word	0x20000088
 8000628:	48000400 	.word	0x48000400

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b096      	sub	sp, #88	@ 0x58
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000636:	2228      	movs	r2, #40	@ 0x28
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f007 f822 	bl	8007684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 031c 	add.w	r3, r7, #28
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]
 800065e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000664:	2301      	movs	r3, #1
 8000666:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000668:	2310      	movs	r3, #16
 800066a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066c:	2302      	movs	r3, #2
 800066e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000670:	2300      	movs	r3, #0
 8000672:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000674:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000678:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800067e:	4618      	mov	r0, r3
 8000680:	f002 fe2c 	bl	80032dc <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800068a:	f000 f82c 	bl	80006e6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068e:	230f      	movs	r3, #15
 8000690:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000692:	2302      	movs	r3, #2
 8000694:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000696:	2380      	movs	r3, #128	@ 0x80
 8000698:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800069a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800069e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006a4:	f107 031c 	add.w	r3, r7, #28
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f003 fe24 	bl	80042f8 <HAL_RCC_ClockConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006b6:	f000 f816 	bl	80006e6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80006ba:	f241 0321 	movw	r3, #4129	@ 0x1021
 80006be:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	4618      	mov	r0, r3
 80006d0:	f004 f856 	bl	8004780 <HAL_RCCEx_PeriphCLKConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006da:	f000 f804 	bl	80006e6 <Error_Handler>
  }
}
 80006de:	bf00      	nop
 80006e0:	3758      	adds	r7, #88	@ 0x58
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ea:	b672      	cpsid	i
}
 80006ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ee:	bf00      	nop
 80006f0:	e7fd      	b.n	80006ee <Error_Handler+0x8>
	...

080006f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <HAL_MspInit+0x44>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000738 <HAL_MspInit+0x44>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6193      	str	r3, [r2, #24]
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <HAL_MspInit+0x44>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000712:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <HAL_MspInit+0x44>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	4a08      	ldr	r2, [pc, #32]	@ (8000738 <HAL_MspInit+0x44>)
 8000718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800071c:	61d3      	str	r3, [r2, #28]
 800071e:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <HAL_MspInit+0x44>)
 8000720:	69db      	ldr	r3, [r3, #28]
 8000722:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40021000 	.word	0x40021000

0800073c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000740:	bf00      	nop
 8000742:	e7fd      	b.n	8000740 <NMI_Handler+0x4>

08000744 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <HardFault_Handler+0x4>

0800074c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <MemManage_Handler+0x4>

08000754 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <BusFault_Handler+0x4>

0800075c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <UsageFault_Handler+0x4>

08000764 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr

08000772 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000772:	b480      	push	{r7}
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr

0800078e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000792:	f001 fc0b 	bl	8001fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007a0:	4802      	ldr	r0, [pc, #8]	@ (80007ac <TIM1_CC_IRQHandler+0x10>)
 80007a2:	f004 fbf0 	bl	8004f86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	200000e8 	.word	0x200000e8

080007b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007b4:	4802      	ldr	r0, [pc, #8]	@ (80007c0 <USART1_IRQHandler+0x10>)
 80007b6:	f005 fe5f 	bl	8006478 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	200001cc 	.word	0x200001cc

080007c4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <SystemInit+0x20>)
 80007ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007ce:	4a05      	ldr	r2, [pc, #20]	@ (80007e4 <SystemInit+0x20>)
 80007d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b088      	sub	sp, #32
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000806:	4b23      	ldr	r3, [pc, #140]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000808:	4a23      	ldr	r2, [pc, #140]	@ (8000898 <MX_TIM1_Init+0xb0>)
 800080a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800080c:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <MX_TIM1_Init+0xac>)
 800080e:	2247      	movs	r2, #71	@ 0x47
 8000810:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000812:	4b20      	ldr	r3, [pc, #128]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000818:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_TIM1_Init+0xac>)
 800081a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800081e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000820:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 8000826:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000828:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800082c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800082e:	4b19      	ldr	r3, [pc, #100]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000834:	4817      	ldr	r0, [pc, #92]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000836:	f004 fb4f 	bl	8004ed8 <HAL_TIM_IC_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000840:	f7ff ff51 	bl	80006e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000850:	f107 0314 	add.w	r3, r7, #20
 8000854:	4619      	mov	r1, r3
 8000856:	480f      	ldr	r0, [pc, #60]	@ (8000894 <MX_TIM1_Init+0xac>)
 8000858:	f005 fc66 	bl	8006128 <HAL_TIMEx_MasterConfigSynchronization>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000862:	f7ff ff40 	bl	80006e6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000866:	2300      	movs	r3, #0
 8000868:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800086a:	2301      	movs	r3, #1
 800086c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	2200      	movs	r2, #0
 800087a:	4619      	mov	r1, r3
 800087c:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_TIM1_Init+0xac>)
 800087e:	f004 fc84 	bl	800518a <HAL_TIM_IC_ConfigChannel>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000888:	f7ff ff2d 	bl	80006e6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800088c:	bf00      	nop
 800088e:	3720      	adds	r7, #32
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	200000e8 	.word	0x200000e8
 8000898:	40012c00 	.word	0x40012c00

0800089c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08e      	sub	sp, #56	@ 0x38
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008b0:	f107 031c 	add.w	r3, r7, #28
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]
 80008ca:	615a      	str	r2, [r3, #20]
 80008cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008d8:	2200      	movs	r2, #0
 80008da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008dc:	4b29      	ldr	r3, [pc, #164]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008e2:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008e4:	f04f 32ff 	mov.w	r2, #4294967295
 80008e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ea:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f0:	4b24      	ldr	r3, [pc, #144]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008f6:	4823      	ldr	r0, [pc, #140]	@ (8000984 <MX_TIM2_Init+0xe8>)
 80008f8:	f004 f866 	bl	80049c8 <HAL_TIM_Base_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000902:	f7ff fef0 	bl	80006e6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800090a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800090c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000910:	4619      	mov	r1, r3
 8000912:	481c      	ldr	r0, [pc, #112]	@ (8000984 <MX_TIM2_Init+0xe8>)
 8000914:	f004 fe11 	bl	800553a <HAL_TIM_ConfigClockSource>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800091e:	f7ff fee2 	bl	80006e6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000922:	4818      	ldr	r0, [pc, #96]	@ (8000984 <MX_TIM2_Init+0xe8>)
 8000924:	f004 f8fc 	bl	8004b20 <HAL_TIM_PWM_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800092e:	f7ff feda 	bl	80006e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	4619      	mov	r1, r3
 8000940:	4810      	ldr	r0, [pc, #64]	@ (8000984 <MX_TIM2_Init+0xe8>)
 8000942:	f005 fbf1 	bl	8006128 <HAL_TIMEx_MasterConfigSynchronization>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800094c:	f7ff fecb 	bl	80006e6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000950:	2360      	movs	r3, #96	@ 0x60
 8000952:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000958:	2300      	movs	r3, #0
 800095a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800095c:	2300      	movs	r3, #0
 800095e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000960:	463b      	mov	r3, r7
 8000962:	2200      	movs	r2, #0
 8000964:	4619      	mov	r1, r3
 8000966:	4807      	ldr	r0, [pc, #28]	@ (8000984 <MX_TIM2_Init+0xe8>)
 8000968:	f004 fcac 	bl	80052c4 <HAL_TIM_PWM_ConfigChannel>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000972:	f7ff feb8 	bl	80006e6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000976:	4803      	ldr	r0, [pc, #12]	@ (8000984 <MX_TIM2_Init+0xe8>)
 8000978:	f000 f8fc 	bl	8000b74 <HAL_TIM_MspPostInit>

}
 800097c:	bf00      	nop
 800097e:	3738      	adds	r7, #56	@ 0x38
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000134 	.word	0x20000134

08000988 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b08e      	sub	sp, #56	@ 0x38
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800098e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]
 8000998:	609a      	str	r2, [r3, #8]
 800099a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800099c:	f107 031c 	add.w	r3, r7, #28
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009a8:	463b      	mov	r3, r7
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]
 80009b6:	615a      	str	r2, [r3, #20]
 80009b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009bc:	4a2d      	ldr	r2, [pc, #180]	@ (8000a74 <MX_TIM3_Init+0xec>)
 80009be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80009c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80009cc:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d4:	4b26      	ldr	r3, [pc, #152]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009da:	4b25      	ldr	r3, [pc, #148]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009e0:	4823      	ldr	r0, [pc, #140]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009e2:	f003 fff1 	bl	80049c8 <HAL_TIM_Base_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009ec:	f7ff fe7b 	bl	80006e6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009fa:	4619      	mov	r1, r3
 80009fc:	481c      	ldr	r0, [pc, #112]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 80009fe:	f004 fd9c 	bl	800553a <HAL_TIM_ConfigClockSource>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000a08:	f7ff fe6d 	bl	80006e6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a0c:	4818      	ldr	r0, [pc, #96]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 8000a0e:	f004 f887 	bl	8004b20 <HAL_TIM_PWM_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000a18:	f7ff fe65 	bl	80006e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a20:	2300      	movs	r3, #0
 8000a22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a24:	f107 031c 	add.w	r3, r7, #28
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4811      	ldr	r0, [pc, #68]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 8000a2c:	f005 fb7c 	bl	8006128 <HAL_TIMEx_MasterConfigSynchronization>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000a36:	f7ff fe56 	bl	80006e6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a3a:	2360      	movs	r3, #96	@ 0x60
 8000a3c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a4a:	463b      	mov	r3, r7
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4807      	ldr	r0, [pc, #28]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 8000a52:	f004 fc37 	bl	80052c4 <HAL_TIM_PWM_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a5c:	f7ff fe43 	bl	80006e6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a60:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <MX_TIM3_Init+0xe8>)
 8000a62:	f000 f887 	bl	8000b74 <HAL_TIM_MspPostInit>

}
 8000a66:	bf00      	nop
 8000a68:	3738      	adds	r7, #56	@ 0x38
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000180 	.word	0x20000180
 8000a74:	40000400 	.word	0x40000400

08000a78 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	@ 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a1c      	ldr	r2, [pc, #112]	@ (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d131      	bne.n	8000afe <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b0c <HAL_TIM_IC_MspInit+0x94>)
 8000a9c:	699b      	ldr	r3, [r3, #24]
 8000a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8000b0c <HAL_TIM_IC_MspInit+0x94>)
 8000aa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000aa4:	6193      	str	r3, [r2, #24]
 8000aa6:	4b19      	ldr	r3, [pc, #100]	@ (8000b0c <HAL_TIM_IC_MspInit+0x94>)
 8000aa8:	699b      	ldr	r3, [r3, #24]
 8000aaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <HAL_TIM_IC_MspInit+0x94>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	4a15      	ldr	r2, [pc, #84]	@ (8000b0c <HAL_TIM_IC_MspInit+0x94>)
 8000ab8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000abc:	6153      	str	r3, [r2, #20]
 8000abe:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <HAL_TIM_IC_MspInit+0x94>)
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000aca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000adc:	2306      	movs	r3, #6
 8000ade:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aea:	f001 fc31 	bl	8002350 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2100      	movs	r1, #0
 8000af2:	201b      	movs	r0, #27
 8000af4:	f001 fb79 	bl	80021ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000af8:	201b      	movs	r0, #27
 8000afa:	f001 fb92 	bl	8002222 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000afe:	bf00      	nop
 8000b00:	3728      	adds	r7, #40	@ 0x28
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40012c00 	.word	0x40012c00
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b20:	d10c      	bne.n	8000b3c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b22:	4b12      	ldr	r3, [pc, #72]	@ (8000b6c <HAL_TIM_Base_MspInit+0x5c>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a11      	ldr	r2, [pc, #68]	@ (8000b6c <HAL_TIM_Base_MspInit+0x5c>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	61d3      	str	r3, [r2, #28]
 8000b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b6c <HAL_TIM_Base_MspInit+0x5c>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b3a:	e010      	b.n	8000b5e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a0b      	ldr	r2, [pc, #44]	@ (8000b70 <HAL_TIM_Base_MspInit+0x60>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d10b      	bne.n	8000b5e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b46:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <HAL_TIM_Base_MspInit+0x5c>)
 8000b48:	69db      	ldr	r3, [r3, #28]
 8000b4a:	4a08      	ldr	r2, [pc, #32]	@ (8000b6c <HAL_TIM_Base_MspInit+0x5c>)
 8000b4c:	f043 0302 	orr.w	r3, r3, #2
 8000b50:	61d3      	str	r3, [r2, #28]
 8000b52:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <HAL_TIM_Base_MspInit+0x5c>)
 8000b54:	69db      	ldr	r3, [r3, #28]
 8000b56:	f003 0302 	and.w	r3, r3, #2
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
}
 8000b5e:	bf00      	nop
 8000b60:	3714      	adds	r7, #20
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40000400 	.word	0x40000400

08000b74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	@ 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b94:	d11d      	bne.n	8000bd2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b22      	ldr	r3, [pc, #136]	@ (8000c20 <HAL_TIM_MspPostInit+0xac>)
 8000b98:	695b      	ldr	r3, [r3, #20]
 8000b9a:	4a21      	ldr	r2, [pc, #132]	@ (8000c20 <HAL_TIM_MspPostInit+0xac>)
 8000b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ba0:	6153      	str	r3, [r2, #20]
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c20 <HAL_TIM_MspPostInit+0xac>)
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bcc:	f001 fbc0 	bl	8002350 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000bd0:	e021      	b.n	8000c16 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a13      	ldr	r2, [pc, #76]	@ (8000c24 <HAL_TIM_MspPostInit+0xb0>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d11c      	bne.n	8000c16 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bdc:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <HAL_TIM_MspPostInit+0xac>)
 8000bde:	695b      	ldr	r3, [r3, #20]
 8000be0:	4a0f      	ldr	r2, [pc, #60]	@ (8000c20 <HAL_TIM_MspPostInit+0xac>)
 8000be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000be6:	6153      	str	r3, [r2, #20]
 8000be8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <HAL_TIM_MspPostInit+0xac>)
 8000bea:	695b      	ldr	r3, [r3, #20]
 8000bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000bf4:	2380      	movs	r3, #128	@ 0x80
 8000bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c04:	2302      	movs	r3, #2
 8000c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c08:	f107 0314 	add.w	r3, r7, #20
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c12:	f001 fb9d 	bl	8002350 <HAL_GPIO_Init>
}
 8000c16:	bf00      	nop
 8000c18:	3728      	adds	r7, #40	@ 0x28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40021000 	.word	0x40021000
 8000c24:	40000400 	.word	0x40000400

08000c28 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c2e:	4a15      	ldr	r2, [pc, #84]	@ (8000c84 <MX_USART1_UART_Init+0x5c>)
 8000c30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c32:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3a:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c40:	4b0f      	ldr	r3, [pc, #60]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c46:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c4e:	220c      	movs	r2, #12
 8000c50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c52:	4b0b      	ldr	r3, [pc, #44]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c58:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c5e:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c6a:	4805      	ldr	r0, [pc, #20]	@ (8000c80 <MX_USART1_UART_Init+0x58>)
 8000c6c:	f005 fae8 	bl	8006240 <HAL_UART_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c76:	f7ff fd36 	bl	80006e6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200001cc 	.word	0x200001cc
 8000c84:	40013800 	.word	0x40013800

08000c88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08a      	sub	sp, #40	@ 0x28
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 0314 	add.w	r3, r7, #20
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d18 <HAL_UART_MspInit+0x90>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d131      	bne.n	8000d0e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000caa:	4b1c      	ldr	r3, [pc, #112]	@ (8000d1c <HAL_UART_MspInit+0x94>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	4a1b      	ldr	r2, [pc, #108]	@ (8000d1c <HAL_UART_MspInit+0x94>)
 8000cb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cb4:	6193      	str	r3, [r2, #24]
 8000cb6:	4b19      	ldr	r3, [pc, #100]	@ (8000d1c <HAL_UART_MspInit+0x94>)
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cbe:	613b      	str	r3, [r7, #16]
 8000cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc2:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <HAL_UART_MspInit+0x94>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	4a15      	ldr	r2, [pc, #84]	@ (8000d1c <HAL_UART_MspInit+0x94>)
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ccc:	6153      	str	r3, [r2, #20]
 8000cce:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <HAL_UART_MspInit+0x94>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cda:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cec:	2307      	movs	r3, #7
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cfa:	f001 fb29 	bl	8002350 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2100      	movs	r1, #0
 8000d02:	2025      	movs	r0, #37	@ 0x25
 8000d04:	f001 fa71 	bl	80021ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d08:	2025      	movs	r0, #37	@ 0x25
 8000d0a:	f001 fa8a 	bl	8002222 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000d0e:	bf00      	nop
 8000d10:	3728      	adds	r7, #40	@ 0x28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40013800 	.word	0x40013800
 8000d1c:	40021000 	.word	0x40021000

08000d20 <imu_read_u8>:
/* Selected full-scale ranges (must match init config below) */
static float s_gyro_lsb_per_dps  = 16.4f;    // for ±2000 dps
static float s_accel_lsb_per_g   = 8192.0f;  // for ±4 g

static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af04      	add	r7, sp, #16
 8000d26:	4603      	mov	r3, r0
 8000d28:	6039      	str	r1, [r7, #0]
 8000d2a:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	2332      	movs	r3, #50	@ 0x32
 8000d32:	9302      	str	r3, [sp, #8]
 8000d34:	2301      	movs	r3, #1
 8000d36:	9301      	str	r3, [sp, #4]
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	21d0      	movs	r1, #208	@ 0xd0
 8000d40:	4803      	ldr	r0, [pc, #12]	@ (8000d50 <imu_read_u8+0x30>)
 8000d42:	f001 fe57 	bl	80029f4 <HAL_I2C_Mem_Read>
 8000d46:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          val,
                          1,
                          I2C_TIMEOUT_MS);
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000094 	.word	0x20000094

08000d54 <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af04      	add	r7, sp, #16
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	460a      	mov	r2, r1
 8000d5e:	71fb      	strb	r3, [r7, #7]
 8000d60:	4613      	mov	r3, r2
 8000d62:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1,
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	2332      	movs	r3, #50	@ 0x32
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	1dbb      	adds	r3, r7, #6
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2301      	movs	r3, #1
 8000d76:	21d0      	movs	r1, #208	@ 0xd0
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <imu_write_u8+0x34>)
 8000d7a:	f001 fd27 	bl	80027cc <HAL_I2C_Mem_Write>
 8000d7e:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &val,
                           1,
                           I2C_TIMEOUT_MS);
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000094 	.word	0x20000094

08000d8c <imu_read_bytes>:

static HAL_StatusTypeDef imu_read_bytes(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af04      	add	r7, sp, #16
 8000d92:	4603      	mov	r3, r0
 8000d94:	6039      	str	r1, [r7, #0]
 8000d96:	71fb      	strb	r3, [r7, #7]
 8000d98:	4613      	mov	r3, r2
 8000d9a:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	2332      	movs	r3, #50	@ 0x32
 8000da2:	9302      	str	r3, [sp, #8]
 8000da4:	88bb      	ldrh	r3, [r7, #4]
 8000da6:	9301      	str	r3, [sp, #4]
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	2301      	movs	r3, #1
 8000dae:	21d0      	movs	r1, #208	@ 0xd0
 8000db0:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <imu_read_bytes+0x34>)
 8000db2:	f001 fe1f 	bl	80029f4 <HAL_I2C_Mem_Read>
 8000db6:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          buf,
                          len,
                          I2C_TIMEOUT_MS);
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000094 	.word	0x20000094

08000dc4 <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  // MPU6500 typicky 0x70, niektoré moduly/varianty môžu vrátiť aj 0x71/0x68
  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b70      	cmp	r3, #112	@ 0x70
 8000dd2:	d005      	beq.n	8000de0 <whoami_ok+0x1c>
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b71      	cmp	r3, #113	@ 0x71
 8000dd8:	d002      	beq.n	8000de0 <whoami_ok+0x1c>
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	2b68      	cmp	r3, #104	@ 0x68
 8000dde:	d101      	bne.n	8000de4 <whoami_ok+0x20>
 8000de0:	2301      	movs	r3, #1
 8000de2:	e000      	b.n	8000de6 <whoami_ok+0x22>
 8000de4:	2300      	movs	r3, #0
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	b2db      	uxtb	r3, r3
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <imu_read_raw_burst>:

/* Read burst raw (internal helper used for calibration too) */
static HAL_StatusTypeDef imu_read_raw_burst(int16_t* ax, int16_t* ay, int16_t* az,
                                           int16_t* gx, int16_t* gy, int16_t* gz,
                                           int16_t* temp)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	603b      	str	r3, [r7, #0]
  uint8_t b[14];
  HAL_StatusTypeDef st = imu_read_bytes(REG_ACCEL_XOUT_H, b, sizeof(b));
 8000e06:	f107 0310 	add.w	r3, r7, #16
 8000e0a:	220e      	movs	r2, #14
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	203b      	movs	r0, #59	@ 0x3b
 8000e10:	f7ff ffbc 	bl	8000d8c <imu_read_bytes>
 8000e14:	4603      	mov	r3, r0
 8000e16:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8000e18:	7ffb      	ldrb	r3, [r7, #31]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <imu_read_raw_burst+0x2a>
 8000e1e:	7ffb      	ldrb	r3, [r7, #31]
 8000e20:	e046      	b.n	8000eb0 <imu_read_raw_burst+0xb8>

  *ax = (int16_t)((b[0] << 8) | b[1]);
 8000e22:	7c3b      	ldrb	r3, [r7, #16]
 8000e24:	b21b      	sxth	r3, r3
 8000e26:	021b      	lsls	r3, r3, #8
 8000e28:	b21a      	sxth	r2, r3
 8000e2a:	7c7b      	ldrb	r3, [r7, #17]
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	801a      	strh	r2, [r3, #0]
  *ay = (int16_t)((b[2] << 8) | b[3]);
 8000e36:	7cbb      	ldrb	r3, [r7, #18]
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	b21a      	sxth	r2, r3
 8000e3e:	7cfb      	ldrb	r3, [r7, #19]
 8000e40:	b21b      	sxth	r3, r3
 8000e42:	4313      	orrs	r3, r2
 8000e44:	b21a      	sxth	r2, r3
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	801a      	strh	r2, [r3, #0]
  *az = (int16_t)((b[4] << 8) | b[5]);
 8000e4a:	7d3b      	ldrb	r3, [r7, #20]
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	021b      	lsls	r3, r3, #8
 8000e50:	b21a      	sxth	r2, r3
 8000e52:	7d7b      	ldrb	r3, [r7, #21]
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	4313      	orrs	r3, r2
 8000e58:	b21a      	sxth	r2, r3
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	801a      	strh	r2, [r3, #0]

  *temp = (int16_t)((b[6] << 8) | b[7]); // TEMP_OUT
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	b21b      	sxth	r3, r3
 8000e62:	021b      	lsls	r3, r3, #8
 8000e64:	b21a      	sxth	r2, r3
 8000e66:	7dfb      	ldrb	r3, [r7, #23]
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	b21a      	sxth	r2, r3
 8000e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e70:	801a      	strh	r2, [r3, #0]

  *gx = (int16_t)((b[8]  << 8) | b[9]);
 8000e72:	7e3b      	ldrb	r3, [r7, #24]
 8000e74:	b21b      	sxth	r3, r3
 8000e76:	021b      	lsls	r3, r3, #8
 8000e78:	b21a      	sxth	r2, r3
 8000e7a:	7e7b      	ldrb	r3, [r7, #25]
 8000e7c:	b21b      	sxth	r3, r3
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	b21a      	sxth	r2, r3
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	801a      	strh	r2, [r3, #0]
  *gy = (int16_t)((b[10] << 8) | b[11]);
 8000e86:	7ebb      	ldrb	r3, [r7, #26]
 8000e88:	b21b      	sxth	r3, r3
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	b21a      	sxth	r2, r3
 8000e8e:	7efb      	ldrb	r3, [r7, #27]
 8000e90:	b21b      	sxth	r3, r3
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b21a      	sxth	r2, r3
 8000e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e98:	801a      	strh	r2, [r3, #0]
  *gz = (int16_t)((b[12] << 8) | b[13]);
 8000e9a:	7f3b      	ldrb	r3, [r7, #28]
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	021b      	lsls	r3, r3, #8
 8000ea0:	b21a      	sxth	r2, r3
 8000ea2:	7f7b      	ldrb	r3, [r7, #29]
 8000ea4:	b21b      	sxth	r3, r3
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	b21a      	sxth	r2, r3
 8000eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eac:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8000eae:	2300      	movs	r3, #0
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3720      	adds	r7, #32
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <IMU_Init>:

void IMU_Init(void)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b097      	sub	sp, #92	@ 0x5c
 8000ebc:	af04      	add	r7, sp, #16
  s_inited = false;
 8000ebe:	4bb7      	ldr	r3, [pc, #732]	@ (800119c <IMU_Init+0x2e4>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]

  // Wake up (clear SLEEP)
  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	206b      	movs	r0, #107	@ 0x6b
 8000ec8:	f7ff ff44 	bl	8000d54 <imu_write_u8>
  HAL_Delay(10);
 8000ecc:	200a      	movs	r0, #10
 8000ece:	f001 f88d 	bl	8001fec <HAL_Delay>

  // Verify WHO_AM_I
  uint8_t w = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 8000ed8:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8000edc:	4619      	mov	r1, r3
 8000ede:	2075      	movs	r0, #117	@ 0x75
 8000ee0:	f7ff ff1e 	bl	8000d20 <imu_read_u8>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f040 8151 	bne.w	800118e <IMU_Init+0x2d6>
  if (!whoami_ok(w)) return;
 8000eec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff ff67 	bl	8000dc4 <whoami_ok>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	f083 0301 	eor.w	r3, r3, #1
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f040 8147 	bne.w	8001192 <IMU_Init+0x2da>

  // ===== Configure sensor =====
  (void)imu_write_u8(REG_CONFIG, 0x03u);     // gyro DLPF ~44Hz
 8000f04:	2103      	movs	r1, #3
 8000f06:	201a      	movs	r0, #26
 8000f08:	f7ff ff24 	bl	8000d54 <imu_write_u8>
  (void)imu_write_u8(REG_SMPLRT_DIV, 4u);    // ~200Hz when DLPF enabled
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	2019      	movs	r0, #25
 8000f10:	f7ff ff20 	bl	8000d54 <imu_write_u8>

  (void)imu_write_u8(REG_GYRO_CONFIG, (uint8_t)(3u << 3));  // ±2000 dps
 8000f14:	2118      	movs	r1, #24
 8000f16:	201b      	movs	r0, #27
 8000f18:	f7ff ff1c 	bl	8000d54 <imu_write_u8>
  s_gyro_lsb_per_dps = 16.4f;
 8000f1c:	4ba0      	ldr	r3, [pc, #640]	@ (80011a0 <IMU_Init+0x2e8>)
 8000f1e:	4aa1      	ldr	r2, [pc, #644]	@ (80011a4 <IMU_Init+0x2ec>)
 8000f20:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG, (uint8_t)(1u << 3)); // ±4g
 8000f22:	2108      	movs	r1, #8
 8000f24:	201c      	movs	r0, #28
 8000f26:	f7ff ff15 	bl	8000d54 <imu_write_u8>
  s_accel_lsb_per_g = 8192.0f;
 8000f2a:	4b9f      	ldr	r3, [pc, #636]	@ (80011a8 <IMU_Init+0x2f0>)
 8000f2c:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8000f30:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG2, 0x03u); // accel DLPF ~44Hz
 8000f32:	2103      	movs	r1, #3
 8000f34:	201d      	movs	r0, #29
 8000f36:	f7ff ff0d 	bl	8000d54 <imu_write_u8>

  // ===== Gyro bias calibration (keep the board still!) =====
  s_gx_bias = 0.0f;
 8000f3a:	4b9c      	ldr	r3, [pc, #624]	@ (80011ac <IMU_Init+0x2f4>)
 8000f3c:	f04f 0200 	mov.w	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
  s_gy_bias = 0.0f;
 8000f42:	4b9b      	ldr	r3, [pc, #620]	@ (80011b0 <IMU_Init+0x2f8>)
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
  s_gz_bias = 0.0f;
 8000f4a:	4b9a      	ldr	r3, [pc, #616]	@ (80011b4 <IMU_Init+0x2fc>)
 8000f4c:	f04f 0200 	mov.w	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]

  const int N = 200;                 // ~200 samples
 8000f52:	23c8      	movs	r3, #200	@ 0xc8
 8000f54:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint32_t sample_delay_ms = 5; // ~1s total
 8000f56:	2305      	movs	r3, #5
 8000f58:	637b      	str	r3, [r7, #52]	@ 0x34
  int good = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	647b      	str	r3, [r7, #68]	@ 0x44

  for (int i = 0; i < N; i++) {
 8000f5e:	2300      	movs	r3, #0
 8000f60:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f62:	e058      	b.n	8001016 <IMU_Init+0x15e>
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8000f64:	f107 041a 	add.w	r4, r7, #26
 8000f68:	f107 021c 	add.w	r2, r7, #28
 8000f6c:	f107 011e 	add.w	r1, r7, #30
 8000f70:	f107 0020 	add.w	r0, r7, #32
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	9302      	str	r3, [sp, #8]
 8000f7a:	f107 0316 	add.w	r3, r7, #22
 8000f7e:	9301      	str	r3, [sp, #4]
 8000f80:	f107 0318 	add.w	r3, r7, #24
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	4623      	mov	r3, r4
 8000f88:	f7ff ff36 	bl	8000df8 <imu_read_raw_burst>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d13b      	bne.n	800100a <IMU_Init+0x152>
      s_gx_bias += (float)gx / s_gyro_lsb_per_dps;
 8000f92:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f96:	ee07 3a90 	vmov	s15, r3
 8000f9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f9e:	4b80      	ldr	r3, [pc, #512]	@ (80011a0 <IMU_Init+0x2e8>)
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fa8:	4b80      	ldr	r3, [pc, #512]	@ (80011ac <IMU_Init+0x2f4>)
 8000faa:	edd3 7a00 	vldr	s15, [r3]
 8000fae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fb2:	4b7e      	ldr	r3, [pc, #504]	@ (80011ac <IMU_Init+0x2f4>)
 8000fb4:	edc3 7a00 	vstr	s15, [r3]
      s_gy_bias += (float)gy / s_gyro_lsb_per_dps;
 8000fb8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fbc:	ee07 3a90 	vmov	s15, r3
 8000fc0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fc4:	4b76      	ldr	r3, [pc, #472]	@ (80011a0 <IMU_Init+0x2e8>)
 8000fc6:	edd3 7a00 	vldr	s15, [r3]
 8000fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fce:	4b78      	ldr	r3, [pc, #480]	@ (80011b0 <IMU_Init+0x2f8>)
 8000fd0:	edd3 7a00 	vldr	s15, [r3]
 8000fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fd8:	4b75      	ldr	r3, [pc, #468]	@ (80011b0 <IMU_Init+0x2f8>)
 8000fda:	edc3 7a00 	vstr	s15, [r3]
      s_gz_bias += (float)gz / s_gyro_lsb_per_dps;
 8000fde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fea:	4b6d      	ldr	r3, [pc, #436]	@ (80011a0 <IMU_Init+0x2e8>)
 8000fec:	edd3 7a00 	vldr	s15, [r3]
 8000ff0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000ff4:	4b6f      	ldr	r3, [pc, #444]	@ (80011b4 <IMU_Init+0x2fc>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80011b4 <IMU_Init+0x2fc>)
 8001000:	edc3 7a00 	vstr	s15, [r3]
      good++;
 8001004:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001006:	3301      	adds	r3, #1
 8001008:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    HAL_Delay(sample_delay_ms);
 800100a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800100c:	f000 ffee 	bl	8001fec <HAL_Delay>
  for (int i = 0; i < N; i++) {
 8001010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001012:	3301      	adds	r3, #1
 8001014:	643b      	str	r3, [r7, #64]	@ 0x40
 8001016:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800101a:	429a      	cmp	r2, r3
 800101c:	dba2      	blt.n	8000f64 <IMU_Init+0xac>
  }

  if (good > 0) {
 800101e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001020:	2b00      	cmp	r3, #0
 8001022:	dd26      	ble.n	8001072 <IMU_Init+0x1ba>
    s_gx_bias /= (float)good;
 8001024:	4b61      	ldr	r3, [pc, #388]	@ (80011ac <IMU_Init+0x2f4>)
 8001026:	edd3 6a00 	vldr	s13, [r3]
 800102a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001034:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001038:	4b5c      	ldr	r3, [pc, #368]	@ (80011ac <IMU_Init+0x2f4>)
 800103a:	edc3 7a00 	vstr	s15, [r3]
    s_gy_bias /= (float)good;
 800103e:	4b5c      	ldr	r3, [pc, #368]	@ (80011b0 <IMU_Init+0x2f8>)
 8001040:	edd3 6a00 	vldr	s13, [r3]
 8001044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800104e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001052:	4b57      	ldr	r3, [pc, #348]	@ (80011b0 <IMU_Init+0x2f8>)
 8001054:	edc3 7a00 	vstr	s15, [r3]
    s_gz_bias /= (float)good;
 8001058:	4b56      	ldr	r3, [pc, #344]	@ (80011b4 <IMU_Init+0x2fc>)
 800105a:	edd3 6a00 	vldr	s13, [r3]
 800105e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001060:	ee07 3a90 	vmov	s15, r3
 8001064:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001068:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106c:	4b51      	ldr	r3, [pc, #324]	@ (80011b4 <IMU_Init+0x2fc>)
 800106e:	edc3 7a00 	vstr	s15, [r3]
  }

  // ===== Initialize roll/pitch using accelerometer angle (no jump at start) =====
  {
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8001072:	f107 040c 	add.w	r4, r7, #12
 8001076:	f107 020e 	add.w	r2, r7, #14
 800107a:	f107 0110 	add.w	r1, r7, #16
 800107e:	f107 0012 	add.w	r0, r7, #18
 8001082:	1dbb      	adds	r3, r7, #6
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	f107 030a 	add.w	r3, r7, #10
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	4623      	mov	r3, r4
 8001094:	f7ff feb0 	bl	8000df8 <imu_read_raw_burst>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d166      	bne.n	800116c <IMU_Init+0x2b4>
      float ax_g = (float)ax / s_accel_lsb_per_g;
 800109e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80010a2:	ee07 3a90 	vmov	s15, r3
 80010a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010aa:	4b3f      	ldr	r3, [pc, #252]	@ (80011a8 <IMU_Init+0x2f0>)
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010b4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      float ay_g = (float)ay / s_accel_lsb_per_g;
 80010b8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010bc:	ee07 3a90 	vmov	s15, r3
 80010c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010c4:	4b38      	ldr	r3, [pc, #224]	@ (80011a8 <IMU_Init+0x2f0>)
 80010c6:	ed93 7a00 	vldr	s14, [r3]
 80010ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ce:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      float az_g = (float)az / s_accel_lsb_per_g;
 80010d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010de:	4b32      	ldr	r3, [pc, #200]	@ (80011a8 <IMU_Init+0x2f0>)
 80010e0:	ed93 7a00 	vldr	s14, [r3]
 80010e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010e8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

      const float RAD2DEG = 57.2957795f;
 80010ec:	4b32      	ldr	r3, [pc, #200]	@ (80011b8 <IMU_Init+0x300>)
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
      s_roll_deg  = atan2f(ay_g, az_g) * RAD2DEG;
 80010f0:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80010f4:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80010f8:	f006 fb04 	bl	8007704 <atan2f>
 80010fc:	eeb0 7a40 	vmov.f32	s14, s0
 8001100:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001108:	4b2c      	ldr	r3, [pc, #176]	@ (80011bc <IMU_Init+0x304>)
 800110a:	edc3 7a00 	vstr	s15, [r3]

      float denom = sqrtf(ay_g*ay_g + az_g*az_g);
 800110e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001112:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001116:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800111a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800111e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001122:	eeb0 0a67 	vmov.f32	s0, s15
 8001126:	f006 faef 	bl	8007708 <sqrtf>
 800112a:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
      if (denom < 1e-6f) denom = 1e-6f;
 800112e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001132:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80011c0 <IMU_Init+0x308>
 8001136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800113a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113e:	d501      	bpl.n	8001144 <IMU_Init+0x28c>
 8001140:	4b20      	ldr	r3, [pc, #128]	@ (80011c4 <IMU_Init+0x30c>)
 8001142:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_pitch_deg = atan2f(-ax_g, denom) * RAD2DEG;
 8001144:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001148:	eef1 7a67 	vneg.f32	s15, s15
 800114c:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8001150:	eeb0 0a67 	vmov.f32	s0, s15
 8001154:	f006 fad6 	bl	8007704 <atan2f>
 8001158:	eeb0 7a40 	vmov.f32	s14, s0
 800115c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001164:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <IMU_Init+0x310>)
 8001166:	edc3 7a00 	vstr	s15, [r3]
 800116a:	e007      	b.n	800117c <IMU_Init+0x2c4>
    } else {
      s_roll_deg = 0.0f;
 800116c:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <IMU_Init+0x304>)
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
      s_pitch_deg = 0.0f;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <IMU_Init+0x310>)
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
    }
  }

  s_last_ms = HAL_GetTick();
 800117c:	f000 ff2a 	bl	8001fd4 <HAL_GetTick>
 8001180:	4603      	mov	r3, r0
 8001182:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <IMU_Init+0x314>)
 8001184:	6013      	str	r3, [r2, #0]
  s_inited = true;
 8001186:	4b05      	ldr	r3, [pc, #20]	@ (800119c <IMU_Init+0x2e4>)
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
 800118c:	e002      	b.n	8001194 <IMU_Init+0x2dc>
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 800118e:	bf00      	nop
 8001190:	e000      	b.n	8001194 <IMU_Init+0x2dc>
  if (!whoami_ok(w)) return;
 8001192:	bf00      	nop
}
 8001194:	374c      	adds	r7, #76	@ 0x4c
 8001196:	46bd      	mov	sp, r7
 8001198:	bd90      	pop	{r4, r7, pc}
 800119a:	bf00      	nop
 800119c:	20000254 	.word	0x20000254
 80011a0:	20000004 	.word	0x20000004
 80011a4:	41833333 	.word	0x41833333
 80011a8:	20000008 	.word	0x20000008
 80011ac:	20000264 	.word	0x20000264
 80011b0:	20000268 	.word	0x20000268
 80011b4:	2000026c 	.word	0x2000026c
 80011b8:	42652ee1 	.word	0x42652ee1
 80011bc:	20000258 	.word	0x20000258
 80011c0:	358637bd 	.word	0x358637bd
 80011c4:	358637bd 	.word	0x358637bd
 80011c8:	2000025c 	.word	0x2000025c
 80011cc:	20000260 	.word	0x20000260

080011d0 <IMU_Update>:

float IMU_Update(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  if (!s_inited) return 0.0f;
 80011d6:	4b16      	ldr	r3, [pc, #88]	@ (8001230 <IMU_Update+0x60>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	f083 0301 	eor.w	r3, r3, #1
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d002      	beq.n	80011ea <IMU_Update+0x1a>
 80011e4:	f04f 0300 	mov.w	r3, #0
 80011e8:	e01b      	b.n	8001222 <IMU_Update+0x52>

  uint8_t w = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	71fb      	strb	r3, [r7, #7]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return 0.0f;
 80011ee:	1dfb      	adds	r3, r7, #7
 80011f0:	4619      	mov	r1, r3
 80011f2:	2075      	movs	r0, #117	@ 0x75
 80011f4:	f7ff fd94 	bl	8000d20 <imu_read_u8>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d002      	beq.n	8001204 <IMU_Update+0x34>
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	e00e      	b.n	8001222 <IMU_Update+0x52>
  if (!whoami_ok(w)) return 0.0f;
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fddc 	bl	8000dc4 <whoami_ok>
 800120c:	4603      	mov	r3, r0
 800120e:	f083 0301 	eor.w	r3, r3, #1
 8001212:	b2db      	uxtb	r3, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <IMU_Update+0x4e>
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	e001      	b.n	8001222 <IMU_Update+0x52>

  return 1.0f;
 800121e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 8001222:	ee07 3a90 	vmov	s15, r3
 8001226:	eeb0 0a67 	vmov.f32	s0, s15
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000254 	.word	0x20000254

08001234 <IMU_ReadRaw>:

HAL_StatusTypeDef IMU_ReadRaw(IMU_Raw *out)
{
 8001234:	b590      	push	{r4, r7, lr}
 8001236:	b08b      	sub	sp, #44	@ 0x2c
 8001238:	af04      	add	r7, sp, #16
 800123a:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <IMU_ReadRaw+0x12>
 8001242:	2301      	movs	r3, #1
 8001244:	e04d      	b.n	80012e2 <IMU_ReadRaw+0xae>
  if (!s_inited) return HAL_ERROR;
 8001246:	4b29      	ldr	r3, [pc, #164]	@ (80012ec <IMU_ReadRaw+0xb8>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	f083 0301 	eor.w	r3, r3, #1
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <IMU_ReadRaw+0x24>
 8001254:	2301      	movs	r3, #1
 8001256:	e044      	b.n	80012e2 <IMU_ReadRaw+0xae>

  if (IMU_Update() < 0.5f) return HAL_ERROR;
 8001258:	f7ff ffba 	bl	80011d0 <IMU_Update>
 800125c:	eef0 7a40 	vmov.f32	s15, s0
 8001260:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001264:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126c:	d501      	bpl.n	8001272 <IMU_ReadRaw+0x3e>
 800126e:	2301      	movs	r3, #1
 8001270:	e037      	b.n	80012e2 <IMU_ReadRaw+0xae>

  int16_t ax, ay, az, gx, gy, gz, temp;
  HAL_StatusTypeDef st = imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp);
 8001272:	f107 040e 	add.w	r4, r7, #14
 8001276:	f107 0210 	add.w	r2, r7, #16
 800127a:	f107 0112 	add.w	r1, r7, #18
 800127e:	f107 0014 	add.w	r0, r7, #20
 8001282:	f107 0308 	add.w	r3, r7, #8
 8001286:	9302      	str	r3, [sp, #8]
 8001288:	f107 030a 	add.w	r3, r7, #10
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	4623      	mov	r3, r4
 8001296:	f7ff fdaf 	bl	8000df8 <imu_read_raw_burst>
 800129a:	4603      	mov	r3, r0
 800129c:	75fb      	strb	r3, [r7, #23]
  if (st != HAL_OK) return st;
 800129e:	7dfb      	ldrb	r3, [r7, #23]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <IMU_ReadRaw+0x74>
 80012a4:	7dfb      	ldrb	r3, [r7, #23]
 80012a6:	e01c      	b.n	80012e2 <IMU_ReadRaw+0xae>

  out->ax = ax; out->ay = ay; out->az = az;
 80012a8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	801a      	strh	r2, [r3, #0]
 80012b0:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	805a      	strh	r2, [r3, #2]
 80012b8:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	809a      	strh	r2, [r3, #4]
  out->gx = gx; out->gy = gy; out->gz = gz;
 80012c0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	80da      	strh	r2, [r3, #6]
 80012c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	811a      	strh	r2, [r3, #8]
 80012d0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	815a      	strh	r2, [r3, #10]
  out->temp = temp;
 80012d8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	819a      	strh	r2, [r3, #12]

  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	371c      	adds	r7, #28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd90      	pop	{r4, r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000254 	.word	0x20000254

080012f0 <IMU_ReadData>:

HAL_StatusTypeDef IMU_ReadData(IMU_Data *out)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b090      	sub	sp, #64	@ 0x40
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <IMU_ReadData+0x12>
 80012fe:	2301      	movs	r3, #1
 8001300:	e132      	b.n	8001568 <IMU_ReadData+0x278>

  IMU_Raw r;
  HAL_StatusTypeDef st = IMU_ReadRaw(&r);
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff94 	bl	8001234 <IMU_ReadRaw>
 800130c:	4603      	mov	r3, r0
 800130e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (st != HAL_OK) return st;
 8001312:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001316:	2b00      	cmp	r3, #0
 8001318:	d002      	beq.n	8001320 <IMU_ReadData+0x30>
 800131a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800131e:	e123      	b.n	8001568 <IMU_ReadData+0x278>

  out->ax_g = (float)r.ax / s_accel_lsb_per_g;
 8001320:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001324:	ee07 3a90 	vmov	s15, r3
 8001328:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800132c:	4b90      	ldr	r3, [pc, #576]	@ (8001570 <IMU_ReadData+0x280>)
 800132e:	ed93 7a00 	vldr	s14, [r3]
 8001332:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edc3 7a00 	vstr	s15, [r3]
  out->ay_g = (float)r.ay / s_accel_lsb_per_g;
 800133c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001340:	ee07 3a90 	vmov	s15, r3
 8001344:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001348:	4b89      	ldr	r3, [pc, #548]	@ (8001570 <IMU_ReadData+0x280>)
 800134a:	ed93 7a00 	vldr	s14, [r3]
 800134e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edc3 7a01 	vstr	s15, [r3, #4]
  out->az_g = (float)r.az / s_accel_lsb_per_g;
 8001358:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800135c:	ee07 3a90 	vmov	s15, r3
 8001360:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001364:	4b82      	ldr	r3, [pc, #520]	@ (8001570 <IMU_ReadData+0x280>)
 8001366:	ed93 7a00 	vldr	s14, [r3]
 800136a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	edc3 7a02 	vstr	s15, [r3, #8]

  // gyro in dps + remove bias
  out->gx_dps = ((float)r.gx / s_gyro_lsb_per_dps) - s_gx_bias;
 8001374:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001378:	ee07 3a90 	vmov	s15, r3
 800137c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001380:	4b7c      	ldr	r3, [pc, #496]	@ (8001574 <IMU_ReadData+0x284>)
 8001382:	edd3 7a00 	vldr	s15, [r3]
 8001386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800138a:	4b7b      	ldr	r3, [pc, #492]	@ (8001578 <IMU_ReadData+0x288>)
 800138c:	edd3 7a00 	vldr	s15, [r3]
 8001390:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	edc3 7a03 	vstr	s15, [r3, #12]
  out->gy_dps = ((float)r.gy / s_gyro_lsb_per_dps) - s_gy_bias;
 800139a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013a6:	4b73      	ldr	r3, [pc, #460]	@ (8001574 <IMU_ReadData+0x284>)
 80013a8:	edd3 7a00 	vldr	s15, [r3]
 80013ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013b0:	4b72      	ldr	r3, [pc, #456]	@ (800157c <IMU_ReadData+0x28c>)
 80013b2:	edd3 7a00 	vldr	s15, [r3]
 80013b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edc3 7a04 	vstr	s15, [r3, #16]
  out->gz_dps = ((float)r.gz / s_gyro_lsb_per_dps) - s_gz_bias;
 80013c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013cc:	4b69      	ldr	r3, [pc, #420]	@ (8001574 <IMU_ReadData+0x284>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001580 <IMU_ReadData+0x290>)
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	edc3 7a05 	vstr	s15, [r3, #20]

  // temperature (°C)
  out->temp_c = ((float)r.temp) / 333.87f + 21.0f;
 80013e6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f2:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001584 <IMU_ReadData+0x294>
 80013f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fa:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80013fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	edc3 7a06 	vstr	s15, [r3, #24]

  // --- dt (seconds) ---
  uint32_t now = HAL_GetTick();
 8001408:	f000 fde4 	bl	8001fd4 <HAL_GetTick>
 800140c:	6338      	str	r0, [r7, #48]	@ 0x30
  float dt = (now - s_last_ms) / 1000.0f;
 800140e:	4b5e      	ldr	r3, [pc, #376]	@ (8001588 <IMU_ReadData+0x298>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800141e:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 800158c <IMU_ReadData+0x29c>
 8001422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001426:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
  if (dt <= 0.0f) dt = 0.001f;
 800142a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800142e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	d801      	bhi.n	800143c <IMU_ReadData+0x14c>
 8001438:	4b55      	ldr	r3, [pc, #340]	@ (8001590 <IMU_ReadData+0x2a0>)
 800143a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_last_ms = now;
 800143c:	4a52      	ldr	r2, [pc, #328]	@ (8001588 <IMU_ReadData+0x298>)
 800143e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001440:	6013      	str	r3, [r2, #0]

  // --- angles from accelerometer (deg) ---
  const float RAD2DEG = 57.2957795f;
 8001442:	4b54      	ldr	r3, [pc, #336]	@ (8001594 <IMU_ReadData+0x2a4>)
 8001444:	62fb      	str	r3, [r7, #44]	@ 0x2c

  float roll_acc = atan2f(out->ay_g, out->az_g) * RAD2DEG;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	edd3 7a01 	vldr	s15, [r3, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001452:	eef0 0a47 	vmov.f32	s1, s14
 8001456:	eeb0 0a67 	vmov.f32	s0, s15
 800145a:	f006 f953 	bl	8007704 <atan2f>
 800145e:	eeb0 7a40 	vmov.f32	s14, s0
 8001462:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001466:	ee67 7a87 	vmul.f32	s15, s15, s14
 800146a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

  float denom = sqrtf(out->ay_g*out->ay_g + out->az_g*out->az_g);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	ed93 7a01 	vldr	s14, [r3, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	edd3 7a01 	vldr	s15, [r3, #4]
 800147a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	edd3 6a02 	vldr	s13, [r3, #8]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	edd3 7a02 	vldr	s15, [r3, #8]
 800148a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800148e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001492:	eeb0 0a67 	vmov.f32	s0, s15
 8001496:	f006 f937 	bl	8007708 <sqrtf>
 800149a:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
  if (denom < 1e-6f) denom = 1e-6f;
 800149e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80014a2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001598 <IMU_ReadData+0x2a8>
 80014a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	d501      	bpl.n	80014b4 <IMU_ReadData+0x1c4>
 80014b0:	4b3a      	ldr	r3, [pc, #232]	@ (800159c <IMU_ReadData+0x2ac>)
 80014b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  float pitch_acc = atan2f(-out->ax_g, denom) * RAD2DEG;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	edd3 7a00 	vldr	s15, [r3]
 80014ba:	eef1 7a67 	vneg.f32	s15, s15
 80014be:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 80014c2:	eeb0 0a67 	vmov.f32	s0, s15
 80014c6:	f006 f91d 	bl	8007704 <atan2f>
 80014ca:	eeb0 7a40 	vmov.f32	s14, s0
 80014ce:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

  // --- integrate gyro (deg) ---
  float roll_gyro  = s_roll_deg  + out->gx_dps * dt;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	ed93 7a03 	vldr	s14, [r3, #12]
 80014e0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014e8:	4b2d      	ldr	r3, [pc, #180]	@ (80015a0 <IMU_ReadData+0x2b0>)
 80014ea:	edd3 7a00 	vldr	s15, [r3]
 80014ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f2:	edc7 7a08 	vstr	s15, [r7, #32]
  float pitch_gyro = s_pitch_deg + out->gy_dps * dt;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	ed93 7a04 	vldr	s14, [r3, #16]
 80014fc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001500:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001504:	4b27      	ldr	r3, [pc, #156]	@ (80015a4 <IMU_ReadData+0x2b4>)
 8001506:	edd3 7a00 	vldr	s15, [r3]
 800150a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150e:	edc7 7a07 	vstr	s15, [r7, #28]

  // --- complementary filter ---
  s_roll_deg  = COMP_ALPHA * roll_gyro  + (1.0f - COMP_ALPHA) * roll_acc;
 8001512:	edd7 7a08 	vldr	s15, [r7, #32]
 8001516:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80015a8 <IMU_ReadData+0x2b8>
 800151a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800151e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001522:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80015ac <IMU_ReadData+0x2bc>
 8001526:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800152a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152e:	4b1c      	ldr	r3, [pc, #112]	@ (80015a0 <IMU_ReadData+0x2b0>)
 8001530:	edc3 7a00 	vstr	s15, [r3]
  s_pitch_deg = COMP_ALPHA * pitch_gyro + (1.0f - COMP_ALPHA) * pitch_acc;
 8001534:	edd7 7a07 	vldr	s15, [r7, #28]
 8001538:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80015a8 <IMU_ReadData+0x2b8>
 800153c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001540:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001544:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80015ac <IMU_ReadData+0x2bc>
 8001548:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800154c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <IMU_ReadData+0x2b4>)
 8001552:	edc3 7a00 	vstr	s15, [r3]

  out->roll_deg  = s_roll_deg;
 8001556:	4b12      	ldr	r3, [pc, #72]	@ (80015a0 <IMU_ReadData+0x2b0>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	61da      	str	r2, [r3, #28]
  out->pitch_deg = s_pitch_deg;
 800155e:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <IMU_ReadData+0x2b4>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	621a      	str	r2, [r3, #32]

  return HAL_OK;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3740      	adds	r7, #64	@ 0x40
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000008 	.word	0x20000008
 8001574:	20000004 	.word	0x20000004
 8001578:	20000264 	.word	0x20000264
 800157c:	20000268 	.word	0x20000268
 8001580:	2000026c 	.word	0x2000026c
 8001584:	43a6ef5c 	.word	0x43a6ef5c
 8001588:	20000260 	.word	0x20000260
 800158c:	447a0000 	.word	0x447a0000
 8001590:	3a83126f 	.word	0x3a83126f
 8001594:	42652ee1 	.word	0x42652ee1
 8001598:	358637bd 	.word	0x358637bd
 800159c:	358637bd 	.word	0x358637bd
 80015a0:	20000258 	.word	0x20000258
 80015a4:	2000025c 	.word	0x2000025c
 80015a8:	3f7ae148 	.word	0x3f7ae148
 80015ac:	3ca3d700 	.word	0x3ca3d700

080015b0 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b088      	sub	sp, #32
 80015b4:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 80015c6:	1d3a      	adds	r2, r7, #4
 80015c8:	f107 0308 	add.w	r3, r7, #8
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f003 f8a4 	bl	800471c <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 80015d4:	f003 f85e 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 80015d8:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <tim_apb1_clk_hz+0x36>
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	e000      	b.n	80015e8 <tim_apb1_clk_hz+0x38>
 80015e6:	69fb      	ldr	r3, [r7, #28]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3720      	adds	r7, #32
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 80015fc:	f7ff ffd8 	bl	80015b0 <tim_apb1_clk_hz>
 8001600:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d101      	bne.n	800160c <compute_psc_arr+0x1c>
 8001608:	2301      	movs	r3, #1
 800160a:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
 8001610:	e024      	b.n	800165c <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	fb02 f303 	mul.w	r3, r2, r3
 800161c:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d015      	beq.n	8001650 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	fbb2 f3f3 	udiv	r3, r2, r3
 800162c:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d00f      	beq.n	8001654 <compute_psc_arr+0x64>
        a -= 1u;
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	3b01      	subs	r3, #1
 8001638:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001640:	d209      	bcs.n	8001656 <compute_psc_arr+0x66>
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	69fa      	ldr	r2, [r7, #28]
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e011      	b.n	8001674 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8001650:	bf00      	nop
 8001652:	e000      	b.n	8001656 <compute_psc_arr+0x66>
        if (a == 0u) continue;
 8001654:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	3301      	adds	r3, #1
 800165a:	61fb      	str	r3, [r7, #28]
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001662:	d3d6      	bcc.n	8001612 <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800166a:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001672:	601a      	str	r2, [r3, #0]
}
 8001674:	3720      	adds	r7, #32
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 8001686:	edd7 7a01 	vldr	s15, [r7, #4]
 800168a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800168e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001692:	d801      	bhi.n	8001698 <pct_to_freq_hz+0x1c>
 8001694:	2300      	movs	r3, #0
 8001696:	e02d      	b.n	80016f4 <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8001698:	edd7 7a01 	vldr	s15, [r7, #4]
 800169c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001700 <pct_to_freq_hz+0x84>
 80016a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a8:	db02      	blt.n	80016b0 <pct_to_freq_hz+0x34>
 80016aa:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80016ae:	e021      	b.n	80016f4 <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 80016b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016b4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001704 <pct_to_freq_hz+0x88>
 80016b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016bc:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001700 <pct_to_freq_hz+0x84>
 80016c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c4:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 80016c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d8:	d502      	bpl.n	80016e0 <pct_to_freq_hz+0x64>
 80016da:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80016de:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 80016e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80016e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016f0:	ee17 3a90 	vmov	r3, s15
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	42c80000 	.word	0x42c80000
 8001704:	46c35000 	.word	0x46c35000

08001708 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
 8001714:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d10b      	bne.n	8001734 <pwm_set_freq_50pct+0x2c>
        if (*running) {
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d069      	beq.n	80017f8 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f003 fb48 	bl	8004dbc <HAL_TIM_PWM_Stop>
            *running = false;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
 8001732:	e062      	b.n	80017fa <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 8001734:	f107 0210 	add.w	r2, r7, #16
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4619      	mov	r1, r3
 800173e:	6838      	ldr	r0, [r7, #0]
 8001740:	f7ff ff56 	bl	80015f0 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d106      	bne.n	800176e <pwm_set_freq_50pct+0x66>
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	0852      	lsrs	r2, r2, #1
 800176a:	635a      	str	r2, [r3, #52]	@ 0x34
 800176c:	e02d      	b.n	80017ca <pwm_set_freq_50pct+0xc2>
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	2b04      	cmp	r3, #4
 8001772:	d106      	bne.n	8001782 <pwm_set_freq_50pct+0x7a>
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	3301      	adds	r3, #1
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	085b      	lsrs	r3, r3, #1
 800177e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001780:	e023      	b.n	80017ca <pwm_set_freq_50pct+0xc2>
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	2b08      	cmp	r3, #8
 8001786:	d106      	bne.n	8001796 <pwm_set_freq_50pct+0x8e>
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	3301      	adds	r3, #1
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	085b      	lsrs	r3, r3, #1
 8001792:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001794:	e019      	b.n	80017ca <pwm_set_freq_50pct+0xc2>
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b0c      	cmp	r3, #12
 800179a:	d106      	bne.n	80017aa <pwm_set_freq_50pct+0xa2>
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	3301      	adds	r3, #1
 80017a0:	68fa      	ldr	r2, [r7, #12]
 80017a2:	6812      	ldr	r2, [r2, #0]
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a8:	e00f      	b.n	80017ca <pwm_set_freq_50pct+0xc2>
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	2b10      	cmp	r3, #16
 80017ae:	d106      	bne.n	80017be <pwm_set_freq_50pct+0xb6>
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	3301      	adds	r3, #1
 80017b4:	68fa      	ldr	r2, [r7, #12]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	085b      	lsrs	r3, r3, #1
 80017ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80017bc:	e005      	b.n	80017ca <pwm_set_freq_50pct+0xc2>
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	3301      	adds	r3, #1
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2200      	movs	r2, #0
 80017d0:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 80017d2:	2101      	movs	r1, #1
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	f003 fe89 	bl	80054ec <HAL_TIM_GenerateEvent>

    if (!*running) {
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	f083 0301 	eor.w	r3, r3, #1
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d008      	beq.n	80017fa <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 80017e8:	68b9      	ldr	r1, [r7, #8]
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f003 f9fa 	bl	8004be4 <HAL_TIM_PWM_Start>
        *running = true;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	e000      	b.n	80017fa <pwm_set_freq_50pct+0xf2>
        return;
 80017f8:	bf00      	nop
    }
}
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2b01      	cmp	r3, #1
 800180e:	bf0c      	ite	eq
 8001810:	2301      	moveq	r3, #1
 8001812:	2300      	movne	r3, #0
 8001814:	b2db      	uxtb	r3, r3
 8001816:	461a      	mov	r2, r3
 8001818:	2108      	movs	r1, #8
 800181a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800181e:	f000 ff21 	bl	8002664 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	2b01      	cmp	r3, #1
 8001838:	bf0c      	ite	eq
 800183a:	2301      	moveq	r3, #1
 800183c:	2300      	movne	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	461a      	mov	r2, r3
 8001842:	2104      	movs	r1, #4
 8001844:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001848:	f000 ff0c 	bl	8002664 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <Motors_SetEnable>:

// Driver enable control
void Motors_SetEnable(bool enable)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_EN_GPIO_Port, L_EN_Pin,
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	461a      	mov	r2, r3
 8001862:	2102      	movs	r1, #2
 8001864:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001868:	f000 fefc 	bl	8002664 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(R_EN_GPIO_Port, R_EN_Pin,
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	461a      	mov	r2, r3
 8001870:	2110      	movs	r1, #16
 8001872:	4803      	ldr	r0, [pc, #12]	@ (8001880 <Motors_SetEnable+0x2c>)
 8001874:	f000 fef6 	bl	8002664 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001878:	bf00      	nop
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	48000400 	.word	0x48000400

08001884 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8001888:	2100      	movs	r1, #0
 800188a:	481b      	ldr	r0, [pc, #108]	@ (80018f8 <Motors_Init+0x74>)
 800188c:	f003 fa96 	bl	8004dbc <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8001890:	2104      	movs	r1, #4
 8001892:	481a      	ldr	r0, [pc, #104]	@ (80018fc <Motors_Init+0x78>)
 8001894:	f003 fa92 	bl	8004dbc <HAL_TIM_PWM_Stop>
    s_runL = false;
 8001898:	4b19      	ldr	r3, [pc, #100]	@ (8001900 <Motors_Init+0x7c>)
 800189a:	2200      	movs	r2, #0
 800189c:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 800189e:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <Motors_Init+0x80>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 80018a4:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <Motors_Init+0x84>)
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	4b16      	ldr	r3, [pc, #88]	@ (8001908 <Motors_Init+0x84>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a16      	ldr	r2, [pc, #88]	@ (800190c <Motors_Init+0x88>)
 80018b2:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <Motors_Init+0x8c>)
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	4b14      	ldr	r3, [pc, #80]	@ (8001910 <Motors_Init+0x8c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a14      	ldr	r2, [pc, #80]	@ (8001914 <Motors_Init+0x90>)
 80018c2:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 80018c4:	f000 fb86 	bl	8001fd4 <HAL_GetTick>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4a13      	ldr	r2, [pc, #76]	@ (8001918 <Motors_Init+0x94>)
 80018cc:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 80018ce:	4b13      	ldr	r3, [pc, #76]	@ (800191c <Motors_Init+0x98>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <Motors_Init+0x9c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 80018da:	4b10      	ldr	r3, [pc, #64]	@ (800191c <Motors_Init+0x98>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff8e 	bl	8001800 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 80018e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <Motors_Init+0x9c>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff9e 	bl	800182a <motor_set_dir_right>

    Motors_SetEnable(false);
 80018ee:	2000      	movs	r0, #0
 80018f0:	f7ff ffb0 	bl	8001854 <Motors_SetEnable>
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000134 	.word	0x20000134
 80018fc:	20000180 	.word	0x20000180
 8001900:	20000284 	.word	0x20000284
 8001904:	20000285 	.word	0x20000285
 8001908:	20000274 	.word	0x20000274
 800190c:	20000270 	.word	0x20000270
 8001910:	2000027c 	.word	0x2000027c
 8001914:	20000278 	.word	0x20000278
 8001918:	20000280 	.word	0x20000280
 800191c:	20000286 	.word	0x20000286
 8001920:	20000287 	.word	0x20000287

08001924 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af00      	add	r7, sp, #0
 800192a:	ed87 0a01 	vstr	s0, [r7, #4]
 800192e:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8001932:	edd7 7a01 	vldr	s15, [r7, #4]
 8001936:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	bf4c      	ite	mi
 8001940:	2301      	movmi	r3, #1
 8001942:	2300      	movpl	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8001948:	edd7 7a00 	vldr	s15, [r7]
 800194c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001954:	bf4c      	ite	mi
 8001956:	2301      	movmi	r3, #1
 8001958:	2300      	movpl	r3, #0
 800195a:	b2db      	uxtb	r3, r3
 800195c:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 800195e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001962:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	d504      	bpl.n	8001976 <Motors_Speed_inPercent+0x52>
 800196c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001970:	eef1 7a67 	vneg.f32	s15, s15
 8001974:	e001      	b.n	800197a <Motors_Speed_inPercent+0x56>
 8001976:	edd7 7a01 	vldr	s15, [r7, #4]
 800197a:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 800197e:	edd7 7a00 	vldr	s15, [r7]
 8001982:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198a:	d504      	bpl.n	8001996 <Motors_Speed_inPercent+0x72>
 800198c:	edd7 7a00 	vldr	s15, [r7]
 8001990:	eef1 7a67 	vneg.f32	s15, s15
 8001994:	e001      	b.n	800199a <Motors_Speed_inPercent+0x76>
 8001996:	edd7 7a00 	vldr	s15, [r7]
 800199a:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 800199e:	edd7 7a07 	vldr	s15, [r7, #28]
 80019a2:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8001c20 <Motors_Speed_inPercent+0x2fc>
 80019a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ae:	dd01      	ble.n	80019b4 <Motors_Speed_inPercent+0x90>
 80019b0:	4b9c      	ldr	r3, [pc, #624]	@ (8001c24 <Motors_Speed_inPercent+0x300>)
 80019b2:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 80019b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80019b8:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001c20 <Motors_Speed_inPercent+0x2fc>
 80019bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c4:	dd01      	ble.n	80019ca <Motors_Speed_inPercent+0xa6>
 80019c6:	4b97      	ldr	r3, [pc, #604]	@ (8001c24 <Motors_Speed_inPercent+0x300>)
 80019c8:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 80019ca:	4b97      	ldr	r3, [pc, #604]	@ (8001c28 <Motors_Speed_inPercent+0x304>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	7dfa      	ldrb	r2, [r7, #23]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	bf14      	ite	ne
 80019d4:	2301      	movne	r3, #1
 80019d6:	2300      	moveq	r3, #0
 80019d8:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 80019da:	4b94      	ldr	r3, [pc, #592]	@ (8001c2c <Motors_Speed_inPercent+0x308>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	7dba      	ldrb	r2, [r7, #22]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	bf14      	ite	ne
 80019e4:	2301      	movne	r3, #1
 80019e6:	2300      	moveq	r3, #0
 80019e8:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 80019ea:	7d7b      	ldrb	r3, [r7, #21]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00a      	beq.n	8001a06 <Motors_Speed_inPercent+0xe2>
 80019f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 80019f2:	edd3 7a00 	vldr	s15, [r3]
 80019f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fe:	dd02      	ble.n	8001a06 <Motors_Speed_inPercent+0xe2>
 8001a00:	f04f 0300 	mov.w	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 8001a06:	7d3b      	ldrb	r3, [r7, #20]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d00a      	beq.n	8001a22 <Motors_Speed_inPercent+0xfe>
 8001a0c:	4b89      	ldr	r3, [pc, #548]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001a0e:	edd3 7a00 	vldr	s15, [r3]
 8001a12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1a:	dd02      	ble.n	8001a22 <Motors_Speed_inPercent+0xfe>
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 8001a22:	4a85      	ldr	r2, [pc, #532]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8001a28:	4a84      	ldr	r2, [pc, #528]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 8001a2e:	f000 fad1 	bl	8001fd4 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001a34:	4b82      	ldr	r3, [pc, #520]	@ (8001c40 <Motors_Speed_inPercent+0x31c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	1ad2      	subs	r2, r2, r3
 8001a3c:	4b81      	ldr	r3, [pc, #516]	@ (8001c44 <Motors_Speed_inPercent+0x320>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	f0c0 80e9 	bcc.w	8001c18 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 8001a46:	4a7e      	ldr	r2, [pc, #504]	@ (8001c40 <Motors_Speed_inPercent+0x31c>)
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 8001a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c48 <Motors_Speed_inPercent+0x324>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 8001a52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5e:	d808      	bhi.n	8001a72 <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 8001a60:	4b75      	ldr	r3, [pc, #468]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a72      	ldr	r2, [pc, #456]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001a66:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 8001a68:	4b74      	ldr	r3, [pc, #464]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a71      	ldr	r2, [pc, #452]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	e091      	b.n	8001b96 <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 8001a72:	4b6f      	ldr	r3, [pc, #444]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001a74:	ed93 7a00 	vldr	s14, [r3]
 8001a78:	4b6f      	ldr	r3, [pc, #444]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a86:	d519      	bpl.n	8001abc <Motors_Speed_inPercent+0x198>
 8001a88:	4b69      	ldr	r3, [pc, #420]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001a8a:	ed93 7a00 	vldr	s14, [r3]
 8001a8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a96:	4b66      	ldr	r3, [pc, #408]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001a98:	edc3 7a00 	vstr	s15, [r3]
 8001a9c:	4b64      	ldr	r3, [pc, #400]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001a9e:	ed93 7a00 	vldr	s14, [r3]
 8001aa2:	4b65      	ldr	r3, [pc, #404]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001aa4:	edd3 7a00 	vldr	s15, [r3]
 8001aa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab0:	dd28      	ble.n	8001b04 <Motors_Speed_inPercent+0x1e0>
 8001ab2:	4b61      	ldr	r3, [pc, #388]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a5e      	ldr	r2, [pc, #376]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	e023      	b.n	8001b04 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8001abc:	4b5c      	ldr	r3, [pc, #368]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001abe:	ed93 7a00 	vldr	s14, [r3]
 8001ac2:	4b5d      	ldr	r3, [pc, #372]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001ac4:	edd3 7a00 	vldr	s15, [r3]
 8001ac8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad0:	dd18      	ble.n	8001b04 <Motors_Speed_inPercent+0x1e0>
 8001ad2:	4b57      	ldr	r3, [pc, #348]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001ad4:	ed93 7a00 	vldr	s14, [r3]
 8001ad8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae0:	4b53      	ldr	r3, [pc, #332]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001ae2:	edc3 7a00 	vstr	s15, [r3]
 8001ae6:	4b52      	ldr	r3, [pc, #328]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001ae8:	ed93 7a00 	vldr	s14, [r3]
 8001aec:	4b52      	ldr	r3, [pc, #328]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001aee:	edd3 7a00 	vldr	s15, [r3]
 8001af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	d503      	bpl.n	8001b04 <Motors_Speed_inPercent+0x1e0>
 8001afc:	4b4e      	ldr	r3, [pc, #312]	@ (8001c38 <Motors_Speed_inPercent+0x314>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a4b      	ldr	r2, [pc, #300]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001b02:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001b04:	4b4b      	ldr	r3, [pc, #300]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b06:	ed93 7a00 	vldr	s14, [r3]
 8001b0a:	4b4c      	ldr	r3, [pc, #304]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b18:	d519      	bpl.n	8001b4e <Motors_Speed_inPercent+0x22a>
 8001b1a:	4b46      	ldr	r3, [pc, #280]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b1c:	ed93 7a00 	vldr	s14, [r3]
 8001b20:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b28:	4b42      	ldr	r3, [pc, #264]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b2a:	edc3 7a00 	vstr	s15, [r3]
 8001b2e:	4b41      	ldr	r3, [pc, #260]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b30:	ed93 7a00 	vldr	s14, [r3]
 8001b34:	4b41      	ldr	r3, [pc, #260]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001b36:	edd3 7a00 	vldr	s15, [r3]
 8001b3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	dd28      	ble.n	8001b96 <Motors_Speed_inPercent+0x272>
 8001b44:	4b3d      	ldr	r3, [pc, #244]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a3a      	ldr	r2, [pc, #232]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	e023      	b.n	8001b96 <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8001b4e:	4b39      	ldr	r3, [pc, #228]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b50:	ed93 7a00 	vldr	s14, [r3]
 8001b54:	4b39      	ldr	r3, [pc, #228]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001b56:	edd3 7a00 	vldr	s15, [r3]
 8001b5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b62:	dd18      	ble.n	8001b96 <Motors_Speed_inPercent+0x272>
 8001b64:	4b33      	ldr	r3, [pc, #204]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b66:	ed93 7a00 	vldr	s14, [r3]
 8001b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b72:	4b30      	ldr	r3, [pc, #192]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b74:	edc3 7a00 	vstr	s15, [r3]
 8001b78:	4b2e      	ldr	r3, [pc, #184]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b7a:	ed93 7a00 	vldr	s14, [r3]
 8001b7e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001b80:	edd3 7a00 	vldr	s15, [r3]
 8001b84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8c:	d503      	bpl.n	8001b96 <Motors_Speed_inPercent+0x272>
 8001b8e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c3c <Motors_Speed_inPercent+0x318>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a28      	ldr	r2, [pc, #160]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001b94:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 8001b96:	7d7b      	ldrb	r3, [r7, #21]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00f      	beq.n	8001bbc <Motors_Speed_inPercent+0x298>
 8001b9c:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001b9e:	edd3 7a00 	vldr	s15, [r3]
 8001ba2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001baa:	d107      	bne.n	8001bbc <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 8001bac:	4a1e      	ldr	r2, [pc, #120]	@ (8001c28 <Motors_Speed_inPercent+0x304>)
 8001bae:	7dfb      	ldrb	r3, [r7, #23]
 8001bb0:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c28 <Motors_Speed_inPercent+0x304>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fe22 	bl	8001800 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 8001bbc:	7d3b      	ldrb	r3, [r7, #20]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00f      	beq.n	8001be2 <Motors_Speed_inPercent+0x2be>
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd0:	d107      	bne.n	8001be2 <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8001bd2:	4a16      	ldr	r2, [pc, #88]	@ (8001c2c <Motors_Speed_inPercent+0x308>)
 8001bd4:	7dbb      	ldrb	r3, [r7, #22]
 8001bd6:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001bd8:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <Motors_Speed_inPercent+0x308>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff fe24 	bl	800182a <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001be2:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <Motors_Speed_inPercent+0x30c>)
 8001be4:	edd3 7a00 	vldr	s15, [r3]
 8001be8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bec:	f7ff fd46 	bl	800167c <pct_to_freq_hz>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a16      	ldr	r2, [pc, #88]	@ (8001c4c <Motors_Speed_inPercent+0x328>)
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4816      	ldr	r0, [pc, #88]	@ (8001c50 <Motors_Speed_inPercent+0x32c>)
 8001bf8:	f7ff fd86 	bl	8001708 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c34 <Motors_Speed_inPercent+0x310>)
 8001bfe:	edd3 7a00 	vldr	s15, [r3]
 8001c02:	eeb0 0a67 	vmov.f32	s0, s15
 8001c06:	f7ff fd39 	bl	800167c <pct_to_freq_hz>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4a11      	ldr	r2, [pc, #68]	@ (8001c54 <Motors_Speed_inPercent+0x330>)
 8001c0e:	2104      	movs	r1, #4
 8001c10:	4811      	ldr	r0, [pc, #68]	@ (8001c58 <Motors_Speed_inPercent+0x334>)
 8001c12:	f7ff fd79 	bl	8001708 <pwm_set_freq_50pct>
 8001c16:	e000      	b.n	8001c1a <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001c18:	bf00      	nop
}
 8001c1a:	3720      	adds	r7, #32
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	42c80000 	.word	0x42c80000
 8001c24:	42c80000 	.word	0x42c80000
 8001c28:	20000286 	.word	0x20000286
 8001c2c:	20000287 	.word	0x20000287
 8001c30:	20000270 	.word	0x20000270
 8001c34:	20000274 	.word	0x20000274
 8001c38:	20000278 	.word	0x20000278
 8001c3c:	2000027c 	.word	0x2000027c
 8001c40:	20000280 	.word	0x20000280
 8001c44:	2000000c 	.word	0x2000000c
 8001c48:	20000010 	.word	0x20000010
 8001c4c:	20000284 	.word	0x20000284
 8001c50:	20000134 	.word	0x20000134
 8001c54:	20000285 	.word	0x20000285
 8001c58:	20000180 	.word	0x20000180

08001c5c <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	71fb      	strb	r3, [r7, #7]
	/* ===== LATCH (toggle) na KEY_E ===== */
	static bool motors_enabled = false;
	static bool prev_E = false;

	bool curr_E = (keys_state & KEY_E) != 0u;
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	f003 0320 	and.w	r3, r3, #32
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	bf14      	ite	ne
 8001c70:	2301      	movne	r3, #1
 8001c72:	2300      	moveq	r3, #0
 8001c74:	73fb      	strb	r3, [r7, #15]

	/* rising edge detekcia */
	if (curr_E && !prev_E) {
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d01a      	beq.n	8001cb2 <Motors_Control+0x56>
 8001c7c:	4b37      	ldr	r3, [pc, #220]	@ (8001d5c <Motors_Control+0x100>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	f083 0301 	eor.w	r3, r3, #1
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d013      	beq.n	8001cb2 <Motors_Control+0x56>
		motors_enabled = !motors_enabled;
 8001c8a:	4b35      	ldr	r3, [pc, #212]	@ (8001d60 <Motors_Control+0x104>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	bf14      	ite	ne
 8001c92:	2301      	movne	r3, #1
 8001c94:	2300      	moveq	r3, #0
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	f083 0301 	eor.w	r3, r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d60 <Motors_Control+0x104>)
 8001ca6:	701a      	strb	r2, [r3, #0]
		Motors_SetEnable(motors_enabled);
 8001ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d60 <Motors_Control+0x104>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fdd1 	bl	8001854 <Motors_SetEnable>
	}
	prev_E = curr_E;
 8001cb2:	4a2a      	ldr	r2, [pc, #168]	@ (8001d5c <Motors_Control+0x100>)
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	7013      	strb	r3, [r2, #0]

	/* ===== ak nie sú motory povolené → STOP ===== */
	if (!motors_enabled) {
 8001cb8:	4b29      	ldr	r3, [pc, #164]	@ (8001d60 <Motors_Control+0x104>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	f083 0301 	eor.w	r3, r3, #1
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d006      	beq.n	8001cd4 <Motors_Control+0x78>
		Motors_Speed_inPercent(0.0f, 0.0f);
 8001cc6:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001d64 <Motors_Control+0x108>
 8001cca:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8001d64 <Motors_Control+0x108>
 8001cce:	f7ff fe29 	bl	8001924 <Motors_Speed_inPercent>
		return;
 8001cd2:	e040      	b.n	8001d56 <Motors_Control+0xfa>
	}

	/* ===== normálne riadenie ===== */
	float left  = 0.0f;
 8001cd4:	f04f 0300 	mov.w	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]
	float right = 0.0f;
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]

	if (g_keys_state & KEY_W) { 		// forward
 8001ce0:	4b21      	ldr	r3, [pc, #132]	@ (8001d68 <Motors_Control+0x10c>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d005      	beq.n	8001cfa <Motors_Control+0x9e>
		left  = -1.0f;
 8001cee:	4b1f      	ldr	r3, [pc, #124]	@ (8001d6c <Motors_Control+0x110>)
 8001cf0:	617b      	str	r3, [r7, #20]
		right = 1.0f;
 8001cf2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	e027      	b.n	8001d4a <Motors_Control+0xee>
	} else if (g_keys_state & KEY_S) {  // reverse
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <Motors_Control+0x10c>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	f003 0304 	and.w	r3, r3, #4
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d005      	beq.n	8001d14 <Motors_Control+0xb8>
		left  = 1.0f;
 8001d08:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d0c:	617b      	str	r3, [r7, #20]
		right = -1.0f;
 8001d0e:	4b17      	ldr	r3, [pc, #92]	@ (8001d6c <Motors_Control+0x110>)
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	e01a      	b.n	8001d4a <Motors_Control+0xee>
	} else if (g_keys_state & KEY_A) {  // turn left
 8001d14:	4b14      	ldr	r3, [pc, #80]	@ (8001d68 <Motors_Control+0x10c>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d006      	beq.n	8001d30 <Motors_Control+0xd4>
		left  = 0.5f;
 8001d22:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001d26:	617b      	str	r3, [r7, #20]
		right = 0.5f;
 8001d28:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	e00c      	b.n	8001d4a <Motors_Control+0xee>
	} else if (g_keys_state & KEY_D) {  // turn right
 8001d30:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <Motors_Control+0x10c>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d005      	beq.n	8001d4a <Motors_Control+0xee>
		left  = -0.5f;
 8001d3e:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001d42:	617b      	str	r3, [r7, #20]
		right = -0.5f;
 8001d44:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001d48:	613b      	str	r3, [r7, #16]
	}

	Motors_Speed_inPercent(left, right);
 8001d4a:	edd7 0a04 	vldr	s1, [r7, #16]
 8001d4e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d52:	f7ff fde7 	bl	8001924 <Motors_Speed_inPercent>
}
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000288 	.word	0x20000288
 8001d60:	20000289 	.word	0x20000289
 8001d64:	00000000 	.word	0x00000000
 8001d68:	20000088 	.word	0x20000088
 8001d6c:	bf800000 	.word	0xbf800000

08001d70 <delay_us>:

static TIM_HandleTypeDef *u_htim = NULL;

/* mikrosekundový delay – TIM1 musí bežať na 1 MHz */
static void delay_us(uint16_t us)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <delay_us+0x34>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2200      	movs	r2, #0
 8001d82:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(u_htim) < us) { }
 8001d84:	bf00      	nop
 8001d86:	4b07      	ldr	r3, [pc, #28]	@ (8001da4 <delay_us+0x34>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d8e:	88fb      	ldrh	r3, [r7, #6]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d3f8      	bcc.n	8001d86 <delay_us+0x16>
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	2000028c 	.word	0x2000028c

08001da8 <wait_echo>:

/* čakaj na stav ECHO s timeoutom (µs)
   return 1 = timeout, 0 = OK
*/
static int wait_echo(GPIO_PinState state, uint32_t timeout_us)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8001db4:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <wait_echo+0x4c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 8001dbe:	e008      	b.n	8001dd2 <wait_echo+0x2a>
    {
        if (__HAL_TIM_GET_COUNTER(u_htim) >= timeout_us)
 8001dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <wait_echo+0x4c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc8:	683a      	ldr	r2, [r7, #0]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d801      	bhi.n	8001dd2 <wait_echo+0x2a>
            return 1;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e00b      	b.n	8001dea <wait_echo+0x42>
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 8001dd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dda:	f000 fc2b 	bl	8002634 <HAL_GPIO_ReadPin>
 8001dde:	4603      	mov	r3, r0
 8001de0:	461a      	mov	r2, r3
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d1eb      	bne.n	8001dc0 <wait_echo+0x18>
    }
    return 0;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	2000028c 	.word	0x2000028c

08001df8 <Ultrasonic_Init>:

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
    u_htim = htim;
 8001e00:	4a09      	ldr	r2, [pc, #36]	@ (8001e28 <Ultrasonic_Init+0x30>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6013      	str	r3, [r2, #0]

    HAL_TIM_Base_Start(u_htim);
 8001e06:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <Ultrasonic_Init+0x30>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f002 fe34 	bl	8004a78 <HAL_TIM_Base_Start>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001e10:	2200      	movs	r2, #0
 8001e12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e1a:	f000 fc23 	bl	8002664 <HAL_GPIO_WritePin>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000028c 	.word	0x2000028c

08001e2c <Ultrasonic_ReadDistanceCM>:

float Ultrasonic_ReadDistanceCM(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
    uint32_t t_us;

    /* TRIG impulz 10 µs */
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001e32:	2200      	movs	r2, #0
 8001e34:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e3c:	f000 fc12 	bl	8002664 <HAL_GPIO_WritePin>
    delay_us(2);
 8001e40:	2002      	movs	r0, #2
 8001e42:	f7ff ff95 	bl	8001d70 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8001e46:	2201      	movs	r2, #1
 8001e48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e50:	f000 fc08 	bl	8002664 <HAL_GPIO_WritePin>
    delay_us(10);
 8001e54:	200a      	movs	r0, #10
 8001e56:	f7ff ff8b 	bl	8001d70 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e64:	f000 fbfe 	bl	8002664 <HAL_GPIO_WritePin>

    /* čakaj na ECHO HIGH (max 30 ms) */
    if (wait_echo(GPIO_PIN_SET, 30000))
 8001e68:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f7ff ff9b 	bl	8001da8 <wait_echo>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d002      	beq.n	8001e7e <Ultrasonic_ReadDistanceCM+0x52>
        return -1.0f;
 8001e78:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001e7c:	e01d      	b.n	8001eba <Ultrasonic_ReadDistanceCM+0x8e>

    /* meraj dĺžku HIGH impulzu */
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <Ultrasonic_ReadDistanceCM+0x98>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2200      	movs	r2, #0
 8001e86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* čakaj na ECHO LOW (max 30 ms) */
    if (wait_echo(GPIO_PIN_RESET, 30000))
 8001e88:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7ff ff8b 	bl	8001da8 <wait_echo>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d002      	beq.n	8001e9e <Ultrasonic_ReadDistanceCM+0x72>
        return -1.0f;
 8001e98:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001e9c:	e00d      	b.n	8001eba <Ultrasonic_ReadDistanceCM+0x8e>

    t_us = __HAL_TIM_GET_COUNTER(u_htim);
 8001e9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <Ultrasonic_ReadDistanceCM+0x98>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea6:	607b      	str	r3, [r7, #4]

    /* prepočet na centimetre: t_us / 5.82 */
    return (float)t_us / 5.82f;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	ee07 3a90 	vmov	s15, r3
 8001eae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb2:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001ec8 <Ultrasonic_ReadDistanceCM+0x9c>
 8001eb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 8001eba:	eeb0 0a67 	vmov.f32	s0, s15
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	2000028c 	.word	0x2000028c
 8001ec8:	40ba3d71 	.word	0x40ba3d71

08001ecc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ecc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f04 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ed0:	f7fe fc78 	bl	80007c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed4:	480c      	ldr	r0, [pc, #48]	@ (8001f08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ed6:	490d      	ldr	r1, [pc, #52]	@ (8001f0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f10 <LoopForever+0xe>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001edc:	e002      	b.n	8001ee4 <LoopCopyDataInit>

08001ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee2:	3304      	adds	r3, #4

08001ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee8:	d3f9      	bcc.n	8001ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eea:	4a0a      	ldr	r2, [pc, #40]	@ (8001f14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eec:	4c0a      	ldr	r4, [pc, #40]	@ (8001f18 <LoopForever+0x16>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef0:	e001      	b.n	8001ef6 <LoopFillZerobss>

08001ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef4:	3204      	adds	r2, #4

08001ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef8:	d3fb      	bcc.n	8001ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001efa:	f005 fbd1 	bl	80076a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001efe:	f7fe fb2f 	bl	8000560 <main>

08001f02 <LoopForever>:

LoopForever:
    b LoopForever
 8001f02:	e7fe      	b.n	8001f02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f04:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f0c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001f10:	08007ad4 	.word	0x08007ad4
  ldr r2, =_sbss
 8001f14:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001f18:	200003cc 	.word	0x200003cc

08001f1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f1c:	e7fe      	b.n	8001f1c <ADC1_2_IRQHandler>
	...

08001f20 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <HAL_Init+0x28>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a07      	ldr	r2, [pc, #28]	@ (8001f48 <HAL_Init+0x28>)
 8001f2a:	f043 0310 	orr.w	r3, r3, #16
 8001f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f30:	2003      	movs	r0, #3
 8001f32:	f000 f94f 	bl	80021d4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f36:	200f      	movs	r0, #15
 8001f38:	f000 f808 	bl	8001f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f3c:	f7fe fbda 	bl	80006f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40022000 	.word	0x40022000

08001f4c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f54:	4b12      	ldr	r3, [pc, #72]	@ (8001fa0 <HAL_InitTick+0x54>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <HAL_InitTick+0x58>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f967 	bl	800223e <HAL_SYSTICK_Config>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e00e      	b.n	8001f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b0f      	cmp	r3, #15
 8001f7e:	d80a      	bhi.n	8001f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f80:	2200      	movs	r2, #0
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295
 8001f88:	f000 f92f 	bl	80021ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f8c:	4a06      	ldr	r2, [pc, #24]	@ (8001fa8 <HAL_InitTick+0x5c>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	e000      	b.n	8001f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	20000018 	.word	0x20000018
 8001fa8:	20000014 	.word	0x20000014

08001fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <HAL_IncTick+0x20>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <HAL_IncTick+0x24>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a04      	ldr	r2, [pc, #16]	@ (8001fd0 <HAL_IncTick+0x24>)
 8001fbe:	6013      	str	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000018 	.word	0x20000018
 8001fd0:	20000290 	.word	0x20000290

08001fd4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return uwTick;  
 8001fd8:	4b03      	ldr	r3, [pc, #12]	@ (8001fe8 <HAL_GetTick+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000290 	.word	0x20000290

08001fec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff4:	f7ff ffee 	bl	8001fd4 <HAL_GetTick>
 8001ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002004:	d005      	beq.n	8002012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002006:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <HAL_Delay+0x44>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	461a      	mov	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4413      	add	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002012:	bf00      	nop
 8002014:	f7ff ffde 	bl	8001fd4 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	429a      	cmp	r2, r3
 8002022:	d8f7      	bhi.n	8002014 <HAL_Delay+0x28>
  {
  }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000018 	.word	0x20000018

08002034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <__NVIC_SetPriorityGrouping+0x44>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002050:	4013      	ands	r3, r2
 8002052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800205c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002066:	4a04      	ldr	r2, [pc, #16]	@ (8002078 <__NVIC_SetPriorityGrouping+0x44>)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	60d3      	str	r3, [r2, #12]
}
 800206c:	bf00      	nop
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002080:	4b04      	ldr	r3, [pc, #16]	@ (8002094 <__NVIC_GetPriorityGrouping+0x18>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	0a1b      	lsrs	r3, r3, #8
 8002086:	f003 0307 	and.w	r3, r3, #7
}
 800208a:	4618      	mov	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	db0b      	blt.n	80020c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	f003 021f 	and.w	r2, r3, #31
 80020b0:	4907      	ldr	r1, [pc, #28]	@ (80020d0 <__NVIC_EnableIRQ+0x38>)
 80020b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b6:	095b      	lsrs	r3, r3, #5
 80020b8:	2001      	movs	r0, #1
 80020ba:	fa00 f202 	lsl.w	r2, r0, r2
 80020be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	e000e100 	.word	0xe000e100

080020d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	6039      	str	r1, [r7, #0]
 80020de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	db0a      	blt.n	80020fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	490c      	ldr	r1, [pc, #48]	@ (8002120 <__NVIC_SetPriority+0x4c>)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	440b      	add	r3, r1
 80020f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020fc:	e00a      	b.n	8002114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	b2da      	uxtb	r2, r3
 8002102:	4908      	ldr	r1, [pc, #32]	@ (8002124 <__NVIC_SetPriority+0x50>)
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	3b04      	subs	r3, #4
 800210c:	0112      	lsls	r2, r2, #4
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	440b      	add	r3, r1
 8002112:	761a      	strb	r2, [r3, #24]
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	e000e100 	.word	0xe000e100
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002128:	b480      	push	{r7}
 800212a:	b089      	sub	sp, #36	@ 0x24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f1c3 0307 	rsb	r3, r3, #7
 8002142:	2b04      	cmp	r3, #4
 8002144:	bf28      	it	cs
 8002146:	2304      	movcs	r3, #4
 8002148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3304      	adds	r3, #4
 800214e:	2b06      	cmp	r3, #6
 8002150:	d902      	bls.n	8002158 <NVIC_EncodePriority+0x30>
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	3b03      	subs	r3, #3
 8002156:	e000      	b.n	800215a <NVIC_EncodePriority+0x32>
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215c:	f04f 32ff 	mov.w	r2, #4294967295
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43da      	mvns	r2, r3
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	401a      	ands	r2, r3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002170:	f04f 31ff 	mov.w	r1, #4294967295
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	43d9      	mvns	r1, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002180:	4313      	orrs	r3, r2
         );
}
 8002182:	4618      	mov	r0, r3
 8002184:	3724      	adds	r7, #36	@ 0x24
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
	...

08002190 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3b01      	subs	r3, #1
 800219c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021a0:	d301      	bcc.n	80021a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021a2:	2301      	movs	r3, #1
 80021a4:	e00f      	b.n	80021c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021a6:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <SysTick_Config+0x40>)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ae:	210f      	movs	r1, #15
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	f7ff ff8e 	bl	80020d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021b8:	4b05      	ldr	r3, [pc, #20]	@ (80021d0 <SysTick_Config+0x40>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021be:	4b04      	ldr	r3, [pc, #16]	@ (80021d0 <SysTick_Config+0x40>)
 80021c0:	2207      	movs	r2, #7
 80021c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	e000e010 	.word	0xe000e010

080021d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ff29 	bl	8002034 <__NVIC_SetPriorityGrouping>
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b086      	sub	sp, #24
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	60b9      	str	r1, [r7, #8]
 80021f4:	607a      	str	r2, [r7, #4]
 80021f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021fc:	f7ff ff3e 	bl	800207c <__NVIC_GetPriorityGrouping>
 8002200:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	68b9      	ldr	r1, [r7, #8]
 8002206:	6978      	ldr	r0, [r7, #20]
 8002208:	f7ff ff8e 	bl	8002128 <NVIC_EncodePriority>
 800220c:	4602      	mov	r2, r0
 800220e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff5d 	bl	80020d4 <__NVIC_SetPriority>
}
 800221a:	bf00      	nop
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	4603      	mov	r3, r0
 800222a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800222c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff31 	bl	8002098 <__NVIC_EnableIRQ>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff ffa2 	bl	8002190 <SysTick_Config>
 800224c:	4603      	mov	r3, r0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e02e      	b.n	80022c6 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800226e:	2b02      	cmp	r3, #2
 8002270:	d008      	beq.n	8002284 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2204      	movs	r2, #4
 8002276:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e020      	b.n	80022c6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 020e 	bic.w	r2, r2, #14
 8002292:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022ac:	2101      	movs	r1, #1
 80022ae:	fa01 f202 	lsl.w	r2, r1, r2
 80022b2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b084      	sub	sp, #16
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022da:	2300      	movs	r3, #0
 80022dc:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d005      	beq.n	80022f4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2204      	movs	r2, #4
 80022ec:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	73fb      	strb	r3, [r7, #15]
 80022f2:	e027      	b.n	8002344 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f022 020e 	bic.w	r2, r2, #14
 8002302:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 0201 	bic.w	r2, r2, #1
 8002312:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800231c:	2101      	movs	r1, #1
 800231e:	fa01 f202 	lsl.w	r2, r1, r2
 8002322:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	4798      	blx	r3
    }
  }
  return status;
 8002344:	7bfb      	ldrb	r3, [r7, #15]
}
 8002346:	4618      	mov	r0, r3
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002350:	b480      	push	{r7}
 8002352:	b087      	sub	sp, #28
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800235e:	e14e      	b.n	80025fe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2101      	movs	r1, #1
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	fa01 f303 	lsl.w	r3, r1, r3
 800236c:	4013      	ands	r3, r2
 800236e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 8140 	beq.w	80025f8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	2b01      	cmp	r3, #1
 8002382:	d005      	beq.n	8002390 <HAL_GPIO_Init+0x40>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 0303 	and.w	r3, r3, #3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d130      	bne.n	80023f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	2203      	movs	r2, #3
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4013      	ands	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	68da      	ldr	r2, [r3, #12]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023c6:	2201      	movs	r2, #1
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43db      	mvns	r3, r3
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4013      	ands	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	091b      	lsrs	r3, r3, #4
 80023dc:	f003 0201 	and.w	r2, r3, #1
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d017      	beq.n	800242e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	2203      	movs	r2, #3
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4013      	ands	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d123      	bne.n	8002482 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	08da      	lsrs	r2, r3, #3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3208      	adds	r2, #8
 8002442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002446:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f003 0307 	and.w	r3, r3, #7
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	220f      	movs	r2, #15
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4013      	ands	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	08da      	lsrs	r2, r3, #3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3208      	adds	r2, #8
 800247c:	6939      	ldr	r1, [r7, #16]
 800247e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	2203      	movs	r2, #3
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4013      	ands	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 0203 	and.w	r2, r3, #3
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 809a 	beq.w	80025f8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c4:	4b55      	ldr	r3, [pc, #340]	@ (800261c <HAL_GPIO_Init+0x2cc>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	4a54      	ldr	r2, [pc, #336]	@ (800261c <HAL_GPIO_Init+0x2cc>)
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	6193      	str	r3, [r2, #24]
 80024d0:	4b52      	ldr	r3, [pc, #328]	@ (800261c <HAL_GPIO_Init+0x2cc>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024dc:	4a50      	ldr	r2, [pc, #320]	@ (8002620 <HAL_GPIO_Init+0x2d0>)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	089b      	lsrs	r3, r3, #2
 80024e2:	3302      	adds	r3, #2
 80024e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4013      	ands	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002506:	d013      	beq.n	8002530 <HAL_GPIO_Init+0x1e0>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a46      	ldr	r2, [pc, #280]	@ (8002624 <HAL_GPIO_Init+0x2d4>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d00d      	beq.n	800252c <HAL_GPIO_Init+0x1dc>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a45      	ldr	r2, [pc, #276]	@ (8002628 <HAL_GPIO_Init+0x2d8>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d007      	beq.n	8002528 <HAL_GPIO_Init+0x1d8>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a44      	ldr	r2, [pc, #272]	@ (800262c <HAL_GPIO_Init+0x2dc>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d101      	bne.n	8002524 <HAL_GPIO_Init+0x1d4>
 8002520:	2303      	movs	r3, #3
 8002522:	e006      	b.n	8002532 <HAL_GPIO_Init+0x1e2>
 8002524:	2305      	movs	r3, #5
 8002526:	e004      	b.n	8002532 <HAL_GPIO_Init+0x1e2>
 8002528:	2302      	movs	r3, #2
 800252a:	e002      	b.n	8002532 <HAL_GPIO_Init+0x1e2>
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_GPIO_Init+0x1e2>
 8002530:	2300      	movs	r3, #0
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	f002 0203 	and.w	r2, r2, #3
 8002538:	0092      	lsls	r2, r2, #2
 800253a:	4093      	lsls	r3, r2
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002542:	4937      	ldr	r1, [pc, #220]	@ (8002620 <HAL_GPIO_Init+0x2d0>)
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	089b      	lsrs	r3, r3, #2
 8002548:	3302      	adds	r3, #2
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002550:	4b37      	ldr	r3, [pc, #220]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	43db      	mvns	r3, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002574:	4a2e      	ldr	r2, [pc, #184]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800257a:	4b2d      	ldr	r3, [pc, #180]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	43db      	mvns	r3, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4013      	ands	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800259e:	4a24      	ldr	r2, [pc, #144]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025a4:	4b22      	ldr	r3, [pc, #136]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025c8:	4a19      	ldr	r2, [pc, #100]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025ce:	4b18      	ldr	r3, [pc, #96]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	3301      	adds	r3, #1
 80025fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	fa22 f303 	lsr.w	r3, r2, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	f47f aea9 	bne.w	8002360 <HAL_GPIO_Init+0x10>
  }
}
 800260e:	bf00      	nop
 8002610:	bf00      	nop
 8002612:	371c      	adds	r7, #28
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	40021000 	.word	0x40021000
 8002620:	40010000 	.word	0x40010000
 8002624:	48000400 	.word	0x48000400
 8002628:	48000800 	.word	0x48000800
 800262c:	48000c00 	.word	0x48000c00
 8002630:	40010400 	.word	0x40010400

08002634 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	887b      	ldrh	r3, [r7, #2]
 8002646:	4013      	ands	r3, r2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d002      	beq.n	8002652 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
 8002650:	e001      	b.n	8002656 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002652:	2300      	movs	r3, #0
 8002654:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002656:	7bfb      	ldrb	r3, [r7, #15]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	460b      	mov	r3, r1
 800266e:	807b      	strh	r3, [r7, #2]
 8002670:	4613      	mov	r3, r2
 8002672:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002674:	787b      	ldrb	r3, [r7, #1]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002680:	e002      	b.n	8002688 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002682:	887a      	ldrh	r2, [r7, #2]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e08d      	b.n	80027c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d106      	bne.n	80026c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7fd ff0c 	bl	80004d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2224      	movs	r2, #36	@ 0x24
 80026c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0201 	bic.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	e006      	b.n	800271c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800271a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d108      	bne.n	8002736 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	e007      	b.n	8002746 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002744:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002758:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68da      	ldr	r2, [r3, #12]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002768:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691a      	ldr	r2, [r3, #16]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	695b      	ldr	r3, [r3, #20]
 8002772:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69d9      	ldr	r1, [r3, #28]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a1a      	ldr	r2, [r3, #32]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f042 0201 	orr.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2220      	movs	r2, #32
 80027ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af02      	add	r7, sp, #8
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	4608      	mov	r0, r1
 80027d6:	4611      	mov	r1, r2
 80027d8:	461a      	mov	r2, r3
 80027da:	4603      	mov	r3, r0
 80027dc:	817b      	strh	r3, [r7, #10]
 80027de:	460b      	mov	r3, r1
 80027e0:	813b      	strh	r3, [r7, #8]
 80027e2:	4613      	mov	r3, r2
 80027e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	f040 80f9 	bne.w	80029e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d002      	beq.n	8002800 <HAL_I2C_Mem_Write+0x34>
 80027fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d105      	bne.n	800280c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002806:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0ed      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002812:	2b01      	cmp	r3, #1
 8002814:	d101      	bne.n	800281a <HAL_I2C_Mem_Write+0x4e>
 8002816:	2302      	movs	r3, #2
 8002818:	e0e6      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002822:	f7ff fbd7 	bl	8001fd4 <HAL_GetTick>
 8002826:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	2319      	movs	r3, #25
 800282e:	2201      	movs	r2, #1
 8002830:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f000 fac3 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e0d1      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2221      	movs	r2, #33	@ 0x21
 8002848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2240      	movs	r2, #64	@ 0x40
 8002850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a3a      	ldr	r2, [r7, #32]
 800285e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002864:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800286c:	88f8      	ldrh	r0, [r7, #6]
 800286e:	893a      	ldrh	r2, [r7, #8]
 8002870:	8979      	ldrh	r1, [r7, #10]
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	4603      	mov	r3, r0
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f000 f9d3 	bl	8002c28 <I2C_RequestMemoryWrite>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e0a9      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002898:	b29b      	uxth	r3, r3
 800289a:	2bff      	cmp	r3, #255	@ 0xff
 800289c:	d90e      	bls.n	80028bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	22ff      	movs	r2, #255	@ 0xff
 80028a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	8979      	ldrh	r1, [r7, #10]
 80028ac:	2300      	movs	r3, #0
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 fc47 	bl	8003148 <I2C_TransferConfig>
 80028ba:	e00f      	b.n	80028dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	8979      	ldrh	r1, [r7, #10]
 80028ce:	2300      	movs	r3, #0
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f000 fc36 	bl	8003148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 fac6 	bl	8002e72 <I2C_WaitOnTXISFlagUntilTimeout>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e07b      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	781a      	ldrb	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29a      	uxth	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002918:	3b01      	subs	r3, #1
 800291a:	b29a      	uxth	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d034      	beq.n	8002994 <HAL_I2C_Mem_Write+0x1c8>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292e:	2b00      	cmp	r3, #0
 8002930:	d130      	bne.n	8002994 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002938:	2200      	movs	r2, #0
 800293a:	2180      	movs	r1, #128	@ 0x80
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 fa3f 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e04d      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002950:	b29b      	uxth	r3, r3
 8002952:	2bff      	cmp	r3, #255	@ 0xff
 8002954:	d90e      	bls.n	8002974 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	22ff      	movs	r2, #255	@ 0xff
 800295a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002960:	b2da      	uxtb	r2, r3
 8002962:	8979      	ldrh	r1, [r7, #10]
 8002964:	2300      	movs	r3, #0
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 fbeb 	bl	8003148 <I2C_TransferConfig>
 8002972:	e00f      	b.n	8002994 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002978:	b29a      	uxth	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002982:	b2da      	uxtb	r2, r3
 8002984:	8979      	ldrh	r1, [r7, #10]
 8002986:	2300      	movs	r3, #0
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 fbda 	bl	8003148 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002998:	b29b      	uxth	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d19e      	bne.n	80028dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 faac 	bl	8002f00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e01a      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2220      	movs	r2, #32
 80029b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6859      	ldr	r1, [r3, #4]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b0a      	ldr	r3, [pc, #40]	@ (80029f0 <HAL_I2C_Mem_Write+0x224>)
 80029c6:	400b      	ands	r3, r1
 80029c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2220      	movs	r2, #32
 80029ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	e000      	b.n	80029e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80029e6:	2302      	movs	r3, #2
  }
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3718      	adds	r7, #24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	fe00e800 	.word	0xfe00e800

080029f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b088      	sub	sp, #32
 80029f8:	af02      	add	r7, sp, #8
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	4608      	mov	r0, r1
 80029fe:	4611      	mov	r1, r2
 8002a00:	461a      	mov	r2, r3
 8002a02:	4603      	mov	r3, r0
 8002a04:	817b      	strh	r3, [r7, #10]
 8002a06:	460b      	mov	r3, r1
 8002a08:	813b      	strh	r3, [r7, #8]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b20      	cmp	r3, #32
 8002a18:	f040 80fd 	bne.w	8002c16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a1c:	6a3b      	ldr	r3, [r7, #32]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <HAL_I2C_Mem_Read+0x34>
 8002a22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d105      	bne.n	8002a34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0f1      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d101      	bne.n	8002a42 <HAL_I2C_Mem_Read+0x4e>
 8002a3e:	2302      	movs	r3, #2
 8002a40:	e0ea      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a4a:	f7ff fac3 	bl	8001fd4 <HAL_GetTick>
 8002a4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2319      	movs	r3, #25
 8002a56:	2201      	movs	r2, #1
 8002a58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 f9af 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e0d5      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2222      	movs	r2, #34	@ 0x22
 8002a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2240      	movs	r2, #64	@ 0x40
 8002a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a3a      	ldr	r2, [r7, #32]
 8002a86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a94:	88f8      	ldrh	r0, [r7, #6]
 8002a96:	893a      	ldrh	r2, [r7, #8]
 8002a98:	8979      	ldrh	r1, [r7, #10]
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 f913 	bl	8002cd0 <I2C_RequestMemoryRead>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d005      	beq.n	8002abc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0ad      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	2bff      	cmp	r3, #255	@ 0xff
 8002ac4:	d90e      	bls.n	8002ae4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	8979      	ldrh	r1, [r7, #10]
 8002ad4:	4b52      	ldr	r3, [pc, #328]	@ (8002c20 <HAL_I2C_Mem_Read+0x22c>)
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 fb33 	bl	8003148 <I2C_TransferConfig>
 8002ae2:	e00f      	b.n	8002b04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	8979      	ldrh	r1, [r7, #10]
 8002af6:	4b4a      	ldr	r3, [pc, #296]	@ (8002c20 <HAL_I2C_Mem_Read+0x22c>)
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 fb22 	bl	8003148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2104      	movs	r1, #4
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f000 f956 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e07c      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d034      	beq.n	8002bc4 <HAL_I2C_Mem_Read+0x1d0>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d130      	bne.n	8002bc4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2180      	movs	r1, #128	@ 0x80
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f000 f927 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e04d      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2bff      	cmp	r3, #255	@ 0xff
 8002b84:	d90e      	bls.n	8002ba4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	8979      	ldrh	r1, [r7, #10]
 8002b94:	2300      	movs	r3, #0
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 fad3 	bl	8003148 <I2C_TransferConfig>
 8002ba2:	e00f      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	8979      	ldrh	r1, [r7, #10]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 fac2 	bl	8003148 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d19a      	bne.n	8002b04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 f994 	bl	8002f00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e01a      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2220      	movs	r2, #32
 8002be8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6859      	ldr	r1, [r3, #4]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <HAL_I2C_Mem_Read+0x230>)
 8002bf6:	400b      	ands	r3, r1
 8002bf8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	e000      	b.n	8002c18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002c16:	2302      	movs	r3, #2
  }
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	80002400 	.word	0x80002400
 8002c24:	fe00e800 	.word	0xfe00e800

08002c28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af02      	add	r7, sp, #8
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	4608      	mov	r0, r1
 8002c32:	4611      	mov	r1, r2
 8002c34:	461a      	mov	r2, r3
 8002c36:	4603      	mov	r3, r0
 8002c38:	817b      	strh	r3, [r7, #10]
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	813b      	strh	r3, [r7, #8]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c42:	88fb      	ldrh	r3, [r7, #6]
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	8979      	ldrh	r1, [r7, #10]
 8002c48:	4b20      	ldr	r3, [pc, #128]	@ (8002ccc <I2C_RequestMemoryWrite+0xa4>)
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 fa79 	bl	8003148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	69b9      	ldr	r1, [r7, #24]
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 f909 	bl	8002e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e02c      	b.n	8002cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c6a:	88fb      	ldrh	r3, [r7, #6]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d105      	bne.n	8002c7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c70:	893b      	ldrh	r3, [r7, #8]
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c7a:	e015      	b.n	8002ca8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c7c:	893b      	ldrh	r3, [r7, #8]
 8002c7e:	0a1b      	lsrs	r3, r3, #8
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	69b9      	ldr	r1, [r7, #24]
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f8ef 	bl	8002e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e012      	b.n	8002cc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c9e:	893b      	ldrh	r3, [r7, #8]
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2180      	movs	r1, #128	@ 0x80
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f000 f884 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	80002000 	.word	0x80002000

08002cd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af02      	add	r7, sp, #8
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	4608      	mov	r0, r1
 8002cda:	4611      	mov	r1, r2
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4603      	mov	r3, r0
 8002ce0:	817b      	strh	r3, [r7, #10]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	813b      	strh	r3, [r7, #8]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002cea:	88fb      	ldrh	r3, [r7, #6]
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	8979      	ldrh	r1, [r7, #10]
 8002cf0:	4b20      	ldr	r3, [pc, #128]	@ (8002d74 <I2C_RequestMemoryRead+0xa4>)
 8002cf2:	9300      	str	r3, [sp, #0]
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 fa26 	bl	8003148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cfc:	69fa      	ldr	r2, [r7, #28]
 8002cfe:	69b9      	ldr	r1, [r7, #24]
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f000 f8b6 	bl	8002e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e02c      	b.n	8002d6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d10:	88fb      	ldrh	r3, [r7, #6]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d105      	bne.n	8002d22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d16:	893b      	ldrh	r3, [r7, #8]
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d20:	e015      	b.n	8002d4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d22:	893b      	ldrh	r3, [r7, #8]
 8002d24:	0a1b      	lsrs	r3, r3, #8
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d30:	69fa      	ldr	r2, [r7, #28]
 8002d32:	69b9      	ldr	r1, [r7, #24]
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 f89c 	bl	8002e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e012      	b.n	8002d6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d44:	893b      	ldrh	r3, [r7, #8]
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	2200      	movs	r2, #0
 8002d56:	2140      	movs	r1, #64	@ 0x40
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 f831 	bl	8002dc0 <I2C_WaitOnFlagUntilTimeout>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e000      	b.n	8002d6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	80002000 	.word	0x80002000

08002d78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d103      	bne.n	8002d96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2200      	movs	r2, #0
 8002d94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d007      	beq.n	8002db4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0201 	orr.w	r2, r2, #1
 8002db2:	619a      	str	r2, [r3, #24]
  }
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	603b      	str	r3, [r7, #0]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd0:	e03b      	b.n	8002e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	6839      	ldr	r1, [r7, #0]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f8d6 	bl	8002f88 <I2C_IsErrorOccurred>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e041      	b.n	8002e6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dec:	d02d      	beq.n	8002e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dee:	f7ff f8f1 	bl	8001fd4 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d302      	bcc.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d122      	bne.n	8002e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	699a      	ldr	r2, [r3, #24]
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d113      	bne.n	8002e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e26:	f043 0220 	orr.w	r2, r3, #32
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2220      	movs	r2, #32
 8002e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e00f      	b.n	8002e6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	699a      	ldr	r2, [r3, #24]
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	4013      	ands	r3, r2
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	bf0c      	ite	eq
 8002e5a:	2301      	moveq	r3, #1
 8002e5c:	2300      	movne	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	461a      	mov	r2, r3
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d0b4      	beq.n	8002dd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b084      	sub	sp, #16
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	60f8      	str	r0, [r7, #12]
 8002e7a:	60b9      	str	r1, [r7, #8]
 8002e7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e7e:	e033      	b.n	8002ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f000 f87f 	bl	8002f88 <I2C_IsErrorOccurred>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e031      	b.n	8002ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9a:	d025      	beq.n	8002ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e9c:	f7ff f89a 	bl	8001fd4 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d302      	bcc.n	8002eb2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d11a      	bne.n	8002ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d013      	beq.n	8002ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec4:	f043 0220 	orr.w	r2, r3, #32
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2220      	movs	r2, #32
 8002ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e007      	b.n	8002ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d1c4      	bne.n	8002e80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f0c:	e02f      	b.n	8002f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	68b9      	ldr	r1, [r7, #8]
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 f838 	bl	8002f88 <I2C_IsErrorOccurred>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e02d      	b.n	8002f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f22:	f7ff f857 	bl	8001fd4 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d302      	bcc.n	8002f38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d11a      	bne.n	8002f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f003 0320 	and.w	r3, r3, #32
 8002f42:	2b20      	cmp	r3, #32
 8002f44:	d013      	beq.n	8002f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	f043 0220 	orr.w	r2, r3, #32
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2220      	movs	r2, #32
 8002f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e007      	b.n	8002f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b20      	cmp	r3, #32
 8002f7a:	d1c8      	bne.n	8002f0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	@ 0x28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	f003 0310 	and.w	r3, r3, #16
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d068      	beq.n	8003086 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2210      	movs	r2, #16
 8002fba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fbc:	e049      	b.n	8003052 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc4:	d045      	beq.n	8003052 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002fc6:	f7ff f805 	bl	8001fd4 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d302      	bcc.n	8002fdc <I2C_IsErrorOccurred+0x54>
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d13a      	bne.n	8003052 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fe6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ffe:	d121      	bne.n	8003044 <I2C_IsErrorOccurred+0xbc>
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003006:	d01d      	beq.n	8003044 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003008:	7cfb      	ldrb	r3, [r7, #19]
 800300a:	2b20      	cmp	r3, #32
 800300c:	d01a      	beq.n	8003044 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800301c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800301e:	f7fe ffd9 	bl	8001fd4 <HAL_GetTick>
 8003022:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003024:	e00e      	b.n	8003044 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003026:	f7fe ffd5 	bl	8001fd4 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b19      	cmp	r3, #25
 8003032:	d907      	bls.n	8003044 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	f043 0320 	orr.w	r3, r3, #32
 800303a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003042:	e006      	b.n	8003052 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	f003 0320 	and.w	r3, r3, #32
 800304e:	2b20      	cmp	r3, #32
 8003050:	d1e9      	bne.n	8003026 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	f003 0320 	and.w	r3, r3, #32
 800305c:	2b20      	cmp	r3, #32
 800305e:	d003      	beq.n	8003068 <I2C_IsErrorOccurred+0xe0>
 8003060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0aa      	beq.n	8002fbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800306c:	2b00      	cmp	r3, #0
 800306e:	d103      	bne.n	8003078 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2220      	movs	r2, #32
 8003076:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003078:	6a3b      	ldr	r3, [r7, #32]
 800307a:	f043 0304 	orr.w	r3, r3, #4
 800307e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00b      	beq.n	80030b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	f043 0301 	orr.w	r3, r3, #1
 800309e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00b      	beq.n	80030d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	f043 0308 	orr.w	r3, r3, #8
 80030c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00b      	beq.n	80030f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030dc:	6a3b      	ldr	r3, [r7, #32]
 80030de:	f043 0302 	orr.w	r3, r3, #2
 80030e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80030f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d01c      	beq.n	8003136 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f7ff fe3b 	bl	8002d78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	6859      	ldr	r1, [r3, #4]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4b0d      	ldr	r3, [pc, #52]	@ (8003144 <I2C_IsErrorOccurred+0x1bc>)
 800310e:	400b      	ands	r3, r1
 8003110:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003116:	6a3b      	ldr	r3, [r7, #32]
 8003118:	431a      	orrs	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2220      	movs	r2, #32
 8003122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003136:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800313a:	4618      	mov	r0, r3
 800313c:	3728      	adds	r7, #40	@ 0x28
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	fe00e800 	.word	0xfe00e800

08003148 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003148:	b480      	push	{r7}
 800314a:	b087      	sub	sp, #28
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	607b      	str	r3, [r7, #4]
 8003152:	460b      	mov	r3, r1
 8003154:	817b      	strh	r3, [r7, #10]
 8003156:	4613      	mov	r3, r2
 8003158:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800315a:	897b      	ldrh	r3, [r7, #10]
 800315c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003160:	7a7b      	ldrb	r3, [r7, #9]
 8003162:	041b      	lsls	r3, r3, #16
 8003164:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003168:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	4313      	orrs	r3, r2
 8003172:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003176:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	0d5b      	lsrs	r3, r3, #21
 8003182:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003186:	4b08      	ldr	r3, [pc, #32]	@ (80031a8 <I2C_TransferConfig+0x60>)
 8003188:	430b      	orrs	r3, r1
 800318a:	43db      	mvns	r3, r3
 800318c:	ea02 0103 	and.w	r1, r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	430a      	orrs	r2, r1
 8003198:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800319a:	bf00      	nop
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	03ff63ff 	.word	0x03ff63ff

080031ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b20      	cmp	r3, #32
 80031c0:	d138      	bne.n	8003234 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e032      	b.n	8003236 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2224      	movs	r2, #36	@ 0x24
 80031dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f022 0201 	bic.w	r2, r2, #1
 80031ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6819      	ldr	r1, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2220      	movs	r2, #32
 8003224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	e000      	b.n	8003236 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003234:	2302      	movs	r3, #2
  }
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr

08003242 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003242:	b480      	push	{r7}
 8003244:	b085      	sub	sp, #20
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
 800324a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b20      	cmp	r3, #32
 8003256:	d139      	bne.n	80032cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800325e:	2b01      	cmp	r3, #1
 8003260:	d101      	bne.n	8003266 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003262:	2302      	movs	r3, #2
 8003264:	e033      	b.n	80032ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2224      	movs	r2, #36	@ 0x24
 8003272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 0201 	bic.w	r2, r2, #1
 8003284:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003294:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	4313      	orrs	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0201 	orr.w	r2, r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	e000      	b.n	80032ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032cc:	2302      	movs	r3, #2
  }
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
	...

080032dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032ec:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d102      	bne.n	8003302 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	f000 bff4 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003302:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003306:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 816d 	beq.w	80035f2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003318:	4bb4      	ldr	r3, [pc, #720]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 030c 	and.w	r3, r3, #12
 8003320:	2b04      	cmp	r3, #4
 8003322:	d00c      	beq.n	800333e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003324:	4bb1      	ldr	r3, [pc, #708]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 030c 	and.w	r3, r3, #12
 800332c:	2b08      	cmp	r3, #8
 800332e:	d157      	bne.n	80033e0 <HAL_RCC_OscConfig+0x104>
 8003330:	4bae      	ldr	r3, [pc, #696]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800333c:	d150      	bne.n	80033e0 <HAL_RCC_OscConfig+0x104>
 800333e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003342:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003346:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003352:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003356:	fab3 f383 	clz	r3, r3
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b3f      	cmp	r3, #63	@ 0x3f
 800335e:	d802      	bhi.n	8003366 <HAL_RCC_OscConfig+0x8a>
 8003360:	4ba2      	ldr	r3, [pc, #648]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	e015      	b.n	8003392 <HAL_RCC_OscConfig+0xb6>
 8003366:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800336a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003372:	fa93 f3a3 	rbit	r3, r3
 8003376:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800337a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800337e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003382:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003386:	fa93 f3a3 	rbit	r3, r3
 800338a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800338e:	4b97      	ldr	r3, [pc, #604]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003396:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800339a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800339e:	fa92 f2a2 	rbit	r2, r2
 80033a2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80033a6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80033aa:	fab2 f282 	clz	r2, r2
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	f042 0220 	orr.w	r2, r2, #32
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	f002 021f 	and.w	r2, r2, #31
 80033ba:	2101      	movs	r1, #1
 80033bc:	fa01 f202 	lsl.w	r2, r1, r2
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f000 8114 	beq.w	80035f0 <HAL_RCC_OscConfig+0x314>
 80033c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f040 810b 	bne.w	80035f0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	f000 bf85 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033f0:	d106      	bne.n	8003400 <HAL_RCC_OscConfig+0x124>
 80033f2:	4b7e      	ldr	r3, [pc, #504]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a7d      	ldr	r2, [pc, #500]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 80033f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	e036      	b.n	800346e <HAL_RCC_OscConfig+0x192>
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10c      	bne.n	800342a <HAL_RCC_OscConfig+0x14e>
 8003410:	4b76      	ldr	r3, [pc, #472]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a75      	ldr	r2, [pc, #468]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341a:	6013      	str	r3, [r2, #0]
 800341c:	4b73      	ldr	r3, [pc, #460]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a72      	ldr	r2, [pc, #456]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003426:	6013      	str	r3, [r2, #0]
 8003428:	e021      	b.n	800346e <HAL_RCC_OscConfig+0x192>
 800342a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800342e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800343a:	d10c      	bne.n	8003456 <HAL_RCC_OscConfig+0x17a>
 800343c:	4b6b      	ldr	r3, [pc, #428]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a6a      	ldr	r2, [pc, #424]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003442:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	4b68      	ldr	r3, [pc, #416]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a67      	ldr	r2, [pc, #412]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800344e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003452:	6013      	str	r3, [r2, #0]
 8003454:	e00b      	b.n	800346e <HAL_RCC_OscConfig+0x192>
 8003456:	4b65      	ldr	r3, [pc, #404]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a64      	ldr	r2, [pc, #400]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800345c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	4b62      	ldr	r3, [pc, #392]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a61      	ldr	r2, [pc, #388]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003468:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800346c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800346e:	4b5f      	ldr	r3, [pc, #380]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003472:	f023 020f 	bic.w	r2, r3, #15
 8003476:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800347a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	495a      	ldr	r1, [pc, #360]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003484:	4313      	orrs	r3, r2
 8003486:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d054      	beq.n	8003542 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003498:	f7fe fd9c 	bl	8001fd4 <HAL_GetTick>
 800349c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a0:	e00a      	b.n	80034b8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034a2:	f7fe fd97 	bl	8001fd4 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b64      	cmp	r3, #100	@ 0x64
 80034b0:	d902      	bls.n	80034b8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	f000 bf19 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
 80034b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034bc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80034c4:	fa93 f3a3 	rbit	r3, r3
 80034c8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80034cc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80034d8:	d802      	bhi.n	80034e0 <HAL_RCC_OscConfig+0x204>
 80034da:	4b44      	ldr	r3, [pc, #272]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	e015      	b.n	800350c <HAL_RCC_OscConfig+0x230>
 80034e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034e4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80034ec:	fa93 f3a3 	rbit	r3, r3
 80034f0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80034f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034f8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80034fc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003508:	4b38      	ldr	r3, [pc, #224]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003510:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003514:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003518:	fa92 f2a2 	rbit	r2, r2
 800351c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003520:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003524:	fab2 f282 	clz	r2, r2
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	f042 0220 	orr.w	r2, r2, #32
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	f002 021f 	and.w	r2, r2, #31
 8003534:	2101      	movs	r1, #1
 8003536:	fa01 f202 	lsl.w	r2, r1, r2
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0b0      	beq.n	80034a2 <HAL_RCC_OscConfig+0x1c6>
 8003540:	e057      	b.n	80035f2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003542:	f7fe fd47 	bl	8001fd4 <HAL_GetTick>
 8003546:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354a:	e00a      	b.n	8003562 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800354c:	f7fe fd42 	bl	8001fd4 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	2b64      	cmp	r3, #100	@ 0x64
 800355a:	d902      	bls.n	8003562 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	f000 bec4 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
 8003562:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003566:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800356e:	fa93 f3a3 	rbit	r3, r3
 8003572:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003576:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800357a:	fab3 f383 	clz	r3, r3
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b3f      	cmp	r3, #63	@ 0x3f
 8003582:	d802      	bhi.n	800358a <HAL_RCC_OscConfig+0x2ae>
 8003584:	4b19      	ldr	r3, [pc, #100]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	e015      	b.n	80035b6 <HAL_RCC_OscConfig+0x2da>
 800358a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800358e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003596:	fa93 f3a3 	rbit	r3, r3
 800359a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800359e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035a2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80035a6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80035aa:	fa93 f3a3 	rbit	r3, r3
 80035ae:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80035b2:	4b0e      	ldr	r3, [pc, #56]	@ (80035ec <HAL_RCC_OscConfig+0x310>)
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80035ba:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80035be:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80035c2:	fa92 f2a2 	rbit	r2, r2
 80035c6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80035ca:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80035ce:	fab2 f282 	clz	r2, r2
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	f042 0220 	orr.w	r2, r2, #32
 80035d8:	b2d2      	uxtb	r2, r2
 80035da:	f002 021f 	and.w	r2, r2, #31
 80035de:	2101      	movs	r1, #1
 80035e0:	fa01 f202 	lsl.w	r2, r1, r2
 80035e4:	4013      	ands	r3, r2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1b0      	bne.n	800354c <HAL_RCC_OscConfig+0x270>
 80035ea:	e002      	b.n	80035f2 <HAL_RCC_OscConfig+0x316>
 80035ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 816c 	beq.w	80038e0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003608:	4bcc      	ldr	r3, [pc, #816]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 030c 	and.w	r3, r3, #12
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00b      	beq.n	800362c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003614:	4bc9      	ldr	r3, [pc, #804]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 030c 	and.w	r3, r3, #12
 800361c:	2b08      	cmp	r3, #8
 800361e:	d16d      	bne.n	80036fc <HAL_RCC_OscConfig+0x420>
 8003620:	4bc6      	ldr	r3, [pc, #792]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d167      	bne.n	80036fc <HAL_RCC_OscConfig+0x420>
 800362c:	2302      	movs	r3, #2
 800362e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003632:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003636:	fa93 f3a3 	rbit	r3, r3
 800363a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800363e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003642:	fab3 f383 	clz	r3, r3
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b3f      	cmp	r3, #63	@ 0x3f
 800364a:	d802      	bhi.n	8003652 <HAL_RCC_OscConfig+0x376>
 800364c:	4bbb      	ldr	r3, [pc, #748]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	e013      	b.n	800367a <HAL_RCC_OscConfig+0x39e>
 8003652:	2302      	movs	r3, #2
 8003654:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003658:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800365c:	fa93 f3a3 	rbit	r3, r3
 8003660:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003664:	2302      	movs	r3, #2
 8003666:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800366a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003676:	4bb1      	ldr	r3, [pc, #708]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	2202      	movs	r2, #2
 800367c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003680:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003684:	fa92 f2a2 	rbit	r2, r2
 8003688:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800368c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003690:	fab2 f282 	clz	r2, r2
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	f042 0220 	orr.w	r2, r2, #32
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	f002 021f 	and.w	r2, r2, #31
 80036a0:	2101      	movs	r1, #1
 80036a2:	fa01 f202 	lsl.w	r2, r1, r2
 80036a6:	4013      	ands	r3, r2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <HAL_RCC_OscConfig+0x3e6>
 80036ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d002      	beq.n	80036c2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	f000 be14 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c2:	4b9e      	ldr	r3, [pc, #632]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	21f8      	movs	r1, #248	@ 0xf8
 80036d8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80036e0:	fa91 f1a1 	rbit	r1, r1
 80036e4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80036e8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80036ec:	fab1 f181 	clz	r1, r1
 80036f0:	b2c9      	uxtb	r1, r1
 80036f2:	408b      	lsls	r3, r1
 80036f4:	4991      	ldr	r1, [pc, #580]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fa:	e0f1      	b.n	80038e0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003700:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 8083 	beq.w	8003814 <HAL_RCC_OscConfig+0x538>
 800370e:	2301      	movs	r3, #1
 8003710:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003714:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003718:	fa93 f3a3 	rbit	r3, r3
 800371c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003720:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003724:	fab3 f383 	clz	r3, r3
 8003728:	b2db      	uxtb	r3, r3
 800372a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800372e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	461a      	mov	r2, r3
 8003736:	2301      	movs	r3, #1
 8003738:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373a:	f7fe fc4b 	bl	8001fd4 <HAL_GetTick>
 800373e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003742:	e00a      	b.n	800375a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003744:	f7fe fc46 	bl	8001fd4 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d902      	bls.n	800375a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	f000 bdc8 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
 800375a:	2302      	movs	r3, #2
 800375c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003760:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003764:	fa93 f3a3 	rbit	r3, r3
 8003768:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800376c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003770:	fab3 f383 	clz	r3, r3
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b3f      	cmp	r3, #63	@ 0x3f
 8003778:	d802      	bhi.n	8003780 <HAL_RCC_OscConfig+0x4a4>
 800377a:	4b70      	ldr	r3, [pc, #448]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	e013      	b.n	80037a8 <HAL_RCC_OscConfig+0x4cc>
 8003780:	2302      	movs	r3, #2
 8003782:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003786:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800378a:	fa93 f3a3 	rbit	r3, r3
 800378e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003792:	2302      	movs	r3, #2
 8003794:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003798:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800379c:	fa93 f3a3 	rbit	r3, r3
 80037a0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80037a4:	4b65      	ldr	r3, [pc, #404]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a8:	2202      	movs	r2, #2
 80037aa:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80037ae:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80037b2:	fa92 f2a2 	rbit	r2, r2
 80037b6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80037ba:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80037be:	fab2 f282 	clz	r2, r2
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	f042 0220 	orr.w	r2, r2, #32
 80037c8:	b2d2      	uxtb	r2, r2
 80037ca:	f002 021f 	and.w	r2, r2, #31
 80037ce:	2101      	movs	r1, #1
 80037d0:	fa01 f202 	lsl.w	r2, r1, r2
 80037d4:	4013      	ands	r3, r2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0b4      	beq.n	8003744 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037da:	4b58      	ldr	r3, [pc, #352]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	21f8      	movs	r1, #248	@ 0xf8
 80037f0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80037f8:	fa91 f1a1 	rbit	r1, r1
 80037fc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003800:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003804:	fab1 f181 	clz	r1, r1
 8003808:	b2c9      	uxtb	r1, r1
 800380a:	408b      	lsls	r3, r1
 800380c:	494b      	ldr	r1, [pc, #300]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 800380e:	4313      	orrs	r3, r2
 8003810:	600b      	str	r3, [r1, #0]
 8003812:	e065      	b.n	80038e0 <HAL_RCC_OscConfig+0x604>
 8003814:	2301      	movs	r3, #1
 8003816:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003826:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003834:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	461a      	mov	r2, r3
 800383c:	2300      	movs	r3, #0
 800383e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003840:	f7fe fbc8 	bl	8001fd4 <HAL_GetTick>
 8003844:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003848:	e00a      	b.n	8003860 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800384a:	f7fe fbc3 	bl	8001fd4 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d902      	bls.n	8003860 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	f000 bd45 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
 8003860:	2302      	movs	r3, #2
 8003862:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003866:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800386a:	fa93 f3a3 	rbit	r3, r3
 800386e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003872:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003876:	fab3 f383 	clz	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b3f      	cmp	r3, #63	@ 0x3f
 800387e:	d802      	bhi.n	8003886 <HAL_RCC_OscConfig+0x5aa>
 8003880:	4b2e      	ldr	r3, [pc, #184]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	e013      	b.n	80038ae <HAL_RCC_OscConfig+0x5d2>
 8003886:	2302      	movs	r3, #2
 8003888:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003890:	fa93 f3a3 	rbit	r3, r3
 8003894:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003898:	2302      	movs	r3, #2
 800389a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800389e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80038a2:	fa93 f3a3 	rbit	r3, r3
 80038a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80038aa:	4b24      	ldr	r3, [pc, #144]	@ (800393c <HAL_RCC_OscConfig+0x660>)
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	2202      	movs	r2, #2
 80038b0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80038b4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80038b8:	fa92 f2a2 	rbit	r2, r2
 80038bc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80038c0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80038c4:	fab2 f282 	clz	r2, r2
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	f042 0220 	orr.w	r2, r2, #32
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	f002 021f 	and.w	r2, r2, #31
 80038d4:	2101      	movs	r1, #1
 80038d6:	fa01 f202 	lsl.w	r2, r1, r2
 80038da:	4013      	ands	r3, r2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1b4      	bne.n	800384a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0308 	and.w	r3, r3, #8
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 8115 	beq.w	8003b20 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d07e      	beq.n	8003a04 <HAL_RCC_OscConfig+0x728>
 8003906:	2301      	movs	r3, #1
 8003908:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003910:	fa93 f3a3 	rbit	r3, r3
 8003914:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003918:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800391c:	fab3 f383 	clz	r3, r3
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <HAL_RCC_OscConfig+0x664>)
 8003926:	4413      	add	r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	461a      	mov	r2, r3
 800392c:	2301      	movs	r3, #1
 800392e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003930:	f7fe fb50 	bl	8001fd4 <HAL_GetTick>
 8003934:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003938:	e00f      	b.n	800395a <HAL_RCC_OscConfig+0x67e>
 800393a:	bf00      	nop
 800393c:	40021000 	.word	0x40021000
 8003940:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003944:	f7fe fb46 	bl	8001fd4 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d902      	bls.n	800395a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	f000 bcc8 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
 800395a:	2302      	movs	r3, #2
 800395c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003964:	fa93 f3a3 	rbit	r3, r3
 8003968:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800396c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003970:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003974:	2202      	movs	r2, #2
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	fa93 f2a3 	rbit	r2, r3
 8003986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003994:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003998:	2202      	movs	r2, #2
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	fa93 f2a3 	rbit	r2, r3
 80039aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80039b2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039b4:	4bb0      	ldr	r3, [pc, #704]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 80039b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039bc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80039c0:	2102      	movs	r1, #2
 80039c2:	6019      	str	r1, [r3, #0]
 80039c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	fa93 f1a3 	rbit	r1, r3
 80039d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80039da:	6019      	str	r1, [r3, #0]
  return result;
 80039dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	fab3 f383 	clz	r3, r3
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	f003 031f 	and.w	r3, r3, #31
 80039f6:	2101      	movs	r1, #1
 80039f8:	fa01 f303 	lsl.w	r3, r1, r3
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0a0      	beq.n	8003944 <HAL_RCC_OscConfig+0x668>
 8003a02:	e08d      	b.n	8003b20 <HAL_RCC_OscConfig+0x844>
 8003a04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a08:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	fa93 f2a3 	rbit	r2, r3
 8003a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a22:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003a26:	601a      	str	r2, [r3, #0]
  return result;
 8003a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003a30:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a32:	fab3 f383 	clz	r3, r3
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4b90      	ldr	r3, [pc, #576]	@ (8003c7c <HAL_RCC_OscConfig+0x9a0>)
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	461a      	mov	r2, r3
 8003a42:	2300      	movs	r3, #0
 8003a44:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a46:	f7fe fac5 	bl	8001fd4 <HAL_GetTick>
 8003a4a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a4e:	e00a      	b.n	8003a66 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a50:	f7fe fac0 	bl	8001fd4 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d902      	bls.n	8003a66 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	f000 bc42 	b.w	80042ea <HAL_RCC_OscConfig+0x100e>
 8003a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a6a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003a6e:	2202      	movs	r2, #2
 8003a70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a76:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	fa93 f2a3 	rbit	r2, r3
 8003a80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a84:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003a92:	2202      	movs	r2, #2
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a9a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	fa93 f2a3 	rbit	r2, r3
 8003aa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003abe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	fa93 f2a3 	rbit	r2, r3
 8003ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003acc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003ad0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ad2:	4b69      	ldr	r3, [pc, #420]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003ad4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ada:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003ade:	2102      	movs	r1, #2
 8003ae0:	6019      	str	r1, [r3, #0]
 8003ae2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	fa93 f1a3 	rbit	r1, r3
 8003af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003af8:	6019      	str	r1, [r3, #0]
  return result;
 8003afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003afe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	fab3 f383 	clz	r3, r3
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f003 031f 	and.w	r3, r3, #31
 8003b14:	2101      	movs	r1, #1
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d197      	bne.n	8003a50 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 819e 	beq.w	8003e72 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b36:	2300      	movs	r3, #0
 8003b38:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b3c:	4b4e      	ldr	r3, [pc, #312]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d116      	bne.n	8003b76 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b48:	4b4b      	ldr	r3, [pc, #300]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	4a4a      	ldr	r2, [pc, #296]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003b4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b52:	61d3      	str	r3, [r2, #28]
 8003b54:	4b48      	ldr	r3, [pc, #288]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b60:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b6a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003b6e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003b70:	2301      	movs	r3, #1
 8003b72:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b76:	4b42      	ldr	r3, [pc, #264]	@ (8003c80 <HAL_RCC_OscConfig+0x9a4>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d11a      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b82:	4b3f      	ldr	r3, [pc, #252]	@ (8003c80 <HAL_RCC_OscConfig+0x9a4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a3e      	ldr	r2, [pc, #248]	@ (8003c80 <HAL_RCC_OscConfig+0x9a4>)
 8003b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b8c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b8e:	f7fe fa21 	bl	8001fd4 <HAL_GetTick>
 8003b92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b96:	e009      	b.n	8003bac <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b98:	f7fe fa1c 	bl	8001fd4 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b64      	cmp	r3, #100	@ 0x64
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e39e      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bac:	4b34      	ldr	r3, [pc, #208]	@ (8003c80 <HAL_RCC_OscConfig+0x9a4>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0ef      	beq.n	8003b98 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d106      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x8fa>
 8003bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	4a2a      	ldr	r2, [pc, #168]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	6213      	str	r3, [r2, #32]
 8003bd4:	e035      	b.n	8003c42 <HAL_RCC_OscConfig+0x966>
 8003bd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10c      	bne.n	8003c00 <HAL_RCC_OscConfig+0x924>
 8003be6:	4b24      	ldr	r3, [pc, #144]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	4a23      	ldr	r2, [pc, #140]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003bec:	f023 0301 	bic.w	r3, r3, #1
 8003bf0:	6213      	str	r3, [r2, #32]
 8003bf2:	4b21      	ldr	r3, [pc, #132]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	4a20      	ldr	r2, [pc, #128]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003bf8:	f023 0304 	bic.w	r3, r3, #4
 8003bfc:	6213      	str	r3, [r2, #32]
 8003bfe:	e020      	b.n	8003c42 <HAL_RCC_OscConfig+0x966>
 8003c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	2b05      	cmp	r3, #5
 8003c0e:	d10c      	bne.n	8003c2a <HAL_RCC_OscConfig+0x94e>
 8003c10:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	4a18      	ldr	r2, [pc, #96]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c16:	f043 0304 	orr.w	r3, r3, #4
 8003c1a:	6213      	str	r3, [r2, #32]
 8003c1c:	4b16      	ldr	r3, [pc, #88]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	4a15      	ldr	r2, [pc, #84]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	6213      	str	r3, [r2, #32]
 8003c28:	e00b      	b.n	8003c42 <HAL_RCC_OscConfig+0x966>
 8003c2a:	4b13      	ldr	r3, [pc, #76]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	4a12      	ldr	r2, [pc, #72]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c30:	f023 0301 	bic.w	r3, r3, #1
 8003c34:	6213      	str	r3, [r2, #32]
 8003c36:	4b10      	ldr	r3, [pc, #64]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	4a0f      	ldr	r2, [pc, #60]	@ (8003c78 <HAL_RCC_OscConfig+0x99c>)
 8003c3c:	f023 0304 	bic.w	r3, r3, #4
 8003c40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 8087 	beq.w	8003d62 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c54:	f7fe f9be 	bl	8001fd4 <HAL_GetTick>
 8003c58:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c5c:	e012      	b.n	8003c84 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c5e:	f7fe f9b9 	bl	8001fd4 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d908      	bls.n	8003c84 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e339      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
 8003c76:	bf00      	nop
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	10908120 	.word	0x10908120
 8003c80:	40007000 	.word	0x40007000
 8003c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c88:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c94:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	fa93 f2a3 	rbit	r2, r3
 8003c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ca2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cac:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	fa93 f2a3 	rbit	r2, r3
 8003cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003cca:	601a      	str	r2, [r3, #0]
  return result;
 8003ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003cd4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d102      	bne.n	8003cec <HAL_RCC_OscConfig+0xa10>
 8003ce6:	4b98      	ldr	r3, [pc, #608]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	e013      	b.n	8003d14 <HAL_RCC_OscConfig+0xa38>
 8003cec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	fa93 f2a3 	rbit	r2, r3
 8003d06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	4b8d      	ldr	r3, [pc, #564]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d18:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003d1c:	2102      	movs	r1, #2
 8003d1e:	6011      	str	r1, [r2, #0]
 8003d20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d24:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003d28:	6812      	ldr	r2, [r2, #0]
 8003d2a:	fa92 f1a2 	rbit	r1, r2
 8003d2e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d32:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003d36:	6011      	str	r1, [r2, #0]
  return result;
 8003d38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d3c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	fab2 f282 	clz	r2, r2
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	f002 021f 	and.w	r2, r2, #31
 8003d52:	2101      	movs	r1, #1
 8003d54:	fa01 f202 	lsl.w	r2, r1, r2
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f43f af7f 	beq.w	8003c5e <HAL_RCC_OscConfig+0x982>
 8003d60:	e07d      	b.n	8003e5e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d62:	f7fe f937 	bl	8001fd4 <HAL_GetTick>
 8003d66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6a:	e00b      	b.n	8003d84 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6c:	f7fe f932 	bl	8001fd4 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e2b2      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
 8003d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d88:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d94:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	fa93 f2a3 	rbit	r2, r3
 8003d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dac:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003db0:	2202      	movs	r2, #2
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	fa93 f2a3 	rbit	r2, r3
 8003dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003dca:	601a      	str	r2, [r3, #0]
  return result;
 8003dcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003dd4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd6:	fab3 f383 	clz	r3, r3
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d102      	bne.n	8003dec <HAL_RCC_OscConfig+0xb10>
 8003de6:	4b58      	ldr	r3, [pc, #352]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	e013      	b.n	8003e14 <HAL_RCC_OscConfig+0xb38>
 8003dec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003df0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003df4:	2202      	movs	r2, #2
 8003df6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dfc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	fa93 f2a3 	rbit	r2, r3
 8003e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003e0e:	601a      	str	r2, [r3, #0]
 8003e10:	4b4d      	ldr	r3, [pc, #308]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e18:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	6011      	str	r1, [r2, #0]
 8003e20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e24:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	fa92 f1a2 	rbit	r1, r2
 8003e2e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e32:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003e36:	6011      	str	r1, [r2, #0]
  return result;
 8003e38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e3c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003e40:	6812      	ldr	r2, [r2, #0]
 8003e42:	fab2 f282 	clz	r2, r2
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	f002 021f 	and.w	r2, r2, #31
 8003e52:	2101      	movs	r1, #1
 8003e54:	fa01 f202 	lsl.w	r2, r1, r2
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d186      	bne.n	8003d6c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e5e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d105      	bne.n	8003e72 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e66:	4b38      	ldr	r3, [pc, #224]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	4a37      	ldr	r2, [pc, #220]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003e6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e70:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 8232 	beq.w	80042e8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e84:	4b30      	ldr	r3, [pc, #192]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f003 030c 	and.w	r3, r3, #12
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	f000 8201 	beq.w	8004294 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	f040 8157 	bne.w	8004152 <HAL_RCC_OscConfig+0xe76>
 8003ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003eac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003eb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	fa93 f2a3 	rbit	r2, r3
 8003ec0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ec4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003ec8:	601a      	str	r2, [r3, #0]
  return result;
 8003eca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ece:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003ed2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed4:	fab3 f383 	clz	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ede:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eea:	f7fe f873 	bl	8001fd4 <HAL_GetTick>
 8003eee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef2:	e009      	b.n	8003f08 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ef4:	f7fe f86e 	bl	8001fd4 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e1f0      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
 8003f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003f10:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f1a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	fa93 f2a3 	rbit	r2, r3
 8003f24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f28:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003f2c:	601a      	str	r2, [r3, #0]
  return result;
 8003f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f32:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003f36:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f38:	fab3 f383 	clz	r3, r3
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f40:	d804      	bhi.n	8003f4c <HAL_RCC_OscConfig+0xc70>
 8003f42:	4b01      	ldr	r3, [pc, #4]	@ (8003f48 <HAL_RCC_OscConfig+0xc6c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	e029      	b.n	8003f9c <HAL_RCC_OscConfig+0xcc0>
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f50:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003f54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f5e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	fa93 f2a3 	rbit	r2, r3
 8003f68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003f70:	601a      	str	r2, [r3, #0]
 8003f72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f76:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003f7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f84:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	fa93 f2a3 	rbit	r2, r3
 8003f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f92:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	4bc3      	ldr	r3, [pc, #780]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fa0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003fa4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003fa8:	6011      	str	r1, [r2, #0]
 8003faa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fae:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003fb2:	6812      	ldr	r2, [r2, #0]
 8003fb4:	fa92 f1a2 	rbit	r1, r2
 8003fb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fbc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003fc0:	6011      	str	r1, [r2, #0]
  return result;
 8003fc2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fc6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003fca:	6812      	ldr	r2, [r2, #0]
 8003fcc:	fab2 f282 	clz	r2, r2
 8003fd0:	b2d2      	uxtb	r2, r2
 8003fd2:	f042 0220 	orr.w	r2, r2, #32
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	f002 021f 	and.w	r2, r2, #31
 8003fdc:	2101      	movs	r1, #1
 8003fde:	fa01 f202 	lsl.w	r2, r1, r2
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d185      	bne.n	8003ef4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fe8:	4baf      	ldr	r3, [pc, #700]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004000:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	430b      	orrs	r3, r1
 800400a:	49a7      	ldr	r1, [pc, #668]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 800400c:	4313      	orrs	r3, r2
 800400e:	604b      	str	r3, [r1, #4]
 8004010:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004014:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004018:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800401c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004022:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	fa93 f2a3 	rbit	r2, r3
 800402c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004030:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004034:	601a      	str	r2, [r3, #0]
  return result;
 8004036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800403e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004040:	fab3 f383 	clz	r3, r3
 8004044:	b2db      	uxtb	r3, r3
 8004046:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800404a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	461a      	mov	r2, r3
 8004052:	2301      	movs	r3, #1
 8004054:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004056:	f7fd ffbd 	bl	8001fd4 <HAL_GetTick>
 800405a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800405e:	e009      	b.n	8004074 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004060:	f7fd ffb8 	bl	8001fd4 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e13a      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
 8004074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004078:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800407c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004086:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	fa93 f2a3 	rbit	r2, r3
 8004090:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004094:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004098:	601a      	str	r2, [r3, #0]
  return result;
 800409a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800409e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80040a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040a4:	fab3 f383 	clz	r3, r3
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80040ac:	d802      	bhi.n	80040b4 <HAL_RCC_OscConfig+0xdd8>
 80040ae:	4b7e      	ldr	r3, [pc, #504]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	e027      	b.n	8004104 <HAL_RCC_OscConfig+0xe28>
 80040b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80040bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80040c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040c6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	fa93 f2a3 	rbit	r2, r3
 80040d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040d4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040de:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80040e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ec:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	fa93 f2a3 	rbit	r2, r3
 80040f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	4b69      	ldr	r3, [pc, #420]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 8004102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004104:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004108:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800410c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004110:	6011      	str	r1, [r2, #0]
 8004112:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004116:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800411a:	6812      	ldr	r2, [r2, #0]
 800411c:	fa92 f1a2 	rbit	r1, r2
 8004120:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004124:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004128:	6011      	str	r1, [r2, #0]
  return result;
 800412a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800412e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004132:	6812      	ldr	r2, [r2, #0]
 8004134:	fab2 f282 	clz	r2, r2
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	f042 0220 	orr.w	r2, r2, #32
 800413e:	b2d2      	uxtb	r2, r2
 8004140:	f002 021f 	and.w	r2, r2, #31
 8004144:	2101      	movs	r1, #1
 8004146:	fa01 f202 	lsl.w	r2, r1, r2
 800414a:	4013      	ands	r3, r2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d087      	beq.n	8004060 <HAL_RCC_OscConfig+0xd84>
 8004150:	e0ca      	b.n	80042e8 <HAL_RCC_OscConfig+0x100c>
 8004152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004156:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800415a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800415e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004164:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	fa93 f2a3 	rbit	r2, r3
 800416e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004172:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004176:	601a      	str	r2, [r3, #0]
  return result;
 8004178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800417c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004180:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800418c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	461a      	mov	r2, r3
 8004194:	2300      	movs	r3, #0
 8004196:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004198:	f7fd ff1c 	bl	8001fd4 <HAL_GetTick>
 800419c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041a0:	e009      	b.n	80041b6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a2:	f7fd ff17 	bl	8001fd4 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e099      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
 80041b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ba:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80041be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	fa93 f2a3 	rbit	r2, r3
 80041d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80041da:	601a      	str	r2, [r3, #0]
  return result;
 80041dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80041e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e6:	fab3 f383 	clz	r3, r3
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80041ee:	d802      	bhi.n	80041f6 <HAL_RCC_OscConfig+0xf1a>
 80041f0:	4b2d      	ldr	r3, [pc, #180]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	e027      	b.n	8004246 <HAL_RCC_OscConfig+0xf6a>
 80041f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80041fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004204:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004208:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	fa93 f2a3 	rbit	r2, r3
 8004212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004216:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004220:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004224:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800422e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	fa93 f2a3 	rbit	r2, r3
 8004238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800423c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	4b19      	ldr	r3, [pc, #100]	@ (80042a8 <HAL_RCC_OscConfig+0xfcc>)
 8004244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004246:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800424a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800424e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004252:	6011      	str	r1, [r2, #0]
 8004254:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004258:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800425c:	6812      	ldr	r2, [r2, #0]
 800425e:	fa92 f1a2 	rbit	r1, r2
 8004262:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004266:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800426a:	6011      	str	r1, [r2, #0]
  return result;
 800426c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004270:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	fab2 f282 	clz	r2, r2
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	f042 0220 	orr.w	r2, r2, #32
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	f002 021f 	and.w	r2, r2, #31
 8004286:	2101      	movs	r1, #1
 8004288:	fa01 f202 	lsl.w	r2, r1, r2
 800428c:	4013      	ands	r3, r2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d187      	bne.n	80041a2 <HAL_RCC_OscConfig+0xec6>
 8004292:	e029      	b.n	80042e8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004298:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d103      	bne.n	80042ac <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e020      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
 80042a8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042ac:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <HAL_RCC_OscConfig+0x1018>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80042b4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80042b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d10b      	bne.n	80042e4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80042cc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80042d0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000

080042f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b09e      	sub	sp, #120	@ 0x78
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004302:	2300      	movs	r3, #0
 8004304:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e154      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004310:	4b89      	ldr	r3, [pc, #548]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d910      	bls.n	8004340 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431e:	4b86      	ldr	r3, [pc, #536]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f023 0207 	bic.w	r2, r3, #7
 8004326:	4984      	ldr	r1, [pc, #528]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800432e:	4b82      	ldr	r3, [pc, #520]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e13c      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d008      	beq.n	800435e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800434c:	4b7b      	ldr	r3, [pc, #492]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	4978      	ldr	r1, [pc, #480]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 800435a:	4313      	orrs	r3, r2
 800435c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 80cd 	beq.w	8004506 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d137      	bne.n	80043e4 <HAL_RCC_ClockConfig+0xec>
 8004374:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004378:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800437c:	fa93 f3a3 	rbit	r3, r3
 8004380:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004382:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004384:	fab3 f383 	clz	r3, r3
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b3f      	cmp	r3, #63	@ 0x3f
 800438c:	d802      	bhi.n	8004394 <HAL_RCC_ClockConfig+0x9c>
 800438e:	4b6b      	ldr	r3, [pc, #428]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	e00f      	b.n	80043b4 <HAL_RCC_ClockConfig+0xbc>
 8004394:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004398:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800439c:	fa93 f3a3 	rbit	r3, r3
 80043a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80043a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80043a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043aa:	fa93 f3a3 	rbit	r3, r3
 80043ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043b0:	4b62      	ldr	r3, [pc, #392]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 80043b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80043b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80043ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043bc:	fa92 f2a2 	rbit	r2, r2
 80043c0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80043c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80043c4:	fab2 f282 	clz	r2, r2
 80043c8:	b2d2      	uxtb	r2, r2
 80043ca:	f042 0220 	orr.w	r2, r2, #32
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	f002 021f 	and.w	r2, r2, #31
 80043d4:	2101      	movs	r1, #1
 80043d6:	fa01 f202 	lsl.w	r2, r1, r2
 80043da:	4013      	ands	r3, r2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d171      	bne.n	80044c4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e0ea      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d137      	bne.n	800445c <HAL_RCC_ClockConfig+0x164>
 80043ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043f0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043f4:	fa93 f3a3 	rbit	r3, r3
 80043f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80043fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043fc:	fab3 f383 	clz	r3, r3
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b3f      	cmp	r3, #63	@ 0x3f
 8004404:	d802      	bhi.n	800440c <HAL_RCC_ClockConfig+0x114>
 8004406:	4b4d      	ldr	r3, [pc, #308]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	e00f      	b.n	800442c <HAL_RCC_ClockConfig+0x134>
 800440c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004410:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004414:	fa93 f3a3 	rbit	r3, r3
 8004418:	647b      	str	r3, [r7, #68]	@ 0x44
 800441a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800441e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004422:	fa93 f3a3 	rbit	r3, r3
 8004426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004428:	4b44      	ldr	r3, [pc, #272]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004430:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004432:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004434:	fa92 f2a2 	rbit	r2, r2
 8004438:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800443a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800443c:	fab2 f282 	clz	r2, r2
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	f042 0220 	orr.w	r2, r2, #32
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	f002 021f 	and.w	r2, r2, #31
 800444c:	2101      	movs	r1, #1
 800444e:	fa01 f202 	lsl.w	r2, r1, r2
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d135      	bne.n	80044c4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0ae      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
 800445c:	2302      	movs	r3, #2
 800445e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004462:	fa93 f3a3 	rbit	r3, r3
 8004466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800446a:	fab3 f383 	clz	r3, r3
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b3f      	cmp	r3, #63	@ 0x3f
 8004472:	d802      	bhi.n	800447a <HAL_RCC_ClockConfig+0x182>
 8004474:	4b31      	ldr	r3, [pc, #196]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	e00d      	b.n	8004496 <HAL_RCC_ClockConfig+0x19e>
 800447a:	2302      	movs	r3, #2
 800447c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004480:	fa93 f3a3 	rbit	r3, r3
 8004484:	627b      	str	r3, [r7, #36]	@ 0x24
 8004486:	2302      	movs	r3, #2
 8004488:	623b      	str	r3, [r7, #32]
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	fa93 f3a3 	rbit	r3, r3
 8004490:	61fb      	str	r3, [r7, #28]
 8004492:	4b2a      	ldr	r3, [pc, #168]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 8004494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004496:	2202      	movs	r2, #2
 8004498:	61ba      	str	r2, [r7, #24]
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	fa92 f2a2 	rbit	r2, r2
 80044a0:	617a      	str	r2, [r7, #20]
  return result;
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	fab2 f282 	clz	r2, r2
 80044a8:	b2d2      	uxtb	r2, r2
 80044aa:	f042 0220 	orr.w	r2, r2, #32
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	f002 021f 	and.w	r2, r2, #31
 80044b4:	2101      	movs	r1, #1
 80044b6:	fa01 f202 	lsl.w	r2, r1, r2
 80044ba:	4013      	ands	r3, r2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e07a      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044c4:	4b1d      	ldr	r3, [pc, #116]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f023 0203 	bic.w	r2, r3, #3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	491a      	ldr	r1, [pc, #104]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044d6:	f7fd fd7d 	bl	8001fd4 <HAL_GetTick>
 80044da:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044dc:	e00a      	b.n	80044f4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044de:	f7fd fd79 	bl	8001fd4 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e062      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f4:	4b11      	ldr	r3, [pc, #68]	@ (800453c <HAL_RCC_ClockConfig+0x244>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f003 020c 	and.w	r2, r3, #12
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	429a      	cmp	r2, r3
 8004504:	d1eb      	bne.n	80044de <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004506:	4b0c      	ldr	r3, [pc, #48]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d215      	bcs.n	8004540 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004514:	4b08      	ldr	r3, [pc, #32]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f023 0207 	bic.w	r2, r3, #7
 800451c:	4906      	ldr	r1, [pc, #24]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004524:	4b04      	ldr	r3, [pc, #16]	@ (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d006      	beq.n	8004540 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e041      	b.n	80045ba <HAL_RCC_ClockConfig+0x2c2>
 8004536:	bf00      	nop
 8004538:	40022000 	.word	0x40022000
 800453c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b00      	cmp	r3, #0
 800454a:	d008      	beq.n	800455e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800454c:	4b1d      	ldr	r3, [pc, #116]	@ (80045c4 <HAL_RCC_ClockConfig+0x2cc>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	491a      	ldr	r1, [pc, #104]	@ (80045c4 <HAL_RCC_ClockConfig+0x2cc>)
 800455a:	4313      	orrs	r3, r2
 800455c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800456a:	4b16      	ldr	r3, [pc, #88]	@ (80045c4 <HAL_RCC_ClockConfig+0x2cc>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4912      	ldr	r1, [pc, #72]	@ (80045c4 <HAL_RCC_ClockConfig+0x2cc>)
 800457a:	4313      	orrs	r3, r2
 800457c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800457e:	f000 f829 	bl	80045d4 <HAL_RCC_GetSysClockFreq>
 8004582:	4601      	mov	r1, r0
 8004584:	4b0f      	ldr	r3, [pc, #60]	@ (80045c4 <HAL_RCC_ClockConfig+0x2cc>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800458c:	22f0      	movs	r2, #240	@ 0xf0
 800458e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	fa92 f2a2 	rbit	r2, r2
 8004596:	60fa      	str	r2, [r7, #12]
  return result;
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	fab2 f282 	clz	r2, r2
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	40d3      	lsrs	r3, r2
 80045a2:	4a09      	ldr	r2, [pc, #36]	@ (80045c8 <HAL_RCC_ClockConfig+0x2d0>)
 80045a4:	5cd3      	ldrb	r3, [r2, r3]
 80045a6:	fa21 f303 	lsr.w	r3, r1, r3
 80045aa:	4a08      	ldr	r2, [pc, #32]	@ (80045cc <HAL_RCC_ClockConfig+0x2d4>)
 80045ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80045ae:	4b08      	ldr	r3, [pc, #32]	@ (80045d0 <HAL_RCC_ClockConfig+0x2d8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f7fd fcca 	bl	8001f4c <HAL_InitTick>
  
  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3778      	adds	r7, #120	@ 0x78
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	40021000 	.word	0x40021000
 80045c8:	08007a5c 	.word	0x08007a5c
 80045cc:	20000000 	.word	0x20000000
 80045d0:	20000014 	.word	0x20000014

080045d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	2300      	movs	r3, #0
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	2300      	movs	r3, #0
 80045e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80045ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x94>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 030c 	and.w	r3, r3, #12
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x30>
 80045fe:	2b08      	cmp	r3, #8
 8004600:	d003      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0x36>
 8004602:	e026      	b.n	8004652 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004604:	4b19      	ldr	r3, [pc, #100]	@ (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004606:	613b      	str	r3, [r7, #16]
      break;
 8004608:	e026      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	0c9b      	lsrs	r3, r3, #18
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	4a17      	ldr	r2, [pc, #92]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004614:	5cd3      	ldrb	r3, [r2, r3]
 8004616:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004618:	4b13      	ldr	r3, [pc, #76]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x94>)
 800461a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461c:	f003 030f 	and.w	r3, r3, #15
 8004620:	4a14      	ldr	r2, [pc, #80]	@ (8004674 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004622:	5cd3      	ldrb	r3, [r2, r3]
 8004624:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004630:	4a0e      	ldr	r2, [pc, #56]	@ (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	fbb2 f2f3 	udiv	r2, r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	617b      	str	r3, [r7, #20]
 8004640:	e004      	b.n	800464c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a0c      	ldr	r2, [pc, #48]	@ (8004678 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004646:	fb02 f303 	mul.w	r3, r2, r3
 800464a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	613b      	str	r3, [r7, #16]
      break;
 8004650:	e002      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004652:	4b06      	ldr	r3, [pc, #24]	@ (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004654:	613b      	str	r3, [r7, #16]
      break;
 8004656:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004658:	693b      	ldr	r3, [r7, #16]
}
 800465a:	4618      	mov	r0, r3
 800465c:	371c      	adds	r7, #28
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
 800466c:	007a1200 	.word	0x007a1200
 8004670:	08007a74 	.word	0x08007a74
 8004674:	08007a84 	.word	0x08007a84
 8004678:	003d0900 	.word	0x003d0900

0800467c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004680:	4b03      	ldr	r3, [pc, #12]	@ (8004690 <HAL_RCC_GetHCLKFreq+0x14>)
 8004682:	681b      	ldr	r3, [r3, #0]
}
 8004684:	4618      	mov	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20000000 	.word	0x20000000

08004694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800469a:	f7ff ffef 	bl	800467c <HAL_RCC_GetHCLKFreq>
 800469e:	4601      	mov	r1, r0
 80046a0:	4b0b      	ldr	r3, [pc, #44]	@ (80046d0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046a8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80046ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	fa92 f2a2 	rbit	r2, r2
 80046b4:	603a      	str	r2, [r7, #0]
  return result;
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	fab2 f282 	clz	r2, r2
 80046bc:	b2d2      	uxtb	r2, r2
 80046be:	40d3      	lsrs	r3, r2
 80046c0:	4a04      	ldr	r2, [pc, #16]	@ (80046d4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80046c2:	5cd3      	ldrb	r3, [r2, r3]
 80046c4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80046c8:	4618      	mov	r0, r3
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40021000 	.word	0x40021000
 80046d4:	08007a6c 	.word	0x08007a6c

080046d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80046de:	f7ff ffcd 	bl	800467c <HAL_RCC_GetHCLKFreq>
 80046e2:	4601      	mov	r1, r0
 80046e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004714 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80046ec:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80046f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	fa92 f2a2 	rbit	r2, r2
 80046f8:	603a      	str	r2, [r7, #0]
  return result;
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	fab2 f282 	clz	r2, r2
 8004700:	b2d2      	uxtb	r2, r2
 8004702:	40d3      	lsrs	r3, r2
 8004704:	4a04      	ldr	r2, [pc, #16]	@ (8004718 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004706:	5cd3      	ldrb	r3, [r2, r3]
 8004708:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40021000 	.word	0x40021000
 8004718:	08007a6c 	.word	0x08007a6c

0800471c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	220f      	movs	r2, #15
 800472a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800472c:	4b12      	ldr	r3, [pc, #72]	@ (8004778 <HAL_RCC_GetClockConfig+0x5c>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 0203 	and.w	r2, r3, #3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004738:	4b0f      	ldr	r3, [pc, #60]	@ (8004778 <HAL_RCC_GetClockConfig+0x5c>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004744:	4b0c      	ldr	r3, [pc, #48]	@ (8004778 <HAL_RCC_GetClockConfig+0x5c>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004750:	4b09      	ldr	r3, [pc, #36]	@ (8004778 <HAL_RCC_GetClockConfig+0x5c>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	08db      	lsrs	r3, r3, #3
 8004756:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800475e:	4b07      	ldr	r3, [pc, #28]	@ (800477c <HAL_RCC_GetClockConfig+0x60>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0207 	and.w	r2, r3, #7
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	601a      	str	r2, [r3, #0]
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40021000 	.word	0x40021000
 800477c:	40022000 	.word	0x40022000

08004780 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b092      	sub	sp, #72	@ 0x48
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004788:	2300      	movs	r3, #0
 800478a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004790:	2300      	movs	r3, #0
 8004792:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 80cb 	beq.w	800493a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047a4:	4b85      	ldr	r3, [pc, #532]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10e      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047b0:	4b82      	ldr	r3, [pc, #520]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047b2:	69db      	ldr	r3, [r3, #28]
 80047b4:	4a81      	ldr	r2, [pc, #516]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047ba:	61d3      	str	r3, [r2, #28]
 80047bc:	4b7f      	ldr	r3, [pc, #508]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047c4:	60bb      	str	r3, [r7, #8]
 80047c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047c8:	2301      	movs	r3, #1
 80047ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ce:	4b7c      	ldr	r3, [pc, #496]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d118      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047da:	4b79      	ldr	r3, [pc, #484]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a78      	ldr	r2, [pc, #480]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047e6:	f7fd fbf5 	bl	8001fd4 <HAL_GetTick>
 80047ea:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ec:	e008      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ee:	f7fd fbf1 	bl	8001fd4 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b64      	cmp	r3, #100	@ 0x64
 80047fa:	d901      	bls.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e0d9      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004800:	4b6f      	ldr	r3, [pc, #444]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0f0      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800480c:	4b6b      	ldr	r3, [pc, #428]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004814:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004818:	2b00      	cmp	r3, #0
 800481a:	d07b      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004824:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004826:	429a      	cmp	r2, r3
 8004828:	d074      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800482a:	4b64      	ldr	r3, [pc, #400]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004832:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004834:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004838:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800483a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483c:	fa93 f3a3 	rbit	r3, r3
 8004840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004844:	fab3 f383 	clz	r3, r3
 8004848:	b2db      	uxtb	r3, r3
 800484a:	461a      	mov	r2, r3
 800484c:	4b5d      	ldr	r3, [pc, #372]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800484e:	4413      	add	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	461a      	mov	r2, r3
 8004854:	2301      	movs	r3, #1
 8004856:	6013      	str	r3, [r2, #0]
 8004858:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800485c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004860:	fa93 f3a3 	rbit	r3, r3
 8004864:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004868:	fab3 f383 	clz	r3, r3
 800486c:	b2db      	uxtb	r3, r3
 800486e:	461a      	mov	r2, r3
 8004870:	4b54      	ldr	r3, [pc, #336]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	461a      	mov	r2, r3
 8004878:	2300      	movs	r3, #0
 800487a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800487c:	4a4f      	ldr	r2, [pc, #316]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800487e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004880:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004884:	f003 0301 	and.w	r3, r3, #1
 8004888:	2b00      	cmp	r3, #0
 800488a:	d043      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488c:	f7fd fba2 	bl	8001fd4 <HAL_GetTick>
 8004890:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004892:	e00a      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004894:	f7fd fb9e 	bl	8001fd4 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d901      	bls.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e084      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80048aa:	2302      	movs	r3, #2
 80048ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b0:	fa93 f3a3 	rbit	r3, r3
 80048b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048b6:	2302      	movs	r3, #2
 80048b8:	623b      	str	r3, [r7, #32]
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	fa93 f3a3 	rbit	r3, r3
 80048c0:	61fb      	str	r3, [r7, #28]
  return result;
 80048c2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c4:	fab3 f383 	clz	r3, r3
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d102      	bne.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80048d4:	4b39      	ldr	r3, [pc, #228]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	e007      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80048da:	2302      	movs	r3, #2
 80048dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	fa93 f3a3 	rbit	r3, r3
 80048e4:	617b      	str	r3, [r7, #20]
 80048e6:	4b35      	ldr	r3, [pc, #212]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	2202      	movs	r2, #2
 80048ec:	613a      	str	r2, [r7, #16]
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	fa92 f2a2 	rbit	r2, r2
 80048f4:	60fa      	str	r2, [r7, #12]
  return result;
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	fab2 f282 	clz	r2, r2
 80048fc:	b2d2      	uxtb	r2, r2
 80048fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004902:	b2d2      	uxtb	r2, r2
 8004904:	f002 021f 	and.w	r2, r2, #31
 8004908:	2101      	movs	r1, #1
 800490a:	fa01 f202 	lsl.w	r2, r1, r2
 800490e:	4013      	ands	r3, r2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d0bf      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004914:	4b29      	ldr	r3, [pc, #164]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	4926      	ldr	r1, [pc, #152]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004922:	4313      	orrs	r3, r2
 8004924:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004926:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800492a:	2b01      	cmp	r3, #1
 800492c:	d105      	bne.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800492e:	4b23      	ldr	r3, [pc, #140]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	4a22      	ldr	r2, [pc, #136]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004934:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004938:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d008      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004946:	4b1d      	ldr	r3, [pc, #116]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494a:	f023 0203 	bic.w	r2, r3, #3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	491a      	ldr	r1, [pc, #104]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004954:	4313      	orrs	r3, r2
 8004956:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0320 	and.w	r3, r3, #32
 8004960:	2b00      	cmp	r3, #0
 8004962:	d008      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004964:	4b15      	ldr	r3, [pc, #84]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004968:	f023 0210 	bic.w	r2, r3, #16
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	4912      	ldr	r1, [pc, #72]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004972:	4313      	orrs	r3, r2
 8004974:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800497e:	2b00      	cmp	r3, #0
 8004980:	d008      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004982:	4b0e      	ldr	r3, [pc, #56]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004986:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	490b      	ldr	r1, [pc, #44]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004990:	4313      	orrs	r3, r2
 8004992:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d008      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80049a0:	4b06      	ldr	r3, [pc, #24]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80049a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	4903      	ldr	r1, [pc, #12]	@ (80049bc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3748      	adds	r7, #72	@ 0x48
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40021000 	.word	0x40021000
 80049c0:	40007000 	.word	0x40007000
 80049c4:	10908100 	.word	0x10908100

080049c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b082      	sub	sp, #8
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e049      	b.n	8004a6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d106      	bne.n	80049f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7fc f88e 	bl	8000b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2202      	movs	r2, #2
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	3304      	adds	r3, #4
 8004a04:	4619      	mov	r1, r3
 8004a06:	4610      	mov	r0, r2
 8004a08:	f000 fe92 	bl	8005730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d001      	beq.n	8004a90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e038      	b.n	8004b02 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004b10 <HAL_TIM_Base_Start+0x98>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d00e      	beq.n	8004ac0 <HAL_TIM_Base_Start+0x48>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aaa:	d009      	beq.n	8004ac0 <HAL_TIM_Base_Start+0x48>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a18      	ldr	r2, [pc, #96]	@ (8004b14 <HAL_TIM_Base_Start+0x9c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d004      	beq.n	8004ac0 <HAL_TIM_Base_Start+0x48>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a17      	ldr	r2, [pc, #92]	@ (8004b18 <HAL_TIM_Base_Start+0xa0>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d115      	bne.n	8004aec <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	4b15      	ldr	r3, [pc, #84]	@ (8004b1c <HAL_TIM_Base_Start+0xa4>)
 8004ac8:	4013      	ands	r3, r2
 8004aca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2b06      	cmp	r3, #6
 8004ad0:	d015      	beq.n	8004afe <HAL_TIM_Base_Start+0x86>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad8:	d011      	beq.n	8004afe <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0201 	orr.w	r2, r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aea:	e008      	b.n	8004afe <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 0201 	orr.w	r2, r2, #1
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	e000      	b.n	8004b00 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	40012c00 	.word	0x40012c00
 8004b14:	40000400 	.word	0x40000400
 8004b18:	40014000 	.word	0x40014000
 8004b1c:	00010007 	.word	0x00010007

08004b20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e049      	b.n	8004bc6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f841 	bl	8004bce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f000 fde6 	bl	8005730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
	...

08004be4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d109      	bne.n	8004c08 <HAL_TIM_PWM_Start+0x24>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	bf14      	ite	ne
 8004c00:	2301      	movne	r3, #1
 8004c02:	2300      	moveq	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	e03c      	b.n	8004c82 <HAL_TIM_PWM_Start+0x9e>
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	d109      	bne.n	8004c22 <HAL_TIM_PWM_Start+0x3e>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	bf14      	ite	ne
 8004c1a:	2301      	movne	r3, #1
 8004c1c:	2300      	moveq	r3, #0
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	e02f      	b.n	8004c82 <HAL_TIM_PWM_Start+0x9e>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b08      	cmp	r3, #8
 8004c26:	d109      	bne.n	8004c3c <HAL_TIM_PWM_Start+0x58>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	bf14      	ite	ne
 8004c34:	2301      	movne	r3, #1
 8004c36:	2300      	moveq	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	e022      	b.n	8004c82 <HAL_TIM_PWM_Start+0x9e>
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b0c      	cmp	r3, #12
 8004c40:	d109      	bne.n	8004c56 <HAL_TIM_PWM_Start+0x72>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	bf14      	ite	ne
 8004c4e:	2301      	movne	r3, #1
 8004c50:	2300      	moveq	r3, #0
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	e015      	b.n	8004c82 <HAL_TIM_PWM_Start+0x9e>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b10      	cmp	r3, #16
 8004c5a:	d109      	bne.n	8004c70 <HAL_TIM_PWM_Start+0x8c>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	bf14      	ite	ne
 8004c68:	2301      	movne	r3, #1
 8004c6a:	2300      	moveq	r3, #0
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	e008      	b.n	8004c82 <HAL_TIM_PWM_Start+0x9e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	bf14      	ite	ne
 8004c7c:	2301      	movne	r3, #1
 8004c7e:	2300      	moveq	r3, #0
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e088      	b.n	8004d9c <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_PWM_Start+0xb6>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c98:	e023      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xfe>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b04      	cmp	r3, #4
 8004c9e:	d104      	bne.n	8004caa <HAL_TIM_PWM_Start+0xc6>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ca8:	e01b      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xfe>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d104      	bne.n	8004cba <HAL_TIM_PWM_Start+0xd6>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cb8:	e013      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xfe>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b0c      	cmp	r3, #12
 8004cbe:	d104      	bne.n	8004cca <HAL_TIM_PWM_Start+0xe6>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cc8:	e00b      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xfe>
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b10      	cmp	r3, #16
 8004cce:	d104      	bne.n	8004cda <HAL_TIM_PWM_Start+0xf6>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cd8:	e003      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xfe>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2202      	movs	r2, #2
 8004cde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	6839      	ldr	r1, [r7, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f001 f9f6 	bl	80060dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a2b      	ldr	r2, [pc, #172]	@ (8004da4 <HAL_TIM_PWM_Start+0x1c0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d00e      	beq.n	8004d18 <HAL_TIM_PWM_Start+0x134>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a2a      	ldr	r2, [pc, #168]	@ (8004da8 <HAL_TIM_PWM_Start+0x1c4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d009      	beq.n	8004d18 <HAL_TIM_PWM_Start+0x134>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a28      	ldr	r2, [pc, #160]	@ (8004dac <HAL_TIM_PWM_Start+0x1c8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d004      	beq.n	8004d18 <HAL_TIM_PWM_Start+0x134>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a27      	ldr	r2, [pc, #156]	@ (8004db0 <HAL_TIM_PWM_Start+0x1cc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d101      	bne.n	8004d1c <HAL_TIM_PWM_Start+0x138>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e000      	b.n	8004d1e <HAL_TIM_PWM_Start+0x13a>
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a1b      	ldr	r2, [pc, #108]	@ (8004da4 <HAL_TIM_PWM_Start+0x1c0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d00e      	beq.n	8004d5a <HAL_TIM_PWM_Start+0x176>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d44:	d009      	beq.n	8004d5a <HAL_TIM_PWM_Start+0x176>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004db4 <HAL_TIM_PWM_Start+0x1d0>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d004      	beq.n	8004d5a <HAL_TIM_PWM_Start+0x176>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a14      	ldr	r2, [pc, #80]	@ (8004da8 <HAL_TIM_PWM_Start+0x1c4>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d115      	bne.n	8004d86 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	4b15      	ldr	r3, [pc, #84]	@ (8004db8 <HAL_TIM_PWM_Start+0x1d4>)
 8004d62:	4013      	ands	r3, r2
 8004d64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2b06      	cmp	r3, #6
 8004d6a:	d015      	beq.n	8004d98 <HAL_TIM_PWM_Start+0x1b4>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d72:	d011      	beq.n	8004d98 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0201 	orr.w	r2, r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d84:	e008      	b.n	8004d98 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f042 0201 	orr.w	r2, r2, #1
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	e000      	b.n	8004d9a <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40012c00 	.word	0x40012c00
 8004da8:	40014000 	.word	0x40014000
 8004dac:	40014400 	.word	0x40014400
 8004db0:	40014800 	.word	0x40014800
 8004db4:	40000400 	.word	0x40000400
 8004db8:	00010007 	.word	0x00010007

08004dbc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	6839      	ldr	r1, [r7, #0]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f001 f984 	bl	80060dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ec8 <HAL_TIM_PWM_Stop+0x10c>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d00e      	beq.n	8004dfc <HAL_TIM_PWM_Stop+0x40>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a3a      	ldr	r2, [pc, #232]	@ (8004ecc <HAL_TIM_PWM_Stop+0x110>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d009      	beq.n	8004dfc <HAL_TIM_PWM_Stop+0x40>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a38      	ldr	r2, [pc, #224]	@ (8004ed0 <HAL_TIM_PWM_Stop+0x114>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d004      	beq.n	8004dfc <HAL_TIM_PWM_Stop+0x40>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a37      	ldr	r2, [pc, #220]	@ (8004ed4 <HAL_TIM_PWM_Stop+0x118>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d101      	bne.n	8004e00 <HAL_TIM_PWM_Stop+0x44>
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e000      	b.n	8004e02 <HAL_TIM_PWM_Stop+0x46>
 8004e00:	2300      	movs	r3, #0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d017      	beq.n	8004e36 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	6a1a      	ldr	r2, [r3, #32]
 8004e0c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e10:	4013      	ands	r3, r2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10f      	bne.n	8004e36 <HAL_TIM_PWM_Stop+0x7a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6a1a      	ldr	r2, [r3, #32]
 8004e1c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e20:	4013      	ands	r3, r2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d107      	bne.n	8004e36 <HAL_TIM_PWM_Stop+0x7a>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6a1a      	ldr	r2, [r3, #32]
 8004e3c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e40:	4013      	ands	r3, r2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10f      	bne.n	8004e66 <HAL_TIM_PWM_Stop+0xaa>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	6a1a      	ldr	r2, [r3, #32]
 8004e4c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e50:	4013      	ands	r3, r2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d107      	bne.n	8004e66 <HAL_TIM_PWM_Stop+0xaa>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0201 	bic.w	r2, r2, #1
 8004e64:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d104      	bne.n	8004e76 <HAL_TIM_PWM_Stop+0xba>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e74:	e023      	b.n	8004ebe <HAL_TIM_PWM_Stop+0x102>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d104      	bne.n	8004e86 <HAL_TIM_PWM_Stop+0xca>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e84:	e01b      	b.n	8004ebe <HAL_TIM_PWM_Stop+0x102>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d104      	bne.n	8004e96 <HAL_TIM_PWM_Stop+0xda>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e94:	e013      	b.n	8004ebe <HAL_TIM_PWM_Stop+0x102>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b0c      	cmp	r3, #12
 8004e9a:	d104      	bne.n	8004ea6 <HAL_TIM_PWM_Stop+0xea>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ea4:	e00b      	b.n	8004ebe <HAL_TIM_PWM_Stop+0x102>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b10      	cmp	r3, #16
 8004eaa:	d104      	bne.n	8004eb6 <HAL_TIM_PWM_Stop+0xfa>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004eb4:	e003      	b.n	8004ebe <HAL_TIM_PWM_Stop+0x102>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40012c00 	.word	0x40012c00
 8004ecc:	40014000 	.word	0x40014000
 8004ed0:	40014400 	.word	0x40014400
 8004ed4:	40014800 	.word	0x40014800

08004ed8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d101      	bne.n	8004eea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e049      	b.n	8004f7e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d106      	bne.n	8004f04 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7fb fdba 	bl	8000a78 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3304      	adds	r3, #4
 8004f14:	4619      	mov	r1, r3
 8004f16:	4610      	mov	r0, r2
 8004f18:	f000 fc0a 	bl	8005730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b084      	sub	sp, #16
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d020      	beq.n	8004fea <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d01b      	beq.n	8004fea <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f06f 0202 	mvn.w	r2, #2
 8004fba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f003 0303 	and.w	r3, r3, #3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d003      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 fb8f 	bl	80056f4 <HAL_TIM_IC_CaptureCallback>
 8004fd6:	e005      	b.n	8004fe4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 fb81 	bl	80056e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fb92 	bl	8005708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d020      	beq.n	8005036 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d01b      	beq.n	8005036 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f06f 0204 	mvn.w	r2, #4
 8005006:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	699b      	ldr	r3, [r3, #24]
 8005014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fb69 	bl	80056f4 <HAL_TIM_IC_CaptureCallback>
 8005022:	e005      	b.n	8005030 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 fb5b 	bl	80056e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 fb6c 	bl	8005708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f003 0308 	and.w	r3, r3, #8
 800503c:	2b00      	cmp	r3, #0
 800503e:	d020      	beq.n	8005082 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f003 0308 	and.w	r3, r3, #8
 8005046:	2b00      	cmp	r3, #0
 8005048:	d01b      	beq.n	8005082 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f06f 0208 	mvn.w	r2, #8
 8005052:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2204      	movs	r2, #4
 8005058:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	f003 0303 	and.w	r3, r3, #3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d003      	beq.n	8005070 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fb43 	bl	80056f4 <HAL_TIM_IC_CaptureCallback>
 800506e:	e005      	b.n	800507c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 fb35 	bl	80056e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fb46 	bl	8005708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f003 0310 	and.w	r3, r3, #16
 8005088:	2b00      	cmp	r3, #0
 800508a:	d020      	beq.n	80050ce <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 0310 	and.w	r3, r3, #16
 8005092:	2b00      	cmp	r3, #0
 8005094:	d01b      	beq.n	80050ce <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f06f 0210 	mvn.w	r2, #16
 800509e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2208      	movs	r2, #8
 80050a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 fb1d 	bl	80056f4 <HAL_TIM_IC_CaptureCallback>
 80050ba:	e005      	b.n	80050c8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 fb0f 	bl	80056e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 fb20 	bl	8005708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00c      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d007      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f06f 0201 	mvn.w	r2, #1
 80050ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 faed 	bl	80056cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00c      	beq.n	8005116 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005102:	2b00      	cmp	r3, #0
 8005104:	d007      	beq.n	8005116 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800510e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f001 f881 	bl	8006218 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00c      	beq.n	800513a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005126:	2b00      	cmp	r3, #0
 8005128:	d007      	beq.n	800513a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f001 f879 	bl	800622c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00c      	beq.n	800515e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800514a:	2b00      	cmp	r3, #0
 800514c:	d007      	beq.n	800515e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f000 fadf 	bl	800571c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	f003 0320 	and.w	r3, r3, #32
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00c      	beq.n	8005182 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f003 0320 	and.w	r3, r3, #32
 800516e:	2b00      	cmp	r3, #0
 8005170:	d007      	beq.n	8005182 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f06f 0220 	mvn.w	r2, #32
 800517a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f001 f841 	bl	8006204 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005182:	bf00      	nop
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}

0800518a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800518a:	b580      	push	{r7, lr}
 800518c:	b086      	sub	sp, #24
 800518e:	af00      	add	r7, sp, #0
 8005190:	60f8      	str	r0, [r7, #12]
 8005192:	60b9      	str	r1, [r7, #8]
 8005194:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d101      	bne.n	80051a8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80051a4:	2302      	movs	r3, #2
 80051a6:	e088      	b.n	80052ba <HAL_TIM_IC_ConfigChannel+0x130>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d11b      	bne.n	80051ee <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80051c6:	f000 fddd 	bl	8005d84 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699a      	ldr	r2, [r3, #24]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 020c 	bic.w	r2, r2, #12
 80051d8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	6999      	ldr	r1, [r3, #24]
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	689a      	ldr	r2, [r3, #8]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	619a      	str	r2, [r3, #24]
 80051ec:	e060      	b.n	80052b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b04      	cmp	r3, #4
 80051f2:	d11c      	bne.n	800522e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005204:	f000 fe49 	bl	8005e9a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699a      	ldr	r2, [r3, #24]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005216:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6999      	ldr	r1, [r3, #24]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	021a      	lsls	r2, r3, #8
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	619a      	str	r2, [r3, #24]
 800522c:	e040      	b.n	80052b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b08      	cmp	r3, #8
 8005232:	d11b      	bne.n	800526c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005244:	f000 fe96 	bl	8005f74 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	69da      	ldr	r2, [r3, #28]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 020c 	bic.w	r2, r2, #12
 8005256:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	69d9      	ldr	r1, [r3, #28]
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	689a      	ldr	r2, [r3, #8]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	430a      	orrs	r2, r1
 8005268:	61da      	str	r2, [r3, #28]
 800526a:	e021      	b.n	80052b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b0c      	cmp	r3, #12
 8005270:	d11c      	bne.n	80052ac <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005282:	f000 feb3 	bl	8005fec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	69da      	ldr	r2, [r3, #28]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005294:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69d9      	ldr	r1, [r3, #28]
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	021a      	lsls	r2, r3, #8
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	61da      	str	r2, [r3, #28]
 80052aa:	e001      	b.n	80052b0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3718      	adds	r7, #24
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d101      	bne.n	80052e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052de:	2302      	movs	r3, #2
 80052e0:	e0ff      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b14      	cmp	r3, #20
 80052ee:	f200 80f0 	bhi.w	80054d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80052f2:	a201      	add	r2, pc, #4	@ (adr r2, 80052f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f8:	0800534d 	.word	0x0800534d
 80052fc:	080054d3 	.word	0x080054d3
 8005300:	080054d3 	.word	0x080054d3
 8005304:	080054d3 	.word	0x080054d3
 8005308:	0800538d 	.word	0x0800538d
 800530c:	080054d3 	.word	0x080054d3
 8005310:	080054d3 	.word	0x080054d3
 8005314:	080054d3 	.word	0x080054d3
 8005318:	080053cf 	.word	0x080053cf
 800531c:	080054d3 	.word	0x080054d3
 8005320:	080054d3 	.word	0x080054d3
 8005324:	080054d3 	.word	0x080054d3
 8005328:	0800540f 	.word	0x0800540f
 800532c:	080054d3 	.word	0x080054d3
 8005330:	080054d3 	.word	0x080054d3
 8005334:	080054d3 	.word	0x080054d3
 8005338:	08005451 	.word	0x08005451
 800533c:	080054d3 	.word	0x080054d3
 8005340:	080054d3 	.word	0x080054d3
 8005344:	080054d3 	.word	0x080054d3
 8005348:	08005491 	.word	0x08005491
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	4618      	mov	r0, r3
 8005354:	f000 fa70 	bl	8005838 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699a      	ldr	r2, [r3, #24]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f042 0208 	orr.w	r2, r2, #8
 8005366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699a      	ldr	r2, [r3, #24]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0204 	bic.w	r2, r2, #4
 8005376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6999      	ldr	r1, [r3, #24]
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	691a      	ldr	r2, [r3, #16]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	619a      	str	r2, [r3, #24]
      break;
 800538a:	e0a5      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68b9      	ldr	r1, [r7, #8]
 8005392:	4618      	mov	r0, r3
 8005394:	f000 fad6 	bl	8005944 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699a      	ldr	r2, [r3, #24]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	699a      	ldr	r2, [r3, #24]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6999      	ldr	r1, [r3, #24]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	021a      	lsls	r2, r3, #8
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	619a      	str	r2, [r3, #24]
      break;
 80053cc:	e084      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68b9      	ldr	r1, [r7, #8]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f000 fb35 	bl	8005a44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	69da      	ldr	r2, [r3, #28]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f042 0208 	orr.w	r2, r2, #8
 80053e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	69da      	ldr	r2, [r3, #28]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0204 	bic.w	r2, r2, #4
 80053f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	69d9      	ldr	r1, [r3, #28]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	691a      	ldr	r2, [r3, #16]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	61da      	str	r2, [r3, #28]
      break;
 800540c:	e064      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68b9      	ldr	r1, [r7, #8]
 8005414:	4618      	mov	r0, r3
 8005416:	f000 fb93 	bl	8005b40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69da      	ldr	r2, [r3, #28]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	69da      	ldr	r2, [r3, #28]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	69d9      	ldr	r1, [r3, #28]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	021a      	lsls	r2, r3, #8
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	430a      	orrs	r2, r1
 800544c:	61da      	str	r2, [r3, #28]
      break;
 800544e:	e043      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fbd6 	bl	8005c08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0208 	orr.w	r2, r2, #8
 800546a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0204 	bic.w	r2, r2, #4
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	691a      	ldr	r2, [r3, #16]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	430a      	orrs	r2, r1
 800548c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800548e:	e023      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fc14 	bl	8005cc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	021a      	lsls	r2, r3, #8
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054d0:	e002      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	75fb      	strb	r3, [r7, #23]
      break;
 80054d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3718      	adds	r7, #24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop

080054ec <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d101      	bne.n	8005504 <HAL_TIM_GenerateEvent+0x18>
 8005500:	2302      	movs	r3, #2
 8005502:	e014      	b.n	800552e <HAL_TIM_GenerateEvent+0x42>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr

0800553a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800553a:	b580      	push	{r7, lr}
 800553c:	b084      	sub	sp, #16
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
 8005542:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800554e:	2b01      	cmp	r3, #1
 8005550:	d101      	bne.n	8005556 <HAL_TIM_ConfigClockSource+0x1c>
 8005552:	2302      	movs	r3, #2
 8005554:	e0b6      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x18a>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2202      	movs	r2, #2
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005574:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005578:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005580:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005592:	d03e      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0xd8>
 8005594:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005598:	f200 8087 	bhi.w	80056aa <HAL_TIM_ConfigClockSource+0x170>
 800559c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a0:	f000 8086 	beq.w	80056b0 <HAL_TIM_ConfigClockSource+0x176>
 80055a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a8:	d87f      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055aa:	2b70      	cmp	r3, #112	@ 0x70
 80055ac:	d01a      	beq.n	80055e4 <HAL_TIM_ConfigClockSource+0xaa>
 80055ae:	2b70      	cmp	r3, #112	@ 0x70
 80055b0:	d87b      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055b2:	2b60      	cmp	r3, #96	@ 0x60
 80055b4:	d050      	beq.n	8005658 <HAL_TIM_ConfigClockSource+0x11e>
 80055b6:	2b60      	cmp	r3, #96	@ 0x60
 80055b8:	d877      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055ba:	2b50      	cmp	r3, #80	@ 0x50
 80055bc:	d03c      	beq.n	8005638 <HAL_TIM_ConfigClockSource+0xfe>
 80055be:	2b50      	cmp	r3, #80	@ 0x50
 80055c0:	d873      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055c2:	2b40      	cmp	r3, #64	@ 0x40
 80055c4:	d058      	beq.n	8005678 <HAL_TIM_ConfigClockSource+0x13e>
 80055c6:	2b40      	cmp	r3, #64	@ 0x40
 80055c8:	d86f      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055ca:	2b30      	cmp	r3, #48	@ 0x30
 80055cc:	d064      	beq.n	8005698 <HAL_TIM_ConfigClockSource+0x15e>
 80055ce:	2b30      	cmp	r3, #48	@ 0x30
 80055d0:	d86b      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055d2:	2b20      	cmp	r3, #32
 80055d4:	d060      	beq.n	8005698 <HAL_TIM_ConfigClockSource+0x15e>
 80055d6:	2b20      	cmp	r3, #32
 80055d8:	d867      	bhi.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d05c      	beq.n	8005698 <HAL_TIM_ConfigClockSource+0x15e>
 80055de:	2b10      	cmp	r3, #16
 80055e0:	d05a      	beq.n	8005698 <HAL_TIM_ConfigClockSource+0x15e>
 80055e2:	e062      	b.n	80056aa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055f4:	f000 fd52 	bl	800609c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005606:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	609a      	str	r2, [r3, #8]
      break;
 8005610:	e04f      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005622:	f000 fd3b 	bl	800609c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005634:	609a      	str	r2, [r3, #8]
      break;
 8005636:	e03c      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005644:	461a      	mov	r2, r3
 8005646:	f000 fbf9 	bl	8005e3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2150      	movs	r1, #80	@ 0x50
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fd08 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 8005656:	e02c      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005664:	461a      	mov	r2, r3
 8005666:	f000 fc55 	bl	8005f14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2160      	movs	r1, #96	@ 0x60
 8005670:	4618      	mov	r0, r3
 8005672:	f000 fcf8 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 8005676:	e01c      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005684:	461a      	mov	r2, r3
 8005686:	f000 fbd9 	bl	8005e3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2140      	movs	r1, #64	@ 0x40
 8005690:	4618      	mov	r0, r3
 8005692:	f000 fce8 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 8005696:	e00c      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4619      	mov	r1, r3
 80056a2:	4610      	mov	r0, r2
 80056a4:	f000 fcdf 	bl	8006066 <TIM_ITRx_SetConfig>
      break;
 80056a8:	e003      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	73fb      	strb	r3, [r7, #15]
      break;
 80056ae:	e000      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80056b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a38      	ldr	r2, [pc, #224]	@ (8005824 <TIM_Base_SetConfig+0xf4>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d007      	beq.n	8005758 <TIM_Base_SetConfig+0x28>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800574e:	d003      	beq.n	8005758 <TIM_Base_SetConfig+0x28>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a35      	ldr	r2, [pc, #212]	@ (8005828 <TIM_Base_SetConfig+0xf8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d108      	bne.n	800576a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800575e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	4313      	orrs	r3, r2
 8005768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a2d      	ldr	r2, [pc, #180]	@ (8005824 <TIM_Base_SetConfig+0xf4>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d013      	beq.n	800579a <TIM_Base_SetConfig+0x6a>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005778:	d00f      	beq.n	800579a <TIM_Base_SetConfig+0x6a>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a2a      	ldr	r2, [pc, #168]	@ (8005828 <TIM_Base_SetConfig+0xf8>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00b      	beq.n	800579a <TIM_Base_SetConfig+0x6a>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a29      	ldr	r2, [pc, #164]	@ (800582c <TIM_Base_SetConfig+0xfc>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d007      	beq.n	800579a <TIM_Base_SetConfig+0x6a>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a28      	ldr	r2, [pc, #160]	@ (8005830 <TIM_Base_SetConfig+0x100>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d003      	beq.n	800579a <TIM_Base_SetConfig+0x6a>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a27      	ldr	r2, [pc, #156]	@ (8005834 <TIM_Base_SetConfig+0x104>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d108      	bne.n	80057ac <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a14      	ldr	r2, [pc, #80]	@ (8005824 <TIM_Base_SetConfig+0xf4>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d00b      	beq.n	80057f0 <TIM_Base_SetConfig+0xc0>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a14      	ldr	r2, [pc, #80]	@ (800582c <TIM_Base_SetConfig+0xfc>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d007      	beq.n	80057f0 <TIM_Base_SetConfig+0xc0>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a13      	ldr	r2, [pc, #76]	@ (8005830 <TIM_Base_SetConfig+0x100>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d003      	beq.n	80057f0 <TIM_Base_SetConfig+0xc0>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a12      	ldr	r2, [pc, #72]	@ (8005834 <TIM_Base_SetConfig+0x104>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d103      	bne.n	80057f8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	691a      	ldr	r2, [r3, #16]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b01      	cmp	r3, #1
 8005808:	d105      	bne.n	8005816 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	f023 0201 	bic.w	r2, r3, #1
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	611a      	str	r2, [r3, #16]
  }
}
 8005816:	bf00      	nop
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	40012c00 	.word	0x40012c00
 8005828:	40000400 	.word	0x40000400
 800582c:	40014000 	.word	0x40014000
 8005830:	40014400 	.word	0x40014400
 8005834:	40014800 	.word	0x40014800

08005838 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005838:	b480      	push	{r7}
 800583a:	b087      	sub	sp, #28
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	f023 0201 	bic.w	r2, r3, #1
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800586a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0303 	bic.w	r3, r3, #3
 8005872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	4313      	orrs	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f023 0302 	bic.w	r3, r3, #2
 8005884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a28      	ldr	r2, [pc, #160]	@ (8005934 <TIM_OC1_SetConfig+0xfc>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d00b      	beq.n	80058b0 <TIM_OC1_SetConfig+0x78>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a27      	ldr	r2, [pc, #156]	@ (8005938 <TIM_OC1_SetConfig+0x100>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d007      	beq.n	80058b0 <TIM_OC1_SetConfig+0x78>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a26      	ldr	r2, [pc, #152]	@ (800593c <TIM_OC1_SetConfig+0x104>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d003      	beq.n	80058b0 <TIM_OC1_SetConfig+0x78>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a25      	ldr	r2, [pc, #148]	@ (8005940 <TIM_OC1_SetConfig+0x108>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d10c      	bne.n	80058ca <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f023 0308 	bic.w	r3, r3, #8
 80058b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	4313      	orrs	r3, r2
 80058c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	f023 0304 	bic.w	r3, r3, #4
 80058c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a19      	ldr	r2, [pc, #100]	@ (8005934 <TIM_OC1_SetConfig+0xfc>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d00b      	beq.n	80058ea <TIM_OC1_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a18      	ldr	r2, [pc, #96]	@ (8005938 <TIM_OC1_SetConfig+0x100>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d007      	beq.n	80058ea <TIM_OC1_SetConfig+0xb2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a17      	ldr	r2, [pc, #92]	@ (800593c <TIM_OC1_SetConfig+0x104>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d003      	beq.n	80058ea <TIM_OC1_SetConfig+0xb2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a16      	ldr	r2, [pc, #88]	@ (8005940 <TIM_OC1_SetConfig+0x108>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d111      	bne.n	800590e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	4313      	orrs	r3, r2
 8005902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	4313      	orrs	r3, r2
 800590c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	621a      	str	r2, [r3, #32]
}
 8005928:	bf00      	nop
 800592a:	371c      	adds	r7, #28
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	40012c00 	.word	0x40012c00
 8005938:	40014000 	.word	0x40014000
 800593c:	40014400 	.word	0x40014400
 8005940:	40014800 	.word	0x40014800

08005944 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005944:	b480      	push	{r7}
 8005946:	b087      	sub	sp, #28
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	f023 0210 	bic.w	r2, r3, #16
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005972:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800597e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	021b      	lsls	r3, r3, #8
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	4313      	orrs	r3, r2
 800598a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f023 0320 	bic.w	r3, r3, #32
 8005992:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	4313      	orrs	r3, r2
 800599e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a24      	ldr	r2, [pc, #144]	@ (8005a34 <TIM_OC2_SetConfig+0xf0>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d10d      	bne.n	80059c4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	011b      	lsls	r3, r3, #4
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005a34 <TIM_OC2_SetConfig+0xf0>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00b      	beq.n	80059e4 <TIM_OC2_SetConfig+0xa0>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005a38 <TIM_OC2_SetConfig+0xf4>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d007      	beq.n	80059e4 <TIM_OC2_SetConfig+0xa0>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a19      	ldr	r2, [pc, #100]	@ (8005a3c <TIM_OC2_SetConfig+0xf8>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d003      	beq.n	80059e4 <TIM_OC2_SetConfig+0xa0>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a18      	ldr	r2, [pc, #96]	@ (8005a40 <TIM_OC2_SetConfig+0xfc>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d113      	bne.n	8005a0c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059ea:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059f2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	621a      	str	r2, [r3, #32]
}
 8005a26:	bf00      	nop
 8005a28:	371c      	adds	r7, #28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40012c00 	.word	0x40012c00
 8005a38:	40014000 	.word	0x40014000
 8005a3c:	40014400 	.word	0x40014400
 8005a40:	40014800 	.word	0x40014800

08005a44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0303 	bic.w	r3, r3, #3
 8005a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	021b      	lsls	r3, r3, #8
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a23      	ldr	r2, [pc, #140]	@ (8005b30 <TIM_OC3_SetConfig+0xec>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d10d      	bne.n	8005ac2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005aac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	021b      	lsls	r3, r3, #8
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ac0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a1a      	ldr	r2, [pc, #104]	@ (8005b30 <TIM_OC3_SetConfig+0xec>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d00b      	beq.n	8005ae2 <TIM_OC3_SetConfig+0x9e>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a19      	ldr	r2, [pc, #100]	@ (8005b34 <TIM_OC3_SetConfig+0xf0>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d007      	beq.n	8005ae2 <TIM_OC3_SetConfig+0x9e>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a18      	ldr	r2, [pc, #96]	@ (8005b38 <TIM_OC3_SetConfig+0xf4>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d003      	beq.n	8005ae2 <TIM_OC3_SetConfig+0x9e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a17      	ldr	r2, [pc, #92]	@ (8005b3c <TIM_OC3_SetConfig+0xf8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d113      	bne.n	8005b0a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ae8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005af0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	011b      	lsls	r3, r3, #4
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	011b      	lsls	r3, r3, #4
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	621a      	str	r2, [r3, #32]
}
 8005b24:	bf00      	nop
 8005b26:	371c      	adds	r7, #28
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr
 8005b30:	40012c00 	.word	0x40012c00
 8005b34:	40014000 	.word	0x40014000
 8005b38:	40014400 	.word	0x40014400
 8005b3c:	40014800 	.word	0x40014800

08005b40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	69db      	ldr	r3, [r3, #28]
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	021b      	lsls	r3, r3, #8
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	031b      	lsls	r3, r3, #12
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a16      	ldr	r2, [pc, #88]	@ (8005bf8 <TIM_OC4_SetConfig+0xb8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d00b      	beq.n	8005bbc <TIM_OC4_SetConfig+0x7c>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a15      	ldr	r2, [pc, #84]	@ (8005bfc <TIM_OC4_SetConfig+0xbc>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d007      	beq.n	8005bbc <TIM_OC4_SetConfig+0x7c>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a14      	ldr	r2, [pc, #80]	@ (8005c00 <TIM_OC4_SetConfig+0xc0>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d003      	beq.n	8005bbc <TIM_OC4_SetConfig+0x7c>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a13      	ldr	r2, [pc, #76]	@ (8005c04 <TIM_OC4_SetConfig+0xc4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d109      	bne.n	8005bd0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	019b      	lsls	r3, r3, #6
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	621a      	str	r2, [r3, #32]
}
 8005bea:	bf00      	nop
 8005bec:	371c      	adds	r7, #28
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	40012c00 	.word	0x40012c00
 8005bfc:	40014000 	.word	0x40014000
 8005c00:	40014400 	.word	0x40014400
 8005c04:	40014800 	.word	0x40014800

08005c08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b087      	sub	sp, #28
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	041b      	lsls	r3, r3, #16
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a15      	ldr	r2, [pc, #84]	@ (8005cb4 <TIM_OC5_SetConfig+0xac>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d00b      	beq.n	8005c7a <TIM_OC5_SetConfig+0x72>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a14      	ldr	r2, [pc, #80]	@ (8005cb8 <TIM_OC5_SetConfig+0xb0>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d007      	beq.n	8005c7a <TIM_OC5_SetConfig+0x72>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a13      	ldr	r2, [pc, #76]	@ (8005cbc <TIM_OC5_SetConfig+0xb4>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d003      	beq.n	8005c7a <TIM_OC5_SetConfig+0x72>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a12      	ldr	r2, [pc, #72]	@ (8005cc0 <TIM_OC5_SetConfig+0xb8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d109      	bne.n	8005c8e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	021b      	lsls	r3, r3, #8
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	621a      	str	r2, [r3, #32]
}
 8005ca8:	bf00      	nop
 8005caa:	371c      	adds	r7, #28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	40012c00 	.word	0x40012c00
 8005cb8:	40014000 	.word	0x40014000
 8005cbc:	40014400 	.word	0x40014400
 8005cc0:	40014800 	.word	0x40014800

08005cc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	021b      	lsls	r3, r3, #8
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	051b      	lsls	r3, r3, #20
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a16      	ldr	r2, [pc, #88]	@ (8005d74 <TIM_OC6_SetConfig+0xb0>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d00b      	beq.n	8005d38 <TIM_OC6_SetConfig+0x74>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a15      	ldr	r2, [pc, #84]	@ (8005d78 <TIM_OC6_SetConfig+0xb4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d007      	beq.n	8005d38 <TIM_OC6_SetConfig+0x74>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a14      	ldr	r2, [pc, #80]	@ (8005d7c <TIM_OC6_SetConfig+0xb8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d003      	beq.n	8005d38 <TIM_OC6_SetConfig+0x74>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a13      	ldr	r2, [pc, #76]	@ (8005d80 <TIM_OC6_SetConfig+0xbc>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d109      	bne.n	8005d4c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	695b      	ldr	r3, [r3, #20]
 8005d44:	029b      	lsls	r3, r3, #10
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685a      	ldr	r2, [r3, #4]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	621a      	str	r2, [r3, #32]
}
 8005d66:	bf00      	nop
 8005d68:	371c      	adds	r7, #28
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40012c00 	.word	0x40012c00
 8005d78:	40014000 	.word	0x40014000
 8005d7c:	40014400 	.word	0x40014400
 8005d80:	40014800 	.word	0x40014800

08005d84 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	f023 0201 	bic.w	r2, r3, #1
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4a20      	ldr	r2, [pc, #128]	@ (8005e30 <TIM_TI1_SetConfig+0xac>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d00b      	beq.n	8005dca <TIM_TI1_SetConfig+0x46>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005db8:	d007      	beq.n	8005dca <TIM_TI1_SetConfig+0x46>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8005e34 <TIM_TI1_SetConfig+0xb0>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d003      	beq.n	8005dca <TIM_TI1_SetConfig+0x46>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e38 <TIM_TI1_SetConfig+0xb4>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d101      	bne.n	8005dce <TIM_TI1_SetConfig+0x4a>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e000      	b.n	8005dd0 <TIM_TI1_SetConfig+0x4c>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d008      	beq.n	8005de6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f023 0303 	bic.w	r3, r3, #3
 8005dda:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005ddc:	697a      	ldr	r2, [r7, #20]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
 8005de4:	e003      	b.n	8005dee <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	f043 0301 	orr.w	r3, r3, #1
 8005dec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005df4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	f023 030a 	bic.w	r3, r3, #10
 8005e08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f003 030a 	and.w	r3, r3, #10
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	621a      	str	r2, [r3, #32]
}
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	40012c00 	.word	0x40012c00
 8005e34:	40000400 	.word	0x40000400
 8005e38:	40014000 	.word	0x40014000

08005e3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	f023 0201 	bic.w	r2, r3, #1
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f023 030a 	bic.w	r3, r3, #10
 8005e78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b087      	sub	sp, #28
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	60f8      	str	r0, [r7, #12]
 8005ea2:	60b9      	str	r1, [r7, #8]
 8005ea4:	607a      	str	r2, [r7, #4]
 8005ea6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f023 0210 	bic.w	r2, r3, #16
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ec6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	021b      	lsls	r3, r3, #8
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	031b      	lsls	r3, r3, #12
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005eec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	011b      	lsls	r3, r3, #4
 8005ef2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	621a      	str	r2, [r3, #32]
}
 8005f08:	bf00      	nop
 8005f0a:	371c      	adds	r7, #28
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b087      	sub	sp, #28
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	f023 0210 	bic.w	r2, r3, #16
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	031b      	lsls	r3, r3, #12
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	621a      	str	r2, [r3, #32]
}
 8005f68:	bf00      	nop
 8005f6a:	371c      	adds	r7, #28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
 8005f80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f023 0303 	bic.w	r3, r3, #3
 8005fa0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fb0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	011b      	lsls	r3, r3, #4
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005fc4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	021b      	lsls	r3, r3, #8
 8005fca:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	621a      	str	r2, [r3, #32]
}
 8005fe0:	bf00      	nop
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006018:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	021b      	lsls	r3, r3, #8
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	4313      	orrs	r3, r2
 8006022:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800602a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	031b      	lsls	r3, r3, #12
 8006030:	b29b      	uxth	r3, r3
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4313      	orrs	r3, r2
 8006036:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800603e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	031b      	lsls	r3, r3, #12
 8006044:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	4313      	orrs	r3, r2
 800604c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	621a      	str	r2, [r3, #32]
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006066:	b480      	push	{r7}
 8006068:	b085      	sub	sp, #20
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
 800606e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800607c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	4313      	orrs	r3, r2
 8006084:	f043 0307 	orr.w	r3, r3, #7
 8006088:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	609a      	str	r2, [r3, #8]
}
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800609c:	b480      	push	{r7}
 800609e:	b087      	sub	sp, #28
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
 80060a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	021a      	lsls	r2, r3, #8
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	431a      	orrs	r2, r3
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	609a      	str	r2, [r3, #8]
}
 80060d0:	bf00      	nop
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	f003 031f 	and.w	r3, r3, #31
 80060ee:	2201      	movs	r2, #1
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6a1a      	ldr	r2, [r3, #32]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	43db      	mvns	r3, r3
 80060fe:	401a      	ands	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a1a      	ldr	r2, [r3, #32]
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f003 031f 	and.w	r3, r3, #31
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	fa01 f303 	lsl.w	r3, r1, r3
 8006114:	431a      	orrs	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	621a      	str	r2, [r3, #32]
}
 800611a:	bf00      	nop
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
	...

08006128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800613c:	2302      	movs	r3, #2
 800613e:	e054      	b.n	80061ea <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a24      	ldr	r2, [pc, #144]	@ (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d108      	bne.n	800617c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006170:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	4313      	orrs	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006182:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a17      	ldr	r2, [pc, #92]	@ (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d00e      	beq.n	80061be <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061a8:	d009      	beq.n	80061be <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a13      	ldr	r2, [pc, #76]	@ (80061fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d004      	beq.n	80061be <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a11      	ldr	r2, [pc, #68]	@ (8006200 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d10c      	bne.n	80061d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3714      	adds	r7, #20
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	40012c00 	.word	0x40012c00
 80061fc:	40000400 	.word	0x40000400
 8006200:	40014000 	.word	0x40014000

08006204 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e040      	b.n	80062d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006256:	2b00      	cmp	r3, #0
 8006258:	d106      	bne.n	8006268 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f7fa fd10 	bl	8000c88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2224      	movs	r2, #36	@ 0x24
 800626c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0201 	bic.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006282:	2b00      	cmp	r3, #0
 8006284:	d002      	beq.n	800628c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 fd28 	bl	8006cdc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 fbef 	bl	8006a70 <UART_SetConfig>
 8006292:	4603      	mov	r3, r0
 8006294:	2b01      	cmp	r3, #1
 8006296:	d101      	bne.n	800629c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e01b      	b.n	80062d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689a      	ldr	r2, [r3, #8]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 0201 	orr.w	r2, r2, #1
 80062ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fda7 	bl	8006e20 <UART_CheckIdleState>
 80062d2:	4603      	mov	r3, r0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3708      	adds	r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08a      	sub	sp, #40	@ 0x28
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	603b      	str	r3, [r7, #0]
 80062e8:	4613      	mov	r3, r2
 80062ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	d177      	bne.n	80063e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d002      	beq.n	8006300 <HAL_UART_Transmit+0x24>
 80062fa:	88fb      	ldrh	r3, [r7, #6]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d101      	bne.n	8006304 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e070      	b.n	80063e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2221      	movs	r2, #33	@ 0x21
 8006310:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006312:	f7fb fe5f 	bl	8001fd4 <HAL_GetTick>
 8006316:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	88fa      	ldrh	r2, [r7, #6]
 800631c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	88fa      	ldrh	r2, [r7, #6]
 8006324:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006330:	d108      	bne.n	8006344 <HAL_UART_Transmit+0x68>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d104      	bne.n	8006344 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800633a:	2300      	movs	r3, #0
 800633c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	61bb      	str	r3, [r7, #24]
 8006342:	e003      	b.n	800634c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006348:	2300      	movs	r3, #0
 800634a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800634c:	e02f      	b.n	80063ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	2200      	movs	r2, #0
 8006356:	2180      	movs	r1, #128	@ 0x80
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 fe09 	bl	8006f70 <UART_WaitOnFlagUntilTimeout>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d004      	beq.n	800636e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2220      	movs	r2, #32
 8006368:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e03b      	b.n	80063e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10b      	bne.n	800638c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	881a      	ldrh	r2, [r3, #0]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006380:	b292      	uxth	r2, r2
 8006382:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	3302      	adds	r3, #2
 8006388:	61bb      	str	r3, [r7, #24]
 800638a:	e007      	b.n	800639c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	781a      	ldrb	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	3301      	adds	r3, #1
 800639a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1c9      	bne.n	800634e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	2200      	movs	r2, #0
 80063c2:	2140      	movs	r1, #64	@ 0x40
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 fdd3 	bl	8006f70 <UART_WaitOnFlagUntilTimeout>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d004      	beq.n	80063da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2220      	movs	r2, #32
 80063d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e005      	b.n	80063e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2220      	movs	r2, #32
 80063de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80063e0:	2300      	movs	r3, #0
 80063e2:	e000      	b.n	80063e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80063e4:	2302      	movs	r3, #2
  }
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3720      	adds	r7, #32
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b08a      	sub	sp, #40	@ 0x28
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	60b9      	str	r1, [r7, #8]
 80063f8:	4613      	mov	r3, r2
 80063fa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006402:	2b20      	cmp	r3, #32
 8006404:	d132      	bne.n	800646c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d002      	beq.n	8006412 <HAL_UART_Receive_IT+0x24>
 800640c:	88fb      	ldrh	r3, [r7, #6]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e02b      	b.n	800646e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2200      	movs	r2, #0
 800641a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d018      	beq.n	800645c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	e853 3f00 	ldrex	r3, [r3]
 8006436:	613b      	str	r3, [r7, #16]
   return(result);
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	461a      	mov	r2, r3
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	623b      	str	r3, [r7, #32]
 800644a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644c:	69f9      	ldr	r1, [r7, #28]
 800644e:	6a3a      	ldr	r2, [r7, #32]
 8006450:	e841 2300 	strex	r3, r2, [r1]
 8006454:	61bb      	str	r3, [r7, #24]
   return(result);
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1e6      	bne.n	800642a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800645c:	88fb      	ldrh	r3, [r7, #6]
 800645e:	461a      	mov	r2, r3
 8006460:	68b9      	ldr	r1, [r7, #8]
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f000 fdf2 	bl	800704c <UART_Start_Receive_IT>
 8006468:	4603      	mov	r3, r0
 800646a:	e000      	b.n	800646e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800646c:	2302      	movs	r3, #2
  }
}
 800646e:	4618      	mov	r0, r3
 8006470:	3728      	adds	r7, #40	@ 0x28
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
	...

08006478 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b0ba      	sub	sp, #232	@ 0xe8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800649e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80064a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80064a6:	4013      	ands	r3, r2
 80064a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80064ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d115      	bne.n	80064e0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80064b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064b8:	f003 0320 	and.w	r3, r3, #32
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00f      	beq.n	80064e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c4:	f003 0320 	and.w	r3, r3, #32
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d009      	beq.n	80064e0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 82ab 	beq.w	8006a2c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	4798      	blx	r3
      }
      return;
 80064de:	e2a5      	b.n	8006a2c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80064e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 8117 	beq.w	8006718 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80064ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d106      	bne.n	8006504 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80064f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80064fa:	4b85      	ldr	r3, [pc, #532]	@ (8006710 <HAL_UART_IRQHandler+0x298>)
 80064fc:	4013      	ands	r3, r2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	f000 810a 	beq.w	8006718 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006508:	f003 0301 	and.w	r3, r3, #1
 800650c:	2b00      	cmp	r3, #0
 800650e:	d011      	beq.n	8006534 <HAL_UART_IRQHandler+0xbc>
 8006510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00b      	beq.n	8006534 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2201      	movs	r2, #1
 8006522:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800652a:	f043 0201 	orr.w	r2, r3, #1
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006538:	f003 0302 	and.w	r3, r3, #2
 800653c:	2b00      	cmp	r3, #0
 800653e:	d011      	beq.n	8006564 <HAL_UART_IRQHandler+0xec>
 8006540:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006544:	f003 0301 	and.w	r3, r3, #1
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00b      	beq.n	8006564 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2202      	movs	r2, #2
 8006552:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800655a:	f043 0204 	orr.w	r2, r3, #4
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d011      	beq.n	8006594 <HAL_UART_IRQHandler+0x11c>
 8006570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00b      	beq.n	8006594 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2204      	movs	r2, #4
 8006582:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800658a:	f043 0202 	orr.w	r2, r3, #2
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d017      	beq.n	80065d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065a4:	f003 0320 	and.w	r3, r3, #32
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d105      	bne.n	80065b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80065ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00b      	beq.n	80065d0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2208      	movs	r2, #8
 80065be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065c6:	f043 0208 	orr.w	r2, r3, #8
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80065d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d012      	beq.n	8006602 <HAL_UART_IRQHandler+0x18a>
 80065dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00c      	beq.n	8006602 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065f8:	f043 0220 	orr.w	r2, r3, #32
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006608:	2b00      	cmp	r3, #0
 800660a:	f000 8211 	beq.w	8006a30 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800660e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00d      	beq.n	8006636 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800661a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800661e:	f003 0320 	and.w	r3, r3, #32
 8006622:	2b00      	cmp	r3, #0
 8006624:	d007      	beq.n	8006636 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800662a:	2b00      	cmp	r3, #0
 800662c:	d003      	beq.n	8006636 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800663c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800664a:	2b40      	cmp	r3, #64	@ 0x40
 800664c:	d005      	beq.n	800665a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800664e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006652:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006656:	2b00      	cmp	r3, #0
 8006658:	d04f      	beq.n	80066fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fdbc 	bl	80071d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666a:	2b40      	cmp	r3, #64	@ 0x40
 800666c:	d141      	bne.n	80066f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3308      	adds	r3, #8
 8006674:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006678:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800667c:	e853 3f00 	ldrex	r3, [r3]
 8006680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006684:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006688:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800668c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	3308      	adds	r3, #8
 8006696:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800669a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800669e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066aa:	e841 2300 	strex	r3, r2, [r1]
 80066ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1d9      	bne.n	800666e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d013      	beq.n	80066ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066c6:	4a13      	ldr	r2, [pc, #76]	@ (8006714 <HAL_UART_IRQHandler+0x29c>)
 80066c8:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7fb fdff 	bl	80022d2 <HAL_DMA_Abort_IT>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d017      	beq.n	800670a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80066e4:	4610      	mov	r0, r2
 80066e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066e8:	e00f      	b.n	800670a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7f9 fe46 	bl	800037c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f0:	e00b      	b.n	800670a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7f9 fe42 	bl	800037c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f8:	e007      	b.n	800670a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7f9 fe3e 	bl	800037c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006708:	e192      	b.n	8006a30 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800670a:	bf00      	nop
    return;
 800670c:	e190      	b.n	8006a30 <HAL_UART_IRQHandler+0x5b8>
 800670e:	bf00      	nop
 8006710:	04000120 	.word	0x04000120
 8006714:	080072a1 	.word	0x080072a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800671c:	2b01      	cmp	r3, #1
 800671e:	f040 814b 	bne.w	80069b8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006726:	f003 0310 	and.w	r3, r3, #16
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 8144 	beq.w	80069b8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006734:	f003 0310 	and.w	r3, r3, #16
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 813d 	beq.w	80069b8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2210      	movs	r2, #16
 8006744:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006750:	2b40      	cmp	r3, #64	@ 0x40
 8006752:	f040 80b5 	bne.w	80068c0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006762:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006766:	2b00      	cmp	r3, #0
 8006768:	f000 8164 	beq.w	8006a34 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006772:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006776:	429a      	cmp	r2, r3
 8006778:	f080 815c 	bcs.w	8006a34 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006782:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	2b20      	cmp	r3, #32
 800678e:	f000 8086 	beq.w	800689e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800679e:	e853 3f00 	ldrex	r3, [r3]
 80067a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	461a      	mov	r2, r3
 80067b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80067bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067c0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80067c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80067cc:	e841 2300 	strex	r3, r2, [r1]
 80067d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80067d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1da      	bne.n	8006792 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3308      	adds	r3, #8
 80067e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067e6:	e853 3f00 	ldrex	r3, [r3]
 80067ea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80067ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067ee:	f023 0301 	bic.w	r3, r3, #1
 80067f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3308      	adds	r3, #8
 80067fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006800:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006804:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006806:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006808:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006812:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e1      	bne.n	80067dc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3308      	adds	r3, #8
 800681e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006828:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800682a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800682e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3308      	adds	r3, #8
 8006838:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800683c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800683e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006842:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800684a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e3      	bne.n	8006818 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2220      	movs	r2, #32
 8006854:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006866:	e853 3f00 	ldrex	r3, [r3]
 800686a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800686c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800686e:	f023 0310 	bic.w	r3, r3, #16
 8006872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006880:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006882:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006884:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006886:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006888:	e841 2300 	strex	r3, r2, [r1]
 800688c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800688e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e4      	bne.n	800685e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006898:	4618      	mov	r0, r3
 800689a:	f7fb fcdc 	bl	8002256 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2202      	movs	r2, #2
 80068a2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	4619      	mov	r1, r3
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 f8cd 	bl	8006a58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80068be:	e0b9      	b.n	8006a34 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f000 80ab 	beq.w	8006a38 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80068e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f000 80a6 	beq.w	8006a38 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f4:	e853 3f00 	ldrex	r3, [r3]
 80068f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006900:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	461a      	mov	r2, r3
 800690a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800690e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006910:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006912:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006914:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006916:	e841 2300 	strex	r3, r2, [r1]
 800691a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800691c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1e4      	bne.n	80068ec <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3308      	adds	r3, #8
 8006928:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692c:	e853 3f00 	ldrex	r3, [r3]
 8006930:	623b      	str	r3, [r7, #32]
   return(result);
 8006932:	6a3b      	ldr	r3, [r7, #32]
 8006934:	f023 0301 	bic.w	r3, r3, #1
 8006938:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3308      	adds	r3, #8
 8006942:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006946:	633a      	str	r2, [r7, #48]	@ 0x30
 8006948:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800694c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800694e:	e841 2300 	strex	r3, r2, [r1]
 8006952:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1e3      	bne.n	8006922 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2220      	movs	r2, #32
 800695e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	e853 3f00 	ldrex	r3, [r3]
 800697a:	60fb      	str	r3, [r7, #12]
   return(result);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f023 0310 	bic.w	r3, r3, #16
 8006982:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006990:	61fb      	str	r3, [r7, #28]
 8006992:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006994:	69b9      	ldr	r1, [r7, #24]
 8006996:	69fa      	ldr	r2, [r7, #28]
 8006998:	e841 2300 	strex	r3, r2, [r1]
 800699c:	617b      	str	r3, [r7, #20]
   return(result);
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1e4      	bne.n	800696e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069ae:	4619      	mov	r1, r3
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 f851 	bl	8006a58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069b6:	e03f      	b.n	8006a38 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80069b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00e      	beq.n	80069e2 <HAL_UART_IRQHandler+0x56a>
 80069c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d008      	beq.n	80069e2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80069d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fe48 	bl	8007670 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069e0:	e02d      	b.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80069e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00e      	beq.n	8006a0c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80069ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d008      	beq.n	8006a0c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d01c      	beq.n	8006a3c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	4798      	blx	r3
    }
    return;
 8006a0a:	e017      	b.n	8006a3c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d012      	beq.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
 8006a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00c      	beq.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 fc51 	bl	80072cc <UART_EndTransmit_IT>
    return;
 8006a2a:	e008      	b.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006a2c:	bf00      	nop
 8006a2e:	e006      	b.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
    return;
 8006a30:	bf00      	nop
 8006a32:	e004      	b.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006a34:	bf00      	nop
 8006a36:	e002      	b.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006a38:	bf00      	nop
 8006a3a:	e000      	b.n	8006a3e <HAL_UART_IRQHandler+0x5c6>
    return;
 8006a3c:	bf00      	nop
  }

}
 8006a3e:	37e8      	adds	r7, #232	@ 0xe8
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b088      	sub	sp, #32
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689a      	ldr	r2, [r3, #8]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	431a      	orrs	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	695b      	ldr	r3, [r3, #20]
 8006a8a:	431a      	orrs	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	4b8a      	ldr	r3, [pc, #552]	@ (8006cc4 <UART_SetConfig+0x254>)
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	6812      	ldr	r2, [r2, #0]
 8006aa2:	6979      	ldr	r1, [r7, #20]
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	68da      	ldr	r2, [r3, #12]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a1b      	ldr	r3, [r3, #32]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a78      	ldr	r2, [pc, #480]	@ (8006cc8 <UART_SetConfig+0x258>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d120      	bne.n	8006b2e <UART_SetConfig+0xbe>
 8006aec:	4b77      	ldr	r3, [pc, #476]	@ (8006ccc <UART_SetConfig+0x25c>)
 8006aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	2b03      	cmp	r3, #3
 8006af6:	d817      	bhi.n	8006b28 <UART_SetConfig+0xb8>
 8006af8:	a201      	add	r2, pc, #4	@ (adr r2, 8006b00 <UART_SetConfig+0x90>)
 8006afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006afe:	bf00      	nop
 8006b00:	08006b11 	.word	0x08006b11
 8006b04:	08006b1d 	.word	0x08006b1d
 8006b08:	08006b23 	.word	0x08006b23
 8006b0c:	08006b17 	.word	0x08006b17
 8006b10:	2300      	movs	r3, #0
 8006b12:	77fb      	strb	r3, [r7, #31]
 8006b14:	e01d      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b16:	2302      	movs	r3, #2
 8006b18:	77fb      	strb	r3, [r7, #31]
 8006b1a:	e01a      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b1c:	2304      	movs	r3, #4
 8006b1e:	77fb      	strb	r3, [r7, #31]
 8006b20:	e017      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b22:	2308      	movs	r3, #8
 8006b24:	77fb      	strb	r3, [r7, #31]
 8006b26:	e014      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b28:	2310      	movs	r3, #16
 8006b2a:	77fb      	strb	r3, [r7, #31]
 8006b2c:	e011      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a67      	ldr	r2, [pc, #412]	@ (8006cd0 <UART_SetConfig+0x260>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d102      	bne.n	8006b3e <UART_SetConfig+0xce>
 8006b38:	2300      	movs	r3, #0
 8006b3a:	77fb      	strb	r3, [r7, #31]
 8006b3c:	e009      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a64      	ldr	r2, [pc, #400]	@ (8006cd4 <UART_SetConfig+0x264>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d102      	bne.n	8006b4e <UART_SetConfig+0xde>
 8006b48:	2300      	movs	r3, #0
 8006b4a:	77fb      	strb	r3, [r7, #31]
 8006b4c:	e001      	b.n	8006b52 <UART_SetConfig+0xe2>
 8006b4e:	2310      	movs	r3, #16
 8006b50:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b5a:	d15a      	bne.n	8006c12 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006b5c:	7ffb      	ldrb	r3, [r7, #31]
 8006b5e:	2b08      	cmp	r3, #8
 8006b60:	d827      	bhi.n	8006bb2 <UART_SetConfig+0x142>
 8006b62:	a201      	add	r2, pc, #4	@ (adr r2, 8006b68 <UART_SetConfig+0xf8>)
 8006b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b68:	08006b8d 	.word	0x08006b8d
 8006b6c:	08006b95 	.word	0x08006b95
 8006b70:	08006b9d 	.word	0x08006b9d
 8006b74:	08006bb3 	.word	0x08006bb3
 8006b78:	08006ba3 	.word	0x08006ba3
 8006b7c:	08006bb3 	.word	0x08006bb3
 8006b80:	08006bb3 	.word	0x08006bb3
 8006b84:	08006bb3 	.word	0x08006bb3
 8006b88:	08006bab 	.word	0x08006bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b8c:	f7fd fd82 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8006b90:	61b8      	str	r0, [r7, #24]
        break;
 8006b92:	e013      	b.n	8006bbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b94:	f7fd fda0 	bl	80046d8 <HAL_RCC_GetPCLK2Freq>
 8006b98:	61b8      	str	r0, [r7, #24]
        break;
 8006b9a:	e00f      	b.n	8006bbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b9c:	4b4e      	ldr	r3, [pc, #312]	@ (8006cd8 <UART_SetConfig+0x268>)
 8006b9e:	61bb      	str	r3, [r7, #24]
        break;
 8006ba0:	e00c      	b.n	8006bbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ba2:	f7fd fd17 	bl	80045d4 <HAL_RCC_GetSysClockFreq>
 8006ba6:	61b8      	str	r0, [r7, #24]
        break;
 8006ba8:	e008      	b.n	8006bbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bae:	61bb      	str	r3, [r7, #24]
        break;
 8006bb0:	e004      	b.n	8006bbc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	77bb      	strb	r3, [r7, #30]
        break;
 8006bba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d074      	beq.n	8006cac <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	005a      	lsls	r2, r3, #1
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	441a      	add	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	2b0f      	cmp	r3, #15
 8006bdc:	d916      	bls.n	8006c0c <UART_SetConfig+0x19c>
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006be4:	d212      	bcs.n	8006c0c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	f023 030f 	bic.w	r3, r3, #15
 8006bee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	085b      	lsrs	r3, r3, #1
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	f003 0307 	and.w	r3, r3, #7
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	89fb      	ldrh	r3, [r7, #14]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	89fa      	ldrh	r2, [r7, #14]
 8006c08:	60da      	str	r2, [r3, #12]
 8006c0a:	e04f      	b.n	8006cac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	77bb      	strb	r3, [r7, #30]
 8006c10:	e04c      	b.n	8006cac <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c12:	7ffb      	ldrb	r3, [r7, #31]
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	d828      	bhi.n	8006c6a <UART_SetConfig+0x1fa>
 8006c18:	a201      	add	r2, pc, #4	@ (adr r2, 8006c20 <UART_SetConfig+0x1b0>)
 8006c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c1e:	bf00      	nop
 8006c20:	08006c45 	.word	0x08006c45
 8006c24:	08006c4d 	.word	0x08006c4d
 8006c28:	08006c55 	.word	0x08006c55
 8006c2c:	08006c6b 	.word	0x08006c6b
 8006c30:	08006c5b 	.word	0x08006c5b
 8006c34:	08006c6b 	.word	0x08006c6b
 8006c38:	08006c6b 	.word	0x08006c6b
 8006c3c:	08006c6b 	.word	0x08006c6b
 8006c40:	08006c63 	.word	0x08006c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c44:	f7fd fd26 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8006c48:	61b8      	str	r0, [r7, #24]
        break;
 8006c4a:	e013      	b.n	8006c74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c4c:	f7fd fd44 	bl	80046d8 <HAL_RCC_GetPCLK2Freq>
 8006c50:	61b8      	str	r0, [r7, #24]
        break;
 8006c52:	e00f      	b.n	8006c74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c54:	4b20      	ldr	r3, [pc, #128]	@ (8006cd8 <UART_SetConfig+0x268>)
 8006c56:	61bb      	str	r3, [r7, #24]
        break;
 8006c58:	e00c      	b.n	8006c74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c5a:	f7fd fcbb 	bl	80045d4 <HAL_RCC_GetSysClockFreq>
 8006c5e:	61b8      	str	r0, [r7, #24]
        break;
 8006c60:	e008      	b.n	8006c74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c66:	61bb      	str	r3, [r7, #24]
        break;
 8006c68:	e004      	b.n	8006c74 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	77bb      	strb	r3, [r7, #30]
        break;
 8006c72:	bf00      	nop
    }

    if (pclk != 0U)
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d018      	beq.n	8006cac <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	085a      	lsrs	r2, r3, #1
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	441a      	add	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	2b0f      	cmp	r3, #15
 8006c92:	d909      	bls.n	8006ca8 <UART_SetConfig+0x238>
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c9a:	d205      	bcs.n	8006ca8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	60da      	str	r2, [r3, #12]
 8006ca6:	e001      	b.n	8006cac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006cb8:	7fbb      	ldrb	r3, [r7, #30]
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3720      	adds	r7, #32
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	efff69f3 	.word	0xefff69f3
 8006cc8:	40013800 	.word	0x40013800
 8006ccc:	40021000 	.word	0x40021000
 8006cd0:	40004400 	.word	0x40004400
 8006cd4:	40004800 	.word	0x40004800
 8006cd8:	007a1200 	.word	0x007a1200

08006cdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce8:	f003 0308 	and.w	r3, r3, #8
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00a      	beq.n	8006d06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00a      	beq.n	8006d28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00a      	beq.n	8006d4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d4e:	f003 0304 	and.w	r3, r3, #4
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00a      	beq.n	8006d6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d70:	f003 0310 	and.w	r3, r3, #16
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00a      	beq.n	8006d8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d92:	f003 0320 	and.w	r3, r3, #32
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00a      	beq.n	8006db0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	430a      	orrs	r2, r1
 8006dae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01a      	beq.n	8006df2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dda:	d10a      	bne.n	8006df2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00a      	beq.n	8006e14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	605a      	str	r2, [r3, #4]
  }
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b098      	sub	sp, #96	@ 0x60
 8006e24:	af02      	add	r7, sp, #8
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e30:	f7fb f8d0 	bl	8001fd4 <HAL_GetTick>
 8006e34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f003 0308 	and.w	r3, r3, #8
 8006e40:	2b08      	cmp	r3, #8
 8006e42:	d12e      	bne.n	8006ea2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f88c 	bl	8006f70 <UART_WaitOnFlagUntilTimeout>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d021      	beq.n	8006ea2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	e853 3f00 	ldrex	r3, [r3]
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e84:	e841 2300 	strex	r3, r2, [r1]
 8006e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d1e6      	bne.n	8006e5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e062      	b.n	8006f68 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d149      	bne.n	8006f44 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f856 	bl	8006f70 <UART_WaitOnFlagUntilTimeout>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d03c      	beq.n	8006f44 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	623b      	str	r3, [r7, #32]
   return(result);
 8006ed8:	6a3b      	ldr	r3, [r7, #32]
 8006eda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006eea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e6      	bne.n	8006eca <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3308      	adds	r3, #8
 8006f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	e853 3f00 	ldrex	r3, [r3]
 8006f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f023 0301 	bic.w	r3, r3, #1
 8006f12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	3308      	adds	r3, #8
 8006f1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f1c:	61fa      	str	r2, [r7, #28]
 8006f1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f20:	69b9      	ldr	r1, [r7, #24]
 8006f22:	69fa      	ldr	r2, [r7, #28]
 8006f24:	e841 2300 	strex	r3, r2, [r1]
 8006f28:	617b      	str	r3, [r7, #20]
   return(result);
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1e5      	bne.n	8006efc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e011      	b.n	8006f68 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2220      	movs	r2, #32
 8006f48:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006f66:	2300      	movs	r3, #0
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3758      	adds	r7, #88	@ 0x58
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	603b      	str	r3, [r7, #0]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f80:	e04f      	b.n	8007022 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f88:	d04b      	beq.n	8007022 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f8a:	f7fb f823 	bl	8001fd4 <HAL_GetTick>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	1ad3      	subs	r3, r2, r3
 8006f94:	69ba      	ldr	r2, [r7, #24]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d302      	bcc.n	8006fa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	e04e      	b.n	8007042 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0304 	and.w	r3, r3, #4
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d037      	beq.n	8007022 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	2b80      	cmp	r3, #128	@ 0x80
 8006fb6:	d034      	beq.n	8007022 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2b40      	cmp	r3, #64	@ 0x40
 8006fbc:	d031      	beq.n	8007022 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	69db      	ldr	r3, [r3, #28]
 8006fc4:	f003 0308 	and.w	r3, r3, #8
 8006fc8:	2b08      	cmp	r3, #8
 8006fca:	d110      	bne.n	8006fee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2208      	movs	r2, #8
 8006fd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fd4:	68f8      	ldr	r0, [r7, #12]
 8006fd6:	f000 f8ff 	bl	80071d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2208      	movs	r2, #8
 8006fde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e029      	b.n	8007042 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	69db      	ldr	r3, [r3, #28]
 8006ff4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ff8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ffc:	d111      	bne.n	8007022 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007006:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f000 f8e5 	bl	80071d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2220      	movs	r2, #32
 8007012:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e00f      	b.n	8007042 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	69da      	ldr	r2, [r3, #28]
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	4013      	ands	r3, r2
 800702c:	68ba      	ldr	r2, [r7, #8]
 800702e:	429a      	cmp	r2, r3
 8007030:	bf0c      	ite	eq
 8007032:	2301      	moveq	r3, #1
 8007034:	2300      	movne	r3, #0
 8007036:	b2db      	uxtb	r3, r3
 8007038:	461a      	mov	r2, r3
 800703a:	79fb      	ldrb	r3, [r7, #7]
 800703c:	429a      	cmp	r2, r3
 800703e:	d0a0      	beq.n	8006f82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
	...

0800704c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800704c:	b480      	push	{r7}
 800704e:	b097      	sub	sp, #92	@ 0x5c
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	4613      	mov	r3, r2
 8007058:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	68ba      	ldr	r2, [r7, #8]
 800705e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	88fa      	ldrh	r2, [r7, #6]
 8007064:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	88fa      	ldrh	r2, [r7, #6]
 800706c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800707e:	d10e      	bne.n	800709e <UART_Start_Receive_IT+0x52>
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	691b      	ldr	r3, [r3, #16]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d105      	bne.n	8007094 <UART_Start_Receive_IT+0x48>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800708e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007092:	e02d      	b.n	80070f0 <UART_Start_Receive_IT+0xa4>
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	22ff      	movs	r2, #255	@ 0xff
 8007098:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800709c:	e028      	b.n	80070f0 <UART_Start_Receive_IT+0xa4>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10d      	bne.n	80070c2 <UART_Start_Receive_IT+0x76>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d104      	bne.n	80070b8 <UART_Start_Receive_IT+0x6c>
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	22ff      	movs	r2, #255	@ 0xff
 80070b2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80070b6:	e01b      	b.n	80070f0 <UART_Start_Receive_IT+0xa4>
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	227f      	movs	r2, #127	@ 0x7f
 80070bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80070c0:	e016      	b.n	80070f0 <UART_Start_Receive_IT+0xa4>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070ca:	d10d      	bne.n	80070e8 <UART_Start_Receive_IT+0x9c>
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d104      	bne.n	80070de <UART_Start_Receive_IT+0x92>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	227f      	movs	r2, #127	@ 0x7f
 80070d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80070dc:	e008      	b.n	80070f0 <UART_Start_Receive_IT+0xa4>
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	223f      	movs	r2, #63	@ 0x3f
 80070e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80070e6:	e003      	b.n	80070f0 <UART_Start_Receive_IT+0xa4>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2222      	movs	r2, #34	@ 0x22
 80070fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	3308      	adds	r3, #8
 8007106:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800710a:	e853 3f00 	ldrex	r3, [r3]
 800710e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007112:	f043 0301 	orr.w	r3, r3, #1
 8007116:	657b      	str	r3, [r7, #84]	@ 0x54
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	3308      	adds	r3, #8
 800711e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007120:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007122:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007126:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007128:	e841 2300 	strex	r3, r2, [r1]
 800712c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800712e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1e5      	bne.n	8007100 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800713c:	d107      	bne.n	800714e <UART_Start_Receive_IT+0x102>
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d103      	bne.n	800714e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4a21      	ldr	r2, [pc, #132]	@ (80071d0 <UART_Start_Receive_IT+0x184>)
 800714a:	669a      	str	r2, [r3, #104]	@ 0x68
 800714c:	e002      	b.n	8007154 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	4a20      	ldr	r2, [pc, #128]	@ (80071d4 <UART_Start_Receive_IT+0x188>)
 8007152:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d019      	beq.n	8007190 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007164:	e853 3f00 	ldrex	r3, [r3]
 8007168:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800716a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007170:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	461a      	mov	r2, r3
 8007178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800717a:	637b      	str	r3, [r7, #52]	@ 0x34
 800717c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007180:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007182:	e841 2300 	strex	r3, r2, [r1]
 8007186:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1e6      	bne.n	800715c <UART_Start_Receive_IT+0x110>
 800718e:	e018      	b.n	80071c2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	e853 3f00 	ldrex	r3, [r3]
 800719c:	613b      	str	r3, [r7, #16]
   return(result);
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f043 0320 	orr.w	r3, r3, #32
 80071a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	461a      	mov	r2, r3
 80071ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071ae:	623b      	str	r3, [r7, #32]
 80071b0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b2:	69f9      	ldr	r1, [r7, #28]
 80071b4:	6a3a      	ldr	r2, [r7, #32]
 80071b6:	e841 2300 	strex	r3, r2, [r1]
 80071ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e6      	bne.n	8007190 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80071c2:	2300      	movs	r3, #0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	375c      	adds	r7, #92	@ 0x5c
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr
 80071d0:	080074c9 	.word	0x080074c9
 80071d4:	08007321 	.word	0x08007321

080071d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071d8:	b480      	push	{r7}
 80071da:	b095      	sub	sp, #84	@ 0x54
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	461a      	mov	r2, r3
 80071fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8007200:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800720c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e6      	bne.n	80071e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3308      	adds	r3, #8
 8007218:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	61fb      	str	r3, [r7, #28]
   return(result);
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	f023 0301 	bic.w	r3, r3, #1
 8007228:	64bb      	str	r3, [r7, #72]	@ 0x48
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	3308      	adds	r3, #8
 8007230:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007232:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007234:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007236:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007238:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e5      	bne.n	8007212 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800724a:	2b01      	cmp	r3, #1
 800724c:	d118      	bne.n	8007280 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	e853 3f00 	ldrex	r3, [r3]
 800725a:	60bb      	str	r3, [r7, #8]
   return(result);
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f023 0310 	bic.w	r3, r3, #16
 8007262:	647b      	str	r3, [r7, #68]	@ 0x44
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	461a      	mov	r2, r3
 800726a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800726c:	61bb      	str	r3, [r7, #24]
 800726e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007270:	6979      	ldr	r1, [r7, #20]
 8007272:	69ba      	ldr	r2, [r7, #24]
 8007274:	e841 2300 	strex	r3, r2, [r1]
 8007278:	613b      	str	r3, [r7, #16]
   return(result);
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1e6      	bne.n	800724e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2220      	movs	r2, #32
 8007284:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007294:	bf00      	nop
 8007296:	3754      	adds	r7, #84	@ 0x54
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f7f9 f85c 	bl	800037c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072c4:	bf00      	nop
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b088      	sub	sp, #32
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	e853 3f00 	ldrex	r3, [r3]
 80072e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072e8:	61fb      	str	r3, [r7, #28]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	461a      	mov	r2, r3
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	61bb      	str	r3, [r7, #24]
 80072f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f6:	6979      	ldr	r1, [r7, #20]
 80072f8:	69ba      	ldr	r2, [r7, #24]
 80072fa:	e841 2300 	strex	r3, r2, [r1]
 80072fe:	613b      	str	r3, [r7, #16]
   return(result);
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1e6      	bne.n	80072d4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2220      	movs	r2, #32
 800730a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f7ff fb96 	bl	8006a44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007318:	bf00      	nop
 800731a:	3720      	adds	r7, #32
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b09c      	sub	sp, #112	@ 0x70
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800732e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007338:	2b22      	cmp	r3, #34	@ 0x22
 800733a:	f040 80b9 	bne.w	80074b0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007344:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007348:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800734c:	b2d9      	uxtb	r1, r3
 800734e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007352:	b2da      	uxtb	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007358:	400a      	ands	r2, r1
 800735a:	b2d2      	uxtb	r2, r2
 800735c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800736e:	b29b      	uxth	r3, r3
 8007370:	3b01      	subs	r3, #1
 8007372:	b29a      	uxth	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007380:	b29b      	uxth	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	f040 809c 	bne.w	80074c0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007398:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800739c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	461a      	mov	r2, r3
 80073a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e6      	bne.n	8007388 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3308      	adds	r3, #8
 80073c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	3308      	adds	r3, #8
 80073d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073da:	647a      	str	r2, [r7, #68]	@ 0x44
 80073dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e5      	bne.n	80073ba <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d018      	beq.n	8007442 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007418:	e853 3f00 	ldrex	r3, [r3]
 800741c:	623b      	str	r3, [r7, #32]
   return(result);
 800741e:	6a3b      	ldr	r3, [r7, #32]
 8007420:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007424:	663b      	str	r3, [r7, #96]	@ 0x60
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	461a      	mov	r2, r3
 800742c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800742e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007430:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007432:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007434:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007436:	e841 2300 	strex	r3, r2, [r1]
 800743a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800743c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1e6      	bne.n	8007410 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007446:	2b01      	cmp	r3, #1
 8007448:	d12e      	bne.n	80074a8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	e853 3f00 	ldrex	r3, [r3]
 800745c:	60fb      	str	r3, [r7, #12]
   return(result);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f023 0310 	bic.w	r3, r3, #16
 8007464:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	461a      	mov	r2, r3
 800746c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800746e:	61fb      	str	r3, [r7, #28]
 8007470:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	69b9      	ldr	r1, [r7, #24]
 8007474:	69fa      	ldr	r2, [r7, #28]
 8007476:	e841 2300 	strex	r3, r2, [r1]
 800747a:	617b      	str	r3, [r7, #20]
   return(result);
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1e6      	bne.n	8007450 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	69db      	ldr	r3, [r3, #28]
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b10      	cmp	r3, #16
 800748e:	d103      	bne.n	8007498 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2210      	movs	r2, #16
 8007496:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800749e:	4619      	mov	r1, r3
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f7ff fad9 	bl	8006a58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80074a6:	e00b      	b.n	80074c0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f7f8 feb3 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 80074ae:	e007      	b.n	80074c0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	699a      	ldr	r2, [r3, #24]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f042 0208 	orr.w	r2, r2, #8
 80074be:	619a      	str	r2, [r3, #24]
}
 80074c0:	bf00      	nop
 80074c2:	3770      	adds	r7, #112	@ 0x70
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b09c      	sub	sp, #112	@ 0x70
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074e0:	2b22      	cmp	r3, #34	@ 0x22
 80074e2:	f040 80b9 	bne.w	8007658 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80074ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80074f6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80074fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80074fe:	4013      	ands	r3, r2
 8007500:	b29a      	uxth	r2, r3
 8007502:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007504:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750a:	1c9a      	adds	r2, r3, #2
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007516:	b29b      	uxth	r3, r3
 8007518:	3b01      	subs	r3, #1
 800751a:	b29a      	uxth	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007528:	b29b      	uxth	r3, r3
 800752a:	2b00      	cmp	r3, #0
 800752c:	f040 809c 	bne.w	8007668 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007538:	e853 3f00 	ldrex	r3, [r3]
 800753c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800753e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007540:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007544:	667b      	str	r3, [r7, #100]	@ 0x64
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	461a      	mov	r2, r3
 800754c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800754e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007550:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007552:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007554:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007556:	e841 2300 	strex	r3, r2, [r1]
 800755a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800755c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1e6      	bne.n	8007530 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3308      	adds	r3, #8
 8007568:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800756c:	e853 3f00 	ldrex	r3, [r3]
 8007570:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007574:	f023 0301 	bic.w	r3, r3, #1
 8007578:	663b      	str	r3, [r7, #96]	@ 0x60
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3308      	adds	r3, #8
 8007580:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007582:	643a      	str	r2, [r7, #64]	@ 0x40
 8007584:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007586:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007588:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800758a:	e841 2300 	strex	r3, r2, [r1]
 800758e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1e5      	bne.n	8007562 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2220      	movs	r2, #32
 800759a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d018      	beq.n	80075ea <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	e853 3f00 	ldrex	r3, [r3]
 80075c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80075cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075d8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e6      	bne.n	80075b8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d12e      	bne.n	8007650 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	60bb      	str	r3, [r7, #8]
   return(result);
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	f023 0310 	bic.w	r3, r3, #16
 800760c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	461a      	mov	r2, r3
 8007614:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007616:	61bb      	str	r3, [r7, #24]
 8007618:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	6979      	ldr	r1, [r7, #20]
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	e841 2300 	strex	r3, r2, [r1]
 8007622:	613b      	str	r3, [r7, #16]
   return(result);
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e6      	bne.n	80075f8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	69db      	ldr	r3, [r3, #28]
 8007630:	f003 0310 	and.w	r3, r3, #16
 8007634:	2b10      	cmp	r3, #16
 8007636:	d103      	bne.n	8007640 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2210      	movs	r2, #16
 800763e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007646:	4619      	mov	r1, r3
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7ff fa05 	bl	8006a58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800764e:	e00b      	b.n	8007668 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7f8 fddf 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 8007656:	e007      	b.n	8007668 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	699a      	ldr	r2, [r3, #24]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f042 0208 	orr.w	r2, r2, #8
 8007666:	619a      	str	r2, [r3, #24]
}
 8007668:	bf00      	nop
 800766a:	3770      	adds	r7, #112	@ 0x70
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007678:	bf00      	nop
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <memset>:
 8007684:	4402      	add	r2, r0
 8007686:	4603      	mov	r3, r0
 8007688:	4293      	cmp	r3, r2
 800768a:	d100      	bne.n	800768e <memset+0xa>
 800768c:	4770      	bx	lr
 800768e:	f803 1b01 	strb.w	r1, [r3], #1
 8007692:	e7f9      	b.n	8007688 <memset+0x4>

08007694 <__errno>:
 8007694:	4b01      	ldr	r3, [pc, #4]	@ (800769c <__errno+0x8>)
 8007696:	6818      	ldr	r0, [r3, #0]
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	2000001c 	.word	0x2000001c

080076a0 <__libc_init_array>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	4d0d      	ldr	r5, [pc, #52]	@ (80076d8 <__libc_init_array+0x38>)
 80076a4:	4c0d      	ldr	r4, [pc, #52]	@ (80076dc <__libc_init_array+0x3c>)
 80076a6:	1b64      	subs	r4, r4, r5
 80076a8:	10a4      	asrs	r4, r4, #2
 80076aa:	2600      	movs	r6, #0
 80076ac:	42a6      	cmp	r6, r4
 80076ae:	d109      	bne.n	80076c4 <__libc_init_array+0x24>
 80076b0:	4d0b      	ldr	r5, [pc, #44]	@ (80076e0 <__libc_init_array+0x40>)
 80076b2:	4c0c      	ldr	r4, [pc, #48]	@ (80076e4 <__libc_init_array+0x44>)
 80076b4:	f000 f9c6 	bl	8007a44 <_init>
 80076b8:	1b64      	subs	r4, r4, r5
 80076ba:	10a4      	asrs	r4, r4, #2
 80076bc:	2600      	movs	r6, #0
 80076be:	42a6      	cmp	r6, r4
 80076c0:	d105      	bne.n	80076ce <__libc_init_array+0x2e>
 80076c2:	bd70      	pop	{r4, r5, r6, pc}
 80076c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c8:	4798      	blx	r3
 80076ca:	3601      	adds	r6, #1
 80076cc:	e7ee      	b.n	80076ac <__libc_init_array+0xc>
 80076ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80076d2:	4798      	blx	r3
 80076d4:	3601      	adds	r6, #1
 80076d6:	e7f2      	b.n	80076be <__libc_init_array+0x1e>
 80076d8:	08007acc 	.word	0x08007acc
 80076dc:	08007acc 	.word	0x08007acc
 80076e0:	08007acc 	.word	0x08007acc
 80076e4:	08007ad0 	.word	0x08007ad0

080076e8 <memcpy>:
 80076e8:	440a      	add	r2, r1
 80076ea:	4291      	cmp	r1, r2
 80076ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80076f0:	d100      	bne.n	80076f4 <memcpy+0xc>
 80076f2:	4770      	bx	lr
 80076f4:	b510      	push	{r4, lr}
 80076f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076fe:	4291      	cmp	r1, r2
 8007700:	d1f9      	bne.n	80076f6 <memcpy+0xe>
 8007702:	bd10      	pop	{r4, pc}

08007704 <atan2f>:
 8007704:	f000 b822 	b.w	800774c <__ieee754_atan2f>

08007708 <sqrtf>:
 8007708:	b508      	push	{r3, lr}
 800770a:	ed2d 8b02 	vpush	{d8}
 800770e:	eeb0 8a40 	vmov.f32	s16, s0
 8007712:	f000 f817 	bl	8007744 <__ieee754_sqrtf>
 8007716:	eeb4 8a48 	vcmp.f32	s16, s16
 800771a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800771e:	d60c      	bvs.n	800773a <sqrtf+0x32>
 8007720:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8007740 <sqrtf+0x38>
 8007724:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800772c:	d505      	bpl.n	800773a <sqrtf+0x32>
 800772e:	f7ff ffb1 	bl	8007694 <__errno>
 8007732:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007736:	2321      	movs	r3, #33	@ 0x21
 8007738:	6003      	str	r3, [r0, #0]
 800773a:	ecbd 8b02 	vpop	{d8}
 800773e:	bd08      	pop	{r3, pc}
 8007740:	00000000 	.word	0x00000000

08007744 <__ieee754_sqrtf>:
 8007744:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007748:	4770      	bx	lr
	...

0800774c <__ieee754_atan2f>:
 800774c:	ee10 2a90 	vmov	r2, s1
 8007750:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8007754:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007758:	b510      	push	{r4, lr}
 800775a:	eef0 7a40 	vmov.f32	s15, s0
 800775e:	d806      	bhi.n	800776e <__ieee754_atan2f+0x22>
 8007760:	ee10 0a10 	vmov	r0, s0
 8007764:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007768:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800776c:	d904      	bls.n	8007778 <__ieee754_atan2f+0x2c>
 800776e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007772:	eeb0 0a67 	vmov.f32	s0, s15
 8007776:	bd10      	pop	{r4, pc}
 8007778:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800777c:	d103      	bne.n	8007786 <__ieee754_atan2f+0x3a>
 800777e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007782:	f000 b883 	b.w	800788c <atanf>
 8007786:	1794      	asrs	r4, r2, #30
 8007788:	f004 0402 	and.w	r4, r4, #2
 800778c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8007790:	b943      	cbnz	r3, 80077a4 <__ieee754_atan2f+0x58>
 8007792:	2c02      	cmp	r4, #2
 8007794:	d05e      	beq.n	8007854 <__ieee754_atan2f+0x108>
 8007796:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007868 <__ieee754_atan2f+0x11c>
 800779a:	2c03      	cmp	r4, #3
 800779c:	bf08      	it	eq
 800779e:	eef0 7a47 	vmoveq.f32	s15, s14
 80077a2:	e7e6      	b.n	8007772 <__ieee754_atan2f+0x26>
 80077a4:	b941      	cbnz	r1, 80077b8 <__ieee754_atan2f+0x6c>
 80077a6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800786c <__ieee754_atan2f+0x120>
 80077aa:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007870 <__ieee754_atan2f+0x124>
 80077ae:	2800      	cmp	r0, #0
 80077b0:	bfa8      	it	ge
 80077b2:	eef0 7a47 	vmovge.f32	s15, s14
 80077b6:	e7dc      	b.n	8007772 <__ieee754_atan2f+0x26>
 80077b8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80077bc:	d110      	bne.n	80077e0 <__ieee754_atan2f+0x94>
 80077be:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80077c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80077c6:	d107      	bne.n	80077d8 <__ieee754_atan2f+0x8c>
 80077c8:	2c02      	cmp	r4, #2
 80077ca:	d846      	bhi.n	800785a <__ieee754_atan2f+0x10e>
 80077cc:	4b29      	ldr	r3, [pc, #164]	@ (8007874 <__ieee754_atan2f+0x128>)
 80077ce:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80077d2:	edd3 7a00 	vldr	s15, [r3]
 80077d6:	e7cc      	b.n	8007772 <__ieee754_atan2f+0x26>
 80077d8:	2c02      	cmp	r4, #2
 80077da:	d841      	bhi.n	8007860 <__ieee754_atan2f+0x114>
 80077dc:	4b26      	ldr	r3, [pc, #152]	@ (8007878 <__ieee754_atan2f+0x12c>)
 80077de:	e7f6      	b.n	80077ce <__ieee754_atan2f+0x82>
 80077e0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80077e4:	d0df      	beq.n	80077a6 <__ieee754_atan2f+0x5a>
 80077e6:	1a5b      	subs	r3, r3, r1
 80077e8:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80077ec:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80077f0:	da1a      	bge.n	8007828 <__ieee754_atan2f+0xdc>
 80077f2:	2a00      	cmp	r2, #0
 80077f4:	da01      	bge.n	80077fa <__ieee754_atan2f+0xae>
 80077f6:	313c      	adds	r1, #60	@ 0x3c
 80077f8:	db19      	blt.n	800782e <__ieee754_atan2f+0xe2>
 80077fa:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80077fe:	f000 f919 	bl	8007a34 <fabsf>
 8007802:	f000 f843 	bl	800788c <atanf>
 8007806:	eef0 7a40 	vmov.f32	s15, s0
 800780a:	2c01      	cmp	r4, #1
 800780c:	d012      	beq.n	8007834 <__ieee754_atan2f+0xe8>
 800780e:	2c02      	cmp	r4, #2
 8007810:	d017      	beq.n	8007842 <__ieee754_atan2f+0xf6>
 8007812:	2c00      	cmp	r4, #0
 8007814:	d0ad      	beq.n	8007772 <__ieee754_atan2f+0x26>
 8007816:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800787c <__ieee754_atan2f+0x130>
 800781a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800781e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8007880 <__ieee754_atan2f+0x134>
 8007822:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007826:	e7a4      	b.n	8007772 <__ieee754_atan2f+0x26>
 8007828:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8007870 <__ieee754_atan2f+0x124>
 800782c:	e7ed      	b.n	800780a <__ieee754_atan2f+0xbe>
 800782e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8007884 <__ieee754_atan2f+0x138>
 8007832:	e7ea      	b.n	800780a <__ieee754_atan2f+0xbe>
 8007834:	ee17 3a90 	vmov	r3, s15
 8007838:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800783c:	ee07 3a90 	vmov	s15, r3
 8007840:	e797      	b.n	8007772 <__ieee754_atan2f+0x26>
 8007842:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800787c <__ieee754_atan2f+0x130>
 8007846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800784a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8007880 <__ieee754_atan2f+0x134>
 800784e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007852:	e78e      	b.n	8007772 <__ieee754_atan2f+0x26>
 8007854:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8007880 <__ieee754_atan2f+0x134>
 8007858:	e78b      	b.n	8007772 <__ieee754_atan2f+0x26>
 800785a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8007888 <__ieee754_atan2f+0x13c>
 800785e:	e788      	b.n	8007772 <__ieee754_atan2f+0x26>
 8007860:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8007884 <__ieee754_atan2f+0x138>
 8007864:	e785      	b.n	8007772 <__ieee754_atan2f+0x26>
 8007866:	bf00      	nop
 8007868:	c0490fdb 	.word	0xc0490fdb
 800786c:	bfc90fdb 	.word	0xbfc90fdb
 8007870:	3fc90fdb 	.word	0x3fc90fdb
 8007874:	08007aa0 	.word	0x08007aa0
 8007878:	08007a94 	.word	0x08007a94
 800787c:	33bbbd2e 	.word	0x33bbbd2e
 8007880:	40490fdb 	.word	0x40490fdb
 8007884:	00000000 	.word	0x00000000
 8007888:	3f490fdb 	.word	0x3f490fdb

0800788c <atanf>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	ee10 5a10 	vmov	r5, s0
 8007892:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8007896:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800789a:	eef0 7a40 	vmov.f32	s15, s0
 800789e:	d310      	bcc.n	80078c2 <atanf+0x36>
 80078a0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80078a4:	d904      	bls.n	80078b0 <atanf+0x24>
 80078a6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80078aa:	eeb0 0a67 	vmov.f32	s0, s15
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80079e8 <atanf+0x15c>
 80078b4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80079ec <atanf+0x160>
 80078b8:	2d00      	cmp	r5, #0
 80078ba:	bfc8      	it	gt
 80078bc:	eef0 7a47 	vmovgt.f32	s15, s14
 80078c0:	e7f3      	b.n	80078aa <atanf+0x1e>
 80078c2:	4b4b      	ldr	r3, [pc, #300]	@ (80079f0 <atanf+0x164>)
 80078c4:	429c      	cmp	r4, r3
 80078c6:	d810      	bhi.n	80078ea <atanf+0x5e>
 80078c8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80078cc:	d20a      	bcs.n	80078e4 <atanf+0x58>
 80078ce:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80079f4 <atanf+0x168>
 80078d2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80078d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078da:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80078de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e2:	dce2      	bgt.n	80078aa <atanf+0x1e>
 80078e4:	f04f 33ff 	mov.w	r3, #4294967295
 80078e8:	e013      	b.n	8007912 <atanf+0x86>
 80078ea:	f000 f8a3 	bl	8007a34 <fabsf>
 80078ee:	4b42      	ldr	r3, [pc, #264]	@ (80079f8 <atanf+0x16c>)
 80078f0:	429c      	cmp	r4, r3
 80078f2:	d84f      	bhi.n	8007994 <atanf+0x108>
 80078f4:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80078f8:	429c      	cmp	r4, r3
 80078fa:	d841      	bhi.n	8007980 <atanf+0xf4>
 80078fc:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8007900:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007904:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007908:	2300      	movs	r3, #0
 800790a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800790e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007912:	1c5a      	adds	r2, r3, #1
 8007914:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007918:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80079fc <atanf+0x170>
 800791c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8007a00 <atanf+0x174>
 8007920:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8007a04 <atanf+0x178>
 8007924:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007928:	eee6 5a87 	vfma.f32	s11, s13, s14
 800792c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007a08 <atanf+0x17c>
 8007930:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007934:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8007a0c <atanf+0x180>
 8007938:	eee7 5a26 	vfma.f32	s11, s14, s13
 800793c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007a10 <atanf+0x184>
 8007940:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007944:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007a14 <atanf+0x188>
 8007948:	eee7 5a26 	vfma.f32	s11, s14, s13
 800794c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8007a18 <atanf+0x18c>
 8007950:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007954:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007a1c <atanf+0x190>
 8007958:	eea5 7a26 	vfma.f32	s14, s10, s13
 800795c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8007a20 <atanf+0x194>
 8007960:	eea7 5a26 	vfma.f32	s10, s14, s13
 8007964:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8007a24 <atanf+0x198>
 8007968:	eea5 7a26 	vfma.f32	s14, s10, s13
 800796c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007970:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007974:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007978:	d121      	bne.n	80079be <atanf+0x132>
 800797a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800797e:	e794      	b.n	80078aa <atanf+0x1e>
 8007980:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007984:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007988:	ee30 0a27 	vadd.f32	s0, s0, s15
 800798c:	2301      	movs	r3, #1
 800798e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007992:	e7be      	b.n	8007912 <atanf+0x86>
 8007994:	4b24      	ldr	r3, [pc, #144]	@ (8007a28 <atanf+0x19c>)
 8007996:	429c      	cmp	r4, r3
 8007998:	d80b      	bhi.n	80079b2 <atanf+0x126>
 800799a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800799e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079a2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80079a6:	2302      	movs	r3, #2
 80079a8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80079ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079b0:	e7af      	b.n	8007912 <atanf+0x86>
 80079b2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80079b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80079ba:	2303      	movs	r3, #3
 80079bc:	e7a9      	b.n	8007912 <atanf+0x86>
 80079be:	4a1b      	ldr	r2, [pc, #108]	@ (8007a2c <atanf+0x1a0>)
 80079c0:	491b      	ldr	r1, [pc, #108]	@ (8007a30 <atanf+0x1a4>)
 80079c2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80079c6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80079ca:	edd3 6a00 	vldr	s13, [r3]
 80079ce:	ee37 7a66 	vsub.f32	s14, s14, s13
 80079d2:	2d00      	cmp	r5, #0
 80079d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80079d8:	edd2 7a00 	vldr	s15, [r2]
 80079dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80079e0:	bfb8      	it	lt
 80079e2:	eef1 7a67 	vneglt.f32	s15, s15
 80079e6:	e760      	b.n	80078aa <atanf+0x1e>
 80079e8:	bfc90fdb 	.word	0xbfc90fdb
 80079ec:	3fc90fdb 	.word	0x3fc90fdb
 80079f0:	3edfffff 	.word	0x3edfffff
 80079f4:	7149f2ca 	.word	0x7149f2ca
 80079f8:	3f97ffff 	.word	0x3f97ffff
 80079fc:	3c8569d7 	.word	0x3c8569d7
 8007a00:	3d4bda59 	.word	0x3d4bda59
 8007a04:	bd6ef16b 	.word	0xbd6ef16b
 8007a08:	3d886b35 	.word	0x3d886b35
 8007a0c:	3dba2e6e 	.word	0x3dba2e6e
 8007a10:	3e124925 	.word	0x3e124925
 8007a14:	3eaaaaab 	.word	0x3eaaaaab
 8007a18:	bd15a221 	.word	0xbd15a221
 8007a1c:	bd9d8795 	.word	0xbd9d8795
 8007a20:	bde38e38 	.word	0xbde38e38
 8007a24:	be4ccccd 	.word	0xbe4ccccd
 8007a28:	401bffff 	.word	0x401bffff
 8007a2c:	08007abc 	.word	0x08007abc
 8007a30:	08007aac 	.word	0x08007aac

08007a34 <fabsf>:
 8007a34:	ee10 3a10 	vmov	r3, s0
 8007a38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a3c:	ee00 3a10 	vmov	s0, r3
 8007a40:	4770      	bx	lr
	...

08007a44 <_init>:
 8007a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a46:	bf00      	nop
 8007a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4a:	bc08      	pop	{r3}
 8007a4c:	469e      	mov	lr, r3
 8007a4e:	4770      	bx	lr

08007a50 <_fini>:
 8007a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a52:	bf00      	nop
 8007a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a56:	bc08      	pop	{r3}
 8007a58:	469e      	mov	lr, r3
 8007a5a:	4770      	bx	lr
