Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May  8 18:29:09 2025
| Host         : stud209-6 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.733        0.000                      0                    8        0.147        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              7.733        0.000                      0                    8        0.147        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk100        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.609ns (31.275%)  route 1.338ns (68.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.098 r  clk_div_inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.956     7.054    clk_div_inst/counter[4]
    SLICE_X111Y49        LUT5 (Prop_lut5_I0_O)        0.153     7.207 r  clk_div_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.382     7.590    clk_div_inst/counter_0[4]
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/C
                         clock pessimism              0.459    15.642    
                         clock uncertainty           -0.035    15.607    
    SLICE_X110Y49        FDCE (Setup_fdce_C_D)       -0.284    15.323    clk_div_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.842ns (42.514%)  route 1.139ns (57.486%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.419     6.061 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.688     6.749    clk_div_inst/counter[1]
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.299     7.048 r  clk_div_inst/counter[6]_i_2/O
                         net (fo=2, routed)           0.451     7.499    clk_div_inst/counter[6]_i_2_n_0
    SLICE_X111Y49        LUT5 (Prop_lut5_I0_O)        0.124     7.623 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.623    clk_div_inst/clk_out_i_1_n_0
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X111Y49        FDCE (Setup_fdce_C_D)        0.029    15.614    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.836ns (42.339%)  route 1.139ns (57.661%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.419     6.061 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.688     6.749    clk_div_inst/counter[1]
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.299     7.048 r  clk_div_inst/counter[6]_i_2/O
                         net (fo=2, routed)           0.451     7.499    clk_div_inst/counter[6]_i_2_n_0
    SLICE_X111Y49        LUT4 (Prop_lut4_I3_O)        0.118     7.617 r  clk_div_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.617    clk_div_inst/counter_0[6]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X111Y49        FDCE (Setup_fdce_C_D)        0.075    15.660    clk_div_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.580ns (36.180%)  route 1.023ns (63.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.098 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=7, routed)           1.023     7.121    clk_div_inst/counter[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.245    clk_div_inst/counter_0[0]
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism              0.459    15.642    
                         clock uncertainty           -0.035    15.607    
    SLICE_X110Y49        FDCE (Setup_fdce_C_D)        0.029    15.636    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.419     6.061 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.889     6.950    clk_div_inst/counter[1]
    SLICE_X110Y49        LUT2 (Prop_lut2_I1_O)        0.327     7.277 r  clk_div_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter_0[1]
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
                         clock pessimism              0.459    15.642    
                         clock uncertainty           -0.035    15.607    
    SLICE_X110Y49        FDCE (Setup_fdce_C_D)        0.075    15.682    clk_div_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.718ns (49.554%)  route 0.731ns (50.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.419     6.061 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.731     6.792    clk_div_inst/counter[1]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.299     7.091 r  clk_div_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.091    clk_div_inst/counter_0[2]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[2]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X111Y49        FDCE (Setup_fdce_C_D)        0.031    15.616    clk_div_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.746ns (50.510%)  route 0.731ns (49.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.419     6.061 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.731     6.792    clk_div_inst/counter[1]
    SLICE_X111Y49        LUT4 (Prop_lut4_I2_O)        0.327     7.119 r  clk_div_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.119    clk_div_inst/counter_0[3]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X111Y49        FDCE (Setup_fdce_C_D)        0.075    15.660    clk_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.718ns (50.996%)  route 0.690ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.880     5.642    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.419     6.061 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.690     6.751    clk_div_inst/counter[1]
    SLICE_X111Y49        LUT6 (Prop_lut6_I1_O)        0.299     7.050 r  clk_div_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.050    clk_div_inst/counter_0[5]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700    15.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[5]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X111Y49        FDCE (Setup_fdce_C_D)        0.032    15.617    clk_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.772%)  route 0.066ns (26.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  clk_div_inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.066     1.795    clk_div_inst/counter[4]
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  clk_div_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    clk_div_inst/counter_0[5]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[5]/C
                         clock pessimism             -0.505     1.601    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.092     1.693    clk_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.076%)  route 0.121ns (38.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  clk_div_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.121     1.850    clk_div_inst/counter[0]
    SLICE_X111Y49        LUT4 (Prop_lut4_I1_O)        0.049     1.899 r  clk_div_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    clk_div_inst/counter_0[3]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/C
                         clock pessimism             -0.505     1.601    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.107     1.708    clk_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  clk_div_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.121     1.850    clk_div_inst/counter[0]
    SLICE_X111Y49        LUT3 (Prop_lut3_I2_O)        0.045     1.895 r  clk_div_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clk_div_inst/counter_0[2]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[2]/C
                         clock pessimism             -0.505     1.601    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.092     1.693    clk_div_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.224ns (50.818%)  route 0.217ns (49.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.128     1.716 r  clk_div_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.217     1.933    clk_div_inst/counter[6]
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.096     2.029 r  clk_div_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.029    clk_div_inst/counter_0[6]
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.107     1.695    clk_div_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.227ns (51.151%)  route 0.217ns (48.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.128     1.716 r  clk_div_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.217     1.933    clk_div_inst/counter[6]
    SLICE_X111Y49        LUT5 (Prop_lut5_I3_O)        0.099     2.032 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.032    clk_div_inst/clk_out_i_1_n_0
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism             -0.518     1.588    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.091     1.679    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.226ns (41.172%)  route 0.323ns (58.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.128     1.716 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.323     2.039    clk_div_inst/counter[1]
    SLICE_X110Y49        LUT2 (Prop_lut2_I1_O)        0.098     2.137 r  clk_div_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.137    clk_div_inst/counter_0[1]
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.107     1.695    clk_div_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.232ns (49.805%)  route 0.234ns (50.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.128     1.716 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.115     1.830    clk_div_inst/counter[3]
    SLICE_X111Y49        LUT5 (Prop_lut5_I2_O)        0.104     1.934 r  clk_div_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.119     2.054    clk_div_inst/counter_0[4]
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/C
                         clock pessimism             -0.505     1.601    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.001     1.602    clk_div_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.456%)  route 0.387ns (67.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.641     1.588    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.729 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.387     2.116    clk_div_inst/counter[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.161    clk_div_inst/counter_0[0]
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.091     1.679    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  clk_div_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  clk_div_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  clk_div_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  clk_div_inst/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  clk_div_inst/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  clk_div_inst/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  clk_div_inst/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  clk_div_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  clk_div_inst/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/spi_mosi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 3.970ns (38.307%)  route 6.394ns (61.693%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE                         0.000     0.000 r  spi_inst/spi_mosi_reg/C
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  spi_inst/spi_mosi_reg/Q
                         net (fo=1, routed)           6.394     6.850    spi_mosi_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         3.514    10.364 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.364    spi_mosi
    Y4                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/spi_sclk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 4.052ns (45.924%)  route 4.771ns (54.076%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDCE                         0.000     0.000 r  spi_inst/spi_sclk_reg/C
    SLICE_X108Y47        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spi_inst/spi_sclk_reg/Q
                         net (fo=2, routed)           4.771     5.289    spi_sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534     8.822 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     8.822    spi_sclk
    AA4                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.154ns (56.624%)  route 3.182ns (43.376%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE                         0.000     0.000 r  spi_inst/led_reg[7]/C
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  spi_inst/led_reg[7]/Q
                         net (fo=1, routed)           3.182     3.660    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.676     7.336 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.336    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 1.487ns (20.289%)  route 5.840ns (79.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.840     7.327    spi_inst/D[0]
    SLICE_X112Y46        FDRE                                         r  spi_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 1.487ns (20.289%)  route 5.840ns (79.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.840     7.327    spi_inst/D[0]
    SLICE_X113Y46        FDRE                                         r  spi_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 1.487ns (20.710%)  route 5.692ns (79.290%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.692     7.178    spi_inst/D[0]
    SLICE_X113Y47        FDRE                                         r  spi_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.891ns  (logic 1.487ns (21.574%)  route 5.404ns (78.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.404     6.891    spi_inst/D[0]
    SLICE_X111Y48        FDRE                                         r  spi_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 1.487ns (21.586%)  route 5.400ns (78.414%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.400     6.887    spi_inst/D[0]
    SLICE_X109Y47        FDRE                                         r  spi_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 1.487ns (21.592%)  route 5.398ns (78.408%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.398     6.885    spi_inst/D[0]
    SLICE_X113Y48        FDRE                                         r  spi_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_inst/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 1.487ns (22.005%)  route 5.269ns (77.995%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=8, routed)           5.269     6.756    spi_inst/D[0]
    SLICE_X110Y47        FDRE                                         r  spi_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE                         0.000     0.000 r  spi_inst/rx_data_reg[0]/C
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    spi_inst/rx_data[0]
    SLICE_X112Y47        LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  spi_inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    spi_inst/led[0]_i_1_n_0
    SLICE_X112Y47        FDCE                                         r  spi_inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            spi_inst/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[0]/C
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  spi_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.074     0.222    spi_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.098     0.320 r  spi_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    spi_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X112Y48        FDCE                                         r  spi_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.827%)  route 0.147ns (44.173%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  spi_inst/rx_data_reg[2]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.147     0.288    spi_inst/rx_data[2]
    SLICE_X112Y47        LUT2 (Prop_lut2_I0_O)        0.045     0.333 r  spi_inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    spi_inst/led[2]_i_1_n_0
    SLICE_X112Y47        FDCE                                         r  spi_inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.996%)  route 0.194ns (51.004%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE                         0.000     0.000 r  spi_inst/rx_data_reg[4]/C
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/rx_data_reg[4]/Q
                         net (fo=1, routed)           0.194     0.335    spi_inst/rx_data[4]
    SLICE_X112Y47        LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  spi_inst/led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    spi_inst/led[4]_i_1_n_0
    SLICE_X112Y47        FDCE                                         r  spi_inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.164ns (42.471%)  route 0.222ns (57.529%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDCE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[2]/C
    SLICE_X112Y48        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.222     0.386    spi_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X112Y48        FDPE                                         r  spi_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/spi_sclk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/spi_sclk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDCE                         0.000     0.000 r  spi_inst/spi_sclk_reg/C
    SLICE_X108Y47        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_inst/spi_sclk_reg/Q
                         net (fo=2, routed)           0.177     0.341    spi_inst/spi_sclk_OBUF
    SLICE_X108Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.386 r  spi_inst/spi_sclk_i_1/O
                         net (fo=1, routed)           0.000     0.386    spi_inst/spi_sclk_i_1_n_0
    SLICE_X108Y47        FDCE                                         r  spi_inst/spi_sclk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/spi_mosi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.271ns (69.754%)  route 0.118ns (30.246%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_inst/bit_count_reg[0]/Q
                         net (fo=16, routed)          0.118     0.282    spi_inst/bit_count_reg_n_0_[0]
    SLICE_X113Y50        LUT6 (Prop_lut6_I4_O)        0.045     0.327 r  spi_inst/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000     0.327    spi_inst/spi_mosi_i_2_n_0
    SLICE_X113Y50        MUXF7 (Prop_muxf7_I0_O)      0.062     0.389 r  spi_inst/spi_mosi_reg_i_1/O
                         net (fo=1, routed)           0.000     0.389    spi_inst/spi_mosi0
    SLICE_X113Y50        FDCE                                         r  spi_inst/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/bit_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.183ns (45.970%)  route 0.215ns (54.030%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[2]/C
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/bit_count_reg[2]/Q
                         net (fo=13, routed)          0.215     0.356    spi_inst/bit_count_reg_n_0_[2]
    SLICE_X113Y49        LUT5 (Prop_lut5_I1_O)        0.042     0.398 r  spi_inst/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.398    spi_inst/bit_count[3]
    SLICE_X113Y49        FDCE                                         r  spi_inst/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.374%)  route 0.215ns (53.626%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[2]/C
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/bit_count_reg[2]/Q
                         net (fo=13, routed)          0.215     0.356    spi_inst/bit_count_reg_n_0_[2]
    SLICE_X113Y49        LUT4 (Prop_lut4_I2_O)        0.045     0.401 r  spi_inst/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.401    spi_inst/bit_count[2]
    SLICE_X113Y49        FDCE                                         r  spi_inst/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.184ns (45.866%)  route 0.217ns (54.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE                         0.000     0.000 r  spi_inst/rx_data_reg[3]/C
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.217     0.358    spi_inst/rx_data[3]
    SLICE_X112Y47        LUT2 (Prop_lut2_I0_O)        0.043     0.401 r  spi_inst/led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.401    spi_inst/led[3]_i_1_n_0
    SLICE_X112Y47        FDCE                                         r  spi_inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 1.057ns (33.746%)  route 2.075ns (66.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.854     3.132    clk_div_inst/counter_reg[0]_0
    SLICE_X110Y49        FDCE                                         f  clk_div_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 1.057ns (33.746%)  route 2.075ns (66.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.854     3.132    clk_div_inst/counter_reg[0]_0
    SLICE_X110Y49        FDCE                                         f  clk_div_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 1.057ns (33.746%)  route 2.075ns (66.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.854     3.132    clk_div_inst/counter_reg[0]_0
    SLICE_X110Y49        FDCE                                         f  clk_div_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 1.057ns (33.792%)  route 2.071ns (66.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.850     3.128    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/clk_out_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 1.057ns (33.792%)  route 2.071ns (66.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.850     3.128    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 1.057ns (33.792%)  route 2.071ns (66.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.850     3.128    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 1.057ns (33.792%)  route 2.071ns (66.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.850     3.128    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 1.057ns (33.792%)  route 2.071ns (66.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           1.221     2.154    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.124     2.278 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.850     3.128    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.700     5.183    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/clk_out_reg/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.207ns (21.074%)  route 0.776ns (78.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.327     0.983    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/clk_out_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.207ns (21.074%)  route 0.776ns (78.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.327     0.983    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.207ns (21.074%)  route 0.776ns (78.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.327     0.983    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.207ns (21.074%)  route 0.776ns (78.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.327     0.983    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.207ns (21.074%)  route 0.776ns (78.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.327     0.983    clk_div_inst/counter_reg[0]_0
    SLICE_X111Y49        FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  clk_div_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.207ns (20.981%)  route 0.780ns (79.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.331     0.988    clk_div_inst/counter_reg[0]_0
    SLICE_X110Y49        FDCE                                         f  clk_div_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.207ns (20.981%)  route 0.780ns (79.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.331     0.988    clk_div_inst/counter_reg[0]_0
    SLICE_X110Y49        FDCE                                         f  clk_div_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.207ns (20.981%)  route 0.780ns (79.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           0.449     0.611    spi_inst/resetn_IBUF
    SLICE_X113Y50        LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  spi_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=25, routed)          0.331     0.988    clk_div_inst/counter_reg[0]_0
    SLICE_X110Y49        FDCE                                         f  clk_div_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.912     2.106    clk_div_inst/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_inst/counter_reg[4]/C





