################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: sanjeev
#     Report Created on: Fri Jan 17 18:08:12 2025
#     Working Directory: /home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim
#     Report Location  : ./spyglass-1/lint/lint_turbo_rtl/spyglass_reports/lint/SignalUsageReport.rpt
#     SpyGlass Version : SpyGlass_vW-2024.09
#     Policy Name      : lint(SpyGlass_vW-2024.09)
#     Comment          : SignalUsageReport : It dumps details of violating bits of a signal

#
################################################################################



Module : jtag_idcode(Hierarchy :jtag_idcode)

W528 : Following Bits of signal 'DR_reg' (File Name: ../../Jtag/src/jtag.v Line No.: 349) are set but not used
	[3:0]	

W123 (Verilog) : There are no violations of the rule for multibit variables


W240 (Verilog) : There are no violations of the rule for multibit variables
