onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate -radix decimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -divider ALU
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[31]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[30]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[29]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[28]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[27]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[26]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[25]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[24]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[23]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[22]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[21]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[20]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[19]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[18]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[17]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[16]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[15]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[14]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[13]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[12]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[11]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[10]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[9]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[8]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[7]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[6]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[5]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[4]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[3]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[2]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[1]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[0]} -radix decimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[31]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[30]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[29]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[28]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[27]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[26]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[25]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[24]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[23]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[22]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[21]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[20]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[19]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[18]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[17]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[16]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[15]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[14]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[13]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[12]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[11]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[10]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[9]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[8]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[7]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[6]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[5]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[4]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[3]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[2]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[1]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i[0]} {-height 15 -radix decimal}} /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[31]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[30]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[29]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[28]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[27]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[26]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[25]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[24]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[23]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[22]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[21]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[20]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[19]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[18]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[17]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[16]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[15]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[14]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[13]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[12]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[11]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[10]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[9]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[8]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[7]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[6]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[5]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[4]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[3]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[2]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[1]} -radix decimal} {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[0]} -radix decimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[31]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[30]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[29]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[28]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[27]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[26]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[25]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[24]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[23]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[22]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[21]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[20]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[19]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[18]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[17]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[16]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[15]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[14]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[13]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[12]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[11]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[10]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[9]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[8]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[7]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[6]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[5]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[4]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[3]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[2]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[1]} {-height 15 -radix decimal} {/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o[0]} {-height 15 -radix decimal}} /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -divider {ALU CONTROL}
add wave -noupdate -radix decimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Operation_i
add wave -noupdate -divider {CONTROL UNIT}
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/control_values
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -divider {MUX DATA}
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Mux_Data_0_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Mux_Data_1_i
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Selector_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Mux_Output_o
add wave -noupdate -divider {imm unit}
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/op_i
add wave -noupdate -radix binary /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o
add wave -noupdate -divider {Data memory}
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/DataMemory/Address_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/DataMemory/Mem_Write_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/DataMemory/Mem_Read_i
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/DataMemory/Write_Data_i
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/DataMemory/Read_Data_o
add wave -noupdate -divider {Register File}
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Data_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_1_o
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_2_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {39 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {37 ps} {45 ps}
