Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 15:21:23 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_drc -file Multiplier_testerSource_drc_routed.rpt -pb Multiplier_testerSource_drc_routed.pb -rpx Multiplier_testerSource_drc_routed.rpx
| Design       : Multiplier_testerSource
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net nolabel_line43/U3/led_OBUF[0] is a gated clock net sourced by a combinational pin nolabel_line43/U3/led_OBUF[15]_inst_i_1/O, cell nolabel_line43/U3/led_OBUF[15]_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT nolabel_line43/U3/led_OBUF[15]_inst_i_1 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
nolabel_line56/num1/bit0/data_out_reg,
nolabel_line56/num1/bit1/data_out_reg,
nolabel_line56/num1/bit10/data_out_reg,
nolabel_line56/num1/bit11/data_out_reg,
nolabel_line56/num1/bit12/data_out_reg,
nolabel_line56/num1/bit13/data_out_reg,
nolabel_line56/num1/bit14/data_out_reg,
nolabel_line56/num1/bit15/data_out_reg,
nolabel_line56/num1/bit2/data_out_reg,
nolabel_line56/num1/bit3/data_out_reg,
nolabel_line56/num1/bit4/data_out_reg,
nolabel_line56/num1/bit5/data_out_reg,
nolabel_line56/num1/bit6/data_out_reg,
nolabel_line56/num1/bit7/data_out_reg,
nolabel_line56/num1/bit8/data_out_reg (the first 15 of 16 listed)
Related violations: <none>


