RISVC contributors
============================================

## 2021/1

* **[Ednei Freiberger](https://github.com/edneif)**
  * Updated hardware digital filter.

* **[Kevin Jahn Ferreira](https://github.com/kevjahn)**
  * Added hardware interrupt to ADC.

## 2020/2

* **[Lucas Odair Silva](https://github.com/luscasos)**
  * Implemented Local Interrupt Controller.

* **[Mikael Ferraz Aldebrand](https://github.com/miklz)**
  * Implemented new pipelined division unit.
  
* **[Jonas Vieira De Souza](https://github.com/jvsouza)**
  * Integration of DE-10 Lite accelerometer unit 
  
* **[Vitor Faccio](https://github.com/vitorfaccio) and Heloiza Martins Schaberle**
  * Watchdog Timer implementation
  
* **[Leticia De Oliveira Nunes](https://github.com/lele1991) and Marieli Fernandes Matos**
  * New implementation of MAX10 ADC. Software and hardware.
  
* **[Rafael Hiller](https://github.com/Hillerr)**
  * UART with reception ISR. ToDo: bus integration.

## 2020/1

* **[Lucas Odair Silva](https://github.com/luscasos)**
  * Corrected, tested and validated SDRAM controller and core integration
  
* **[Gustavo Vigarani Scalco](https://github.com/gscalco)**
  * Nokia graph LCD controller
  
* **[Suzi Yousif](https://github.com/suziyousif)**
  * Ultrassonic sensor

* **[Hellen Avila Rosa](https://github.com/hellenavilarosa)** e Ana Claudia Banderchuk
  * GPIO with hardware counting debouncer
  
* **[Tarcis Aurelio Becher](https://github.com/tarciszera)**
  * Hardware digital filter

## 2019/2 

* **[Diesson Stefano Allebrandt](https://github.com/diesson)** and **[Felipe Rodrigues Broering](https://github.com/BroeringFelipe)**
  * TFT diplay controller

* **[Jhontan de Freitas Lang](https://github.com/jhonatanlang)** and **Alexsandro Gehlen**
  * I2C master (write mode)

* **[Diogo Tavares](https://github.com/diogo0001)** and **[Nicolau Varela](https://github.com/NicoVarela)**
  * SPI module

* **[Joao Antonio Cardoso](https://github.com/joaoantoniocardoso/)** and **[Rafael Fernando Reis](https://github.com/ReisRafaelFernando)**
  * 32-bit with 6 channels timer

* **[Ricardo Schons Cirio](https://github.com/ricardocirio)** and **Joao Vitor Bassani**
  * SDRAM integration (second attempt)

* **[Daniel Pereira](https://github.com/Adjucaris)**
  * UART with variable baudrate and parity bits

* **[Bruna Martini](https://github.com/abrunamartini)** and **[Maria Claudia Rosa Negri](https://github.com/marianegri)**
  * SRAM integration (first attempt)

## 2019/1

* **[Cleisson Fernandes Da Silva](https://github.com/cleissom)**
  * SDRAM integration (first attempt)

* **[Ian Schmiegelow Dannapel](https://github.com/Eximmius)**
  * VGA integration (internal SRAM)

* **[Jeferson Cansi Pedroso](https://github.com/jefersonpedroso)**
  * MAX10 ADC integration

* **[Lucas Seara Manoel](https://github.com/lsmanoel)**
  * [M] Instructions extension.

* **[Marcos Vinicius Leal Da Silva](https://github.com/marcosleal)**

  * 9600 baudrate UART.


