
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1236035                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485040                       # Number of bytes of host memory used
host_op_rate                                  1376935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2253.58                       # Real time elapsed on the host
host_tick_rate                              475182480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2785501644                       # Number of instructions simulated
sim_ops                                    3103030553                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860685639                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2252363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4504696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 117342148                       # Number of branches fetched
system.switch_cpus.committedInsts           785501643                       # Number of instructions committed
system.switch_cpus.committedOps             875083956                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011235                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011235                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    225977145                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    221240724                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    100165963                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             9513792                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     748700024                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            748700024                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1187121089                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    691918917                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           185599897                       # Number of load instructions
system.switch_cpus.num_mem_refs             260513963                       # number of memory refs
system.switch_cpus.num_store_insts           74914066                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      78406006                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             78406006                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    102516254                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     62075753                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         532063161     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         30791539      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            592007      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         9842555      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         6512721      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2679699      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        8880893      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     10686114      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1494866      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10434442      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           592032      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        185599897     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        74914066      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          875083992                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           24                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2295813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2295782                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4591626                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2295806                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2216469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       444604                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1807735                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35888                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35888                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2216469                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3427764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3329289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6757053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6757053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    175253248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    169957760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    345211008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               345211008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2252357                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2252357    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2252357                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5197567200                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5024865997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21245758605                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2254628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       932658                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4103566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2254628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6887439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6887439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    356334976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              356334976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2740411                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56909312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5036224                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.455868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2740394     54.41%     54.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2295806     45.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5036224                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2728782114                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4786770105                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    146251648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         146251648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29001600                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29001600                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1142591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1142591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       226575                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            226575                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    136573926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            136573926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27082514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27082514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27082514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    136573926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           163656440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    452802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2260333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000741794156                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3888880                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            427694                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1142591                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    226575                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2285182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  453150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 24849                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            74497                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            74421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            57028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            58928                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            67650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            66222                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           399328                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           270089                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            88484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           373195                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          229599                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          162561                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          119569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           77684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           72818                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           68260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            20623                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            12266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            13900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13324                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            14164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            17616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            15106                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            14629                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            40180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           110600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           53975                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           35458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           17246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16520                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           24858                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 39585992424                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11301665000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            81967236174                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17513.35                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36263.35                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1508378                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 286800                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.34                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2285182                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              453150                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1130682                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1129651                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 22418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 22773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25474                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25459                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   455                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       917923                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   189.164311                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   159.965118                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   146.514752                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28303      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       679440     74.02%     77.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       102998     11.22%     88.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        44202      4.82%     93.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        25358      2.76%     95.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        18258      1.99%     97.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        13464      1.47%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3000      0.33%     99.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2900      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       917923                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25444                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     88.833399                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    85.050558                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    25.915609                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23            2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           40      0.16%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          221      0.87%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          571      2.24%      3.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1197      4.70%      7.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         1966      7.73%     15.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2648     10.41%     26.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3047     11.98%     38.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3204     12.59%     50.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2998     11.78%     62.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2640     10.38%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         2160      8.49%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1631      6.41%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1095      4.30%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          747      2.94%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          501      1.97%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          312      1.23%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          201      0.79%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          130      0.51%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           57      0.22%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           31      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           21      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           14      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25444                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25444                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.794804                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.782557                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.642642                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2668     10.49%     10.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             358      1.41%     11.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           21981     86.39%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             403      1.58%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              32      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25444                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             144661312                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1590336                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               28977344                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              146251648                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29001600                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      135.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   136.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.27                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070857878585                       # Total gap between requests
system.mem_ctrls0.avgGap                    782124.21                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    144661312                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     28977344                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 135088825.222562223673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27059863.517828885466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2285182                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       453150                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  81967236174                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24793681871075                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35869.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  54714072.32                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3734655540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1985008905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8512093800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1728566460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    374510309670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     95832560640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      570835863495                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       533.062677                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 245705613536                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 789396752103                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2819336100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1498508880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7626683820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         634898160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    350083055430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    116400729600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      563595880470                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       526.301776                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 299392561279                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 735709804360                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    142050048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         142050048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     27907712                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27907712                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1109766                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1109766                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       218029                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            218029                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    132650353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            132650353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      26061011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            26061011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      26061011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    132650353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           158711364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    435739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2198949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000804000994                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        24487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        24487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3788307                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            411556                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1109766                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    218029                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2219532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  436058                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 20583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  319                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            61192                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            67363                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            56168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            81044                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            65532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            70370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           402757                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           274305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            61291                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           350200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          219669                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          170825                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           96521                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           74537                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           75644                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           71531                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            20976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            12466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            13631                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13156                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            14512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            17722                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            14977                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            14618                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            18062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           114549                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           53765                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           32061                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           36339                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17415                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16523                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           24948                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 37938759493                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10994745000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            79169053243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17253.13                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36003.13                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1475154                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 276476                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.08                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.45                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2219532                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              436058                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1099899                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1099050                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 21557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 21920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24465                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24501                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 24493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 24489                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 24488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 24488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 24488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 24487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       883034                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   190.953209                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.799830                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   149.381854                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        27271      3.09%      3.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       650667     73.69%     76.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        98626     11.17%     87.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        42978      4.87%     92.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        25263      2.86%     95.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        18876      2.14%     97.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13223      1.50%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3106      0.35%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3024      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       883034                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        24487                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     89.800425                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    85.875850                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    26.502230                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31           43      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          187      0.76%      0.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          577      2.36%      3.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         1113      4.55%      7.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         1833      7.49%     15.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2514     10.27%     25.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2889     11.80%     37.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2881     11.77%     49.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2820     11.52%     60.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2578     10.53%     71.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         2095      8.56%     79.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1618      6.61%     86.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1163      4.75%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          788      3.22%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          533      2.18%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          352      1.44%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          222      0.91%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          111      0.45%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           80      0.33%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           46      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           21      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           12      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        24487                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        24487                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.793931                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.781706                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.641934                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2568     10.49%     10.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             362      1.48%     11.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           21126     86.27%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             411      1.68%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              19      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        24487                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             140732736                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1317312                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               27886080                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              142050048                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            27907712                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      131.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       26.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   132.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    26.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070853033879                       # Total gap between requests
system.mem_ctrls1.avgGap                    806489.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    140732736                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     27886080                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 131420209.824980631471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 26040810.325724042952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2219532                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       436058                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  79169053243                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24759027880875                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35669.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  56779208.00                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3463306980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1840776135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7998356520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1637315640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    368800853370                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    100638373440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      568911650565                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       531.265792                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 258263334035                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 776839031604                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2841591480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1510337895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7702139340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         637142760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    353606520120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    113433719520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      564264119595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       526.925796                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 291653394658                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 743448970981                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        43456                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43456                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        43456                       # number of overall hits
system.l2.overall_hits::total                   43456                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2252357                       # number of demand (read+write) misses
system.l2.demand_misses::total                2252357                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2252357                       # number of overall misses
system.l2.overall_misses::total               2252357                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 194693732565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     194693732565                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 194693732565                       # number of overall miss cycles
system.l2.overall_miss_latency::total    194693732565                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2295813                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2295813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2295813                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2295813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.981072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981072                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.981072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981072                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86439.997107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86439.997107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86439.997107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86439.997107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              444604                       # number of writebacks
system.l2.writebacks::total                    444604                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2252357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2252357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2252357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2252357                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 175434897510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175434897510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 175434897510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 175434897510                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.981072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981072                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.981072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981072                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77889.472011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77889.472011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77889.472011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77889.472011                       # average overall mshr miss latency
system.l2.replacements                        2740411                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       488054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           488054                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       488054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       488054                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1807734                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1807734                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5297                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        35888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35888                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3153038748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3153038748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        41185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.871385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87857.744873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87857.744873                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        35888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2846259969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2846259969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.871385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79309.517638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79309.517638                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        38159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2216469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2216469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 191540693817                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 191540693817                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2254628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2254628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.983075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86417.041618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86417.041618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2216469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2216469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 172588637541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172588637541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.983075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77866.479315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77866.479315                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     2783932                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2740475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.015857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.890213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    52.108969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.185785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.814203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76206043                       # Number of tag accesses
system.l2.tags.data_accesses                 76206043                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139314361                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860685639                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    785501680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2785706044                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    785501680                       # number of overall hits
system.cpu.icache.overall_hits::total      2785706044                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    785501680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2785706918                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    785501680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2785706918                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu.icache.writebacks::total               250                       # number of writebacks
system.cpu.icache.replacements                    250                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    785501680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2785706044                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    785501680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2785706918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2785706918                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               874                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3187307.686499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108642570676                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108642570676                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633389639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    248847944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        882237583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633389639                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    248847944                       # number of overall hits
system.cpu.dcache.overall_hits::total       882237583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6152239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2295787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8448026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6152239                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2295787                       # number of overall misses
system.cpu.dcache.overall_misses::total       8448026                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 199859182038                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 199859182038                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 199859182038                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 199859182038                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    251143731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    890685609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    251143731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    890685609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009485                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87054.758145                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23657.500822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87054.758145                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23657.500822                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2004977                       # number of writebacks
system.cpu.dcache.writebacks::total           2004977                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2295787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2295787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2295787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2295787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 197944495680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 197944495680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 197944495680                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 197944495680                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86220.758145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86220.758145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86220.758145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86220.758145                       # average overall mshr miss latency
system.cpu.dcache.replacements                8447869                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453503478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    179269373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       632772851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5814164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2254602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8068766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 196573225374                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 196573225374                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    181523975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    640841617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87187.550341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24362.241435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2254602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2254602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 194692887306                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 194692887306                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86353.550341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86353.550341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179886161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     69578571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      249464732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3285956664                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3285956664                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     69619756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    249843992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79785.277747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8664.126626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3251608374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3251608374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78951.277747                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78951.277747                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5328478                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18824096                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2579562                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2579562                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5328504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18824195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 99213.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26056.181818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2557878                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2557878                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 98379.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 98379.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5328504                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     18824195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5328504                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     18824195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           928333999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8448125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.886395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   137.172081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   118.827233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.535828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.464169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29715136093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29715136093                       # Number of data accesses

---------- End Simulation Statistics   ----------
