// Seed: 2458425286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge id_2) begin
    wait (1 ^ id_2);
    #1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    id_3 = id_2;
  end
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
