<dec f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h' l='129' type='void llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<def f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='196' ll='202' type='void llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='241' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='247' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='253' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='254' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='261' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
