Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 14:40:36 2018
| Host         : WAITEE-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_top_control_sets_placed.rpt
| Design       : led_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           10 |
| No           | No                    | Yes                    |              76 |            9 |
| No           | Yes                   | No                     |              14 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            2 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+------------------------+------------------+------------------+----------------+
|  sysclk_IBUF_BUFG   | led/s_B                | led/s_R          |                2 |             10 |
|  led/module/t_timer | led/s_count[5]_i_1_n_0 | btn_IBUF[0]      |                2 |             12 |
|  sysclk_IBUF_BUFG   |                        | led/s_alarm_reg0 |                2 |             14 |
|  led/module/t_timer |                        | btn_IBUF[0]      |                3 |             20 |
|  sysclk_IBUF_BUFG   |                        |                  |               10 |             40 |
|  sysclk_IBUF_BUFG   |                        | btn_IBUF[0]      |                6 |             56 |
+---------------------+------------------------+------------------+------------------+----------------+


