// Seed: 3012095664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_5 = (1);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    output wire id_0,
    output uwire id_1,
    input supply0 id_2,
    output wor id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  tri  id_10 = id_2;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_7,
      id_9
  );
endmodule
