verilog xil_defaultlib --include "../../../../rfsoc_test.srcs/sources_1/bd/top_level/ipshared/c923" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/sim/bd_04f1_lmb_bram_I_0.v" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_8/sim/bd_04f1_xlconcat_0_0.v" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/sim/bd_04f1.v" \
"../../../bd/top_level/ip/top_level_microblaze_mcs_0_0/sim/top_level_microblaze_mcs_0_0.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0_clk_wiz.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_0/top_level_clk_wiz_0.v" \
"../../../bd/top_level/ip/top_level_util_vector_logic_0_0/sim/top_level_util_vector_logic_0_0.v" \
"../../../bd/top_level/sim/top_level.v" \

verilog xil_defaultlib "glbl.v"

nosort
