unsetenv my_design_name
unsetenv my_library_suffix
unsetenv my_tech_file
unsetenv my_tcl_antenna_rule_file
unsetenv my_tcl_user_redundant_via_mapping_file
unsetenv my_chip_finish_signal_em_constraint_format
unsetenv my_chip_finish_signal_em_constraint_file
unsetenv my_write_gds_layer_map_file
unsetenv my_reference_library_list
unsetenv min_routing_layer
unsetenv max_routing_layer
unsetenv my_verilog_netlist_files
unsetenv my_def_scan_file
unsetenv my_def_files
unsetenv scan_def_flow
unsetenv my_upf_file
unsetenv my_tcl_mcmm_setup_file
unsetenv my_tcl_parasitic_setup_file
unsetenv my_tcl_mv_setup_file
unsetenv my_placement_constraint_files
unsetenv my_tcl_lib_cell_purpose_file
unsetenv my_tcl_pg_creation_file
unsetenv my_tcl_cts_ndr_rule_file
unsetenv my_tcl_tech_setup_file
unsetenv my_preroute_cts_primary_corner
unsetenv my_place_opt_active_scenario_list
unsetenv my_clock_opt_cts_active_scenario_list
unsetenv my_route_opt_active_scenario_list
unsetenv my_chip_finish_active_scenario_list
unsetenv my_icv_in_design_active_scenario_list
unsetenv my_timing_eco_active_scenario_list
unsetenv my_route_focused_scenario
unsetenv my_chip_finish_signal_em_scenario
unsetenv my_chip_finish_metal_filler_prefix
unsetenv my_chip_finish_non_metal_filler_lib_cell_list
unsetenv my_chip_finish_metal_filler_lib_cell_list
unsetenv my_chip_finish_signal_em_fixing
##unsetenv my_dont_use_file
