`timescale 1ns / 1ps            // specifies the simulation time unit
module ALU (input [31:0] A,       // input ports of the ALU module
            input [31:0] B,
            input [2:0] opcode,
            output reg [31:0] result);    // output port of the ALU module

    always @(*) begin           // combinational logic implementation
        case (opcode)
            3'b000: result = A & B;     // bitwise AND operation
            3'b001: result = A | B;     // bitwise OR operation
            3'b010: result = A + B;     // addition operation
            3'b011: result = A - B;     // subtraction operation
            3'b100: result = A << 1;    // left shift operation
            3'b101: result = A >> 1;    // right shift operation
            3'b110: result = ~A;        // bitwise negation operation
            3'b111: result = 0;         // default case
        endcase
    end
endmodule