<?xml version="1.0"?>
<block name="checker.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:09289bcc8a643a2b2a077d402213677c2e4f66cfd601a567b310ad98b443cdae" atom_netlist_id="SHA256:80dba282b1d19ef35e1ff0101b6769832061fa45f5d3ce2af36a1f24a0bebeaf">
	<inputs>clk</inputs>
	<outputs>out:LED1 out:LED2 out:LED3 out:LED4 out:LED5</outputs>
	<clocks>clk cnt[16]</clocks>
	<block name="$abc$5025$n255" instance="BLK_TL-PLB[0]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n248 $abc$5025$n252 $abc$5025$n253 $abc$5025$n257</port>
			<port name="lutff_1/in">open open ch.xorshift32_state[10] open</port>
			<port name="lutff_2/in">$abc$1528$n173 $abc$1528$n174 ch.xorshift32_state[10] $abc$1528$n108</port>
			<port name="lutff_3/in">open ch.xorshift32_state[7] open open</port>
			<port name="lutff_4/in">$abc$1528$n128 ch.xorshift32_state[7] $abc$1528$n129 $abc$1528$n108</port>
			<port name="lutff_5/in">$abc$5025$n255 ch.xorshift32_state[29] open $abc$5025$n254</port>
			<port name="lutff_6/in">open ch.xorshift32_state[29] open open</port>
			<port name="lutff_7/in">$abc$1528$n183 $abc$1528$n108 open $abc$1528$n182</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">open</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n255" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open open</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in open BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">open</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n411" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n411" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n411" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n411" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n411</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$690" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$690" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$690" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n174</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n254" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n254" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n254" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n254" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n254</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$397" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$397" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$397" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n129</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n256" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">open</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n256" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n256" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n256" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n256</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n253" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">BLK_IG-LC4[0].O[0]-&gt;LCCO4</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n253" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n253" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n253" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n253</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$331" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$331" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$331" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n183</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n255" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] open BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n255" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n255" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n255" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n255</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[4].LCOUT[0]-&gt;LCCI4</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC4[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="LED5" instance="BLK_TL-PLB[1]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n284 $abc$5025$n278 $abc$5025$n282_1 $abc$5025$n283</port>
			<port name="lutff_1/in">$abc$1528$n143 $abc$1528$n108 open $abc$1528$n144</port>
			<port name="lutff_2/in">$abc$5025$n271 $abc$5025$n277 open $abc$5025$n415</port>
			<port name="lutff_3/in">$abc$5025$n279_1 $abc$5025$n280_1 $abc$5025$n281 ch.xorshift32_state[16]</port>
			<port name="lutff_4/in">$abc$5025$n414_1 open $abc$5025$n416 $abc$5025$n413</port>
			<port name="lutff_5/in">$abc$5025$n408 $abc$1528$n205 open $abc$5025$n421_1</port>
			<port name="lutff_6/in">open open resetn open</port>
			<port name="lutff_7/in">error open resetn rdfin</port>
			<port name="lutff_global/cen">$abc$1528$n9</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">open</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="LED5" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in open BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in open BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open open BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in open BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">BLK_TL-PLB.lutff_global/cen[0]-&gt;lutff_global/cen</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">open</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n277" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n277" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n277" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n277" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n277</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n280_1" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] open BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n280_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n280_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n280_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n280_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n416" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] open BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n416" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n416" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n416" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n416</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n278" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n278" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n278" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n278" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n278</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n417" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] open BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">open</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n417" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n417" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n417" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n417</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n9" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">BLK_IG-LC4[0].O[0]-&gt;LCCO4</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n9" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n9" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n9" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n9</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$516" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I6[2]-&gt;I6[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">BLK_IG-PLB.EN[0]-&gt;E6</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$516" instance="BEL_FF-SB_FF[0]" mode="SB_DFFE">
					<inputs>
						<port name="E">BLK_IG-LUTFF.EN[0]-&gt;FF.E[0]</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFE[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$516" instance="SB_DFFE[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:8"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="E">BEL_FF-SB_FF.E[0]-&gt;E</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">error</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="LED5" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] open BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="LED5" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="LED5" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="LED5" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">ok</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[4].LCOUT[0]-&gt;LCCI4</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC4[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\cnt[17:0][16]" instance="BLK_TL-PLB[2]" mode="default">
		<inputs>
			<port name="lutff_0/in">cnt[4] cnt[6] $abc$5025$n372 cnt[5]</port>
			<port name="lutff_1/in">cnt[0] cnt[2] cnt[1] cnt[3]</port>
			<port name="lutff_2/in">cnt[7] $abc$5025$n376 cnt[9] cnt[8]</port>
			<port name="lutff_3/in">cnt[15] cnt[13] $abc$5025$n384 cnt[14]</port>
			<port name="lutff_4/in">cnt[10] cnt[12] $abc$5025$n380 cnt[11]</port>
			<port name="lutff_5/in">cnt[14] cnt[13] open cnt[15]</port>
			<port name="lutff_6/in">cnt[3] cnt[2] cnt[1] cnt[0]</port>
			<port name="lutff_7/in">__vpr__cnt[16]__as_data__ open open $abc$5025$n388</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">clk</port>
		</clocks>
		<block name="$0\cnt[17:0][16]" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in open open BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n376" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n376" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n376" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n376" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n376</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n372" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n372" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n372" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n372" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n372</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n380" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n380" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n380" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n380" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n380</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$391" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][15]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][15]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$391" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$391" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[15]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n384" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n384" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n384" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n384" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n384</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n388" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">BLK_IG-LC4[0].O[0]-&gt;LCCO4</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n388" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n388" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n388" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n388</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$379" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][3]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][3]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$379" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$379" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[3]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$0\cnt[17:0][16]" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] open open BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][16]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][16]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$392" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$392" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[16]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[4].LCOUT[0]-&gt;LCCI4</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC4[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n412" instance="BLK_TL-PLB[3]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$1528$n165 $abc$1528$n108 ch.xorshift32_state[15] $abc$1528$n164</port>
			<port name="lutff_1/in">open open open $abc$1528$n205</port>
			<port name="lutff_2/in">$abc$1528$n192 open $abc$1528$n108 $abc$1528$n191</port>
			<port name="lutff_3/in">open ch.xorshift32_state[0] open open</port>
			<port name="lutff_4/in">$abc$5025$n247_1 ch.xorshift32_state[0] $abc$5025$n245_1 $abc$5025$n246</port>
			<port name="lutff_5/in">$abc$5025$n407_1 $abc$5025$n406 $abc$5025$n412 $abc$5025$n405</port>
			<port name="lutff_6/in">open ch.xorshift32_state[15] open open</port>
			<port name="lutff_7/in">$abc$5025$n409 $abc$5025$n410 $abc$5025$n411 $abc$5025$n244_1</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n28</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n412" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open open BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in open BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open open</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n279_1" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n279_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n279_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n279_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n279_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$351" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open open BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S1</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[3]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$351" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$351" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n108</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n245_1" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] open BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n245_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n245_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n245_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n245_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$398" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$398" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$398" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n192</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n244_1" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n244_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n244_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n244_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n244_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n408" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n408" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n408" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n408" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n408</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$367" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$367" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$367" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n165</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n412" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n412" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n412" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n412" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n412</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n281" instance="BLK_TL-PLB[4]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n272 $abc$5025$n275_1 $abc$5025$n276 $abc$5025$n274</port>
			<port name="lutff_1/in">ch.xorshift32_state[15] $abc$5025$n291 ch.xorshift32_state[2] $abc$5025$n319</port>
			<port name="lutff_2/in">open open ch.xorshift32_state[2] open</port>
			<port name="lutff_3/in">open ch.xorshift32_state[20] open open</port>
			<port name="lutff_4/in">$abc$1528$n197 ch.xorshift32_state[2] $abc$1528$n108 $abc$1528$n198</port>
			<port name="lutff_5/in">open $abc$5025$n291 ch.xorshift32_state[2] $abc$5025$n317_1</port>
			<port name="lutff_6/in">$abc$5025$n335 ch.xorshift32_state[15] $abc$5025$n291 ch.xorshift32_state[2]</port>
			<port name="lutff_7/in">$abc$1528$n132 $abc$1528$n108 ch.xorshift32_state[20] $abc$1528$n131</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n281" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">open open BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open open</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n415" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n415" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n415" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n415" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n415</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$502" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S1</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n268" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n268" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n268" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n268</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$502" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$502" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[20]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$400" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$400" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$400" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n198</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$352" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$352" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$352" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n132</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n276" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n276" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n276" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n276" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n276</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$484" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S5</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n232" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n232" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n232" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n232</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$484" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$484" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[2]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$497" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n258" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n258" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n258" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n258</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$497" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$497" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[15]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n281" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n281" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n281" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n281" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n281</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="out:LED5" instance="BLK_TL-PIO[5]" mode="PAD_IS_OUTPUT">
		<inputs>
			<port name="D_OUT">ok open</port>
			<port name="OUT_ENB">open</port>
			<port name="CEN">open</port>
			<port name="LATCH">open</port>
		</inputs>
		<outputs>
			<port name="D_IN">open open</port>
			<port name="PACKAGE_PIN">open</port>
		</outputs>
		<clocks>
			<port name="INCLK">open</port>
			<port name="OUTCLK">open</port>
		</clocks>
		<block name="out:LED5" instance="PAD[0]" mode="default">
			<inputs>
				<port name="D_OUT">BLK_TL-PIO.D_OUT[0]-&gt;D_OUT[0] open</port>
			</inputs>
			<outputs />
			<clocks />
			<block name="out:LED5" instance="output[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">PAD.D_OUT[0]-&gt;D_OUT</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:LED2" instance="BLK_TL-PIO[6]" mode="PAD_IS_OUTPUT">
		<inputs>
			<port name="D_OUT">cnt[15] open</port>
			<port name="OUT_ENB">open</port>
			<port name="CEN">open</port>
			<port name="LATCH">open</port>
		</inputs>
		<outputs>
			<port name="D_IN">open open</port>
			<port name="PACKAGE_PIN">open</port>
		</outputs>
		<clocks>
			<port name="INCLK">open</port>
			<port name="OUTCLK">open</port>
		</clocks>
		<block name="out:LED2" instance="PAD[0]" mode="default">
			<inputs>
				<port name="D_OUT">BLK_TL-PIO.D_OUT[0]-&gt;D_OUT[0] open</port>
			</inputs>
			<outputs />
			<clocks />
			<block name="out:LED2" instance="output[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">PAD.D_OUT[0]-&gt;D_OUT</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="$abc$5025$n283" instance="BLK_TL-PLB[7]" mode="default">
		<inputs>
			<port name="lutff_0/in">ch.index[9] $abc$5025$n292 ch.index[7] ch.index[8]</port>
			<port name="lutff_1/in">open ch.xorshift32_state[31] open open</port>
			<port name="lutff_2/in">open $abc$1528$n220 open resetn</port>
			<port name="lutff_3/in">open $abc$5025$n292 ch.index[7] open</port>
			<port name="lutff_4/in">$abc$1528$n189 $abc$1528$n108 $abc$1528$n188 ch.xorshift32_state[31]</port>
			<port name="lutff_5/in">ch.index[5] ch.index[4] ch.index[6] $abc$5025$n293_1</port>
			<port name="lutff_6/in">ch.xorshift32_state[13] $abc$5025$n291 ch.xorshift32_state[26] $abc$5025$n347</port>
			<port name="lutff_7/in">$abc$1528$n189 $abc$1528$n188 $abc$1528$n108 ch.xorshift32_state[31]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n283" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open open</port>
				<port name="I2">open BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in open BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n291" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n291" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n291" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n291" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n291</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$333" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$333" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$333" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n189</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n221" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I2[1]-&gt;I2[1] open BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n221" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n221" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n221" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n221</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n220" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n220" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n220" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n220" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n220</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n252" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n252" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n252" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n252" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n252</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n292" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n292" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n292" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n292" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n292</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$513" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n290" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n290" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n290" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n290</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$513" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$513" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[31]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n283" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n283" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n283" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n283" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n283</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n284" instance="BLK_TL-PLB[8]" mode="default">
		<inputs>
			<port name="lutff_0/in">open $abc$5025$n336 ch.xorshift32_state[10] open</port>
			<port name="lutff_1/in">open ch.xorshift32_state[23] open open</port>
			<port name="lutff_2/in">$abc$5025$n333 $abc$5025$n291 open $abc$5025$n346_1</port>
			<port name="lutff_3/in">$abc$5025$n325_1 ch.xorshift32_state[10] $abc$5025$n291 ch.xorshift32_state[23]</port>
			<port name="lutff_4/in">$abc$1528$n173 $abc$1528$n174 $abc$1528$n108 ch.xorshift32_state[10]</port>
			<port name="lutff_5/in">open ch.xorshift32_state[14] open ch.xorshift32_state[27]</port>
			<port name="lutff_6/in">open $abc$5025$n335 $abc$5025$n291 $abc$5025$n323</port>
			<port name="lutff_7/in">$abc$1528$n141 $abc$1528$n108 ch.xorshift32_state[23] $abc$1528$n140</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n284" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in open</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in open BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n335" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n335" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n335" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n335" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n335</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$355" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$355" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$355" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n141</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$496" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] open BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S2</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n256" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n256" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n256" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n256</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$496" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$496" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[14]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$505" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n274" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n274" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n274" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n274</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$505" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$505" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[23]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n247_1" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n247_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n247_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n247_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n247_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n336" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n336" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n336" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n336" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n336</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$492" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n248" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n248" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n248" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n248</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$492" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$492" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[10]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n284" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n284" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n284" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n284" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n284</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n282_1" instance="BLK_TL-PLB[9]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$1528$n120 ch.xorshift32_state[4] $abc$1528$n108 $abc$1528$n119</port>
			<port name="lutff_1/in">open open ch.xorshift32_state[22] open</port>
			<port name="lutff_2/in">open ch.xorshift32_state[4] open open</port>
			<port name="lutff_3/in">ch.xorshift32_state[9] $abc$5025$n291 ch.xorshift32_state[22] $abc$5025$n315_1</port>
			<port name="lutff_4/in">$abc$5025$n291 open $abc$5025$n321 ch.xorshift32_state[4]</port>
			<port name="lutff_5/in">$abc$1528$n171 $abc$1528$n108 ch.xorshift32_state[9] $abc$1528$n170</port>
			<port name="lutff_6/in">$abc$5025$n333 ch.xorshift32_state[4] $abc$5025$n321 $abc$5025$n291</port>
			<port name="lutff_7/in">$abc$1528$n138 ch.xorshift32_state[22] $abc$1528$n108 $abc$1528$n137</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n282_1" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">open BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in open open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in open BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n410" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n410" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n410" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n410" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n410</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$354" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$354" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$354" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n138</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$394" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I2[1]-&gt;I2[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$394" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$394" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n120</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$504" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n272" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n272" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n272" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n272</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$504" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$504" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[22]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$486" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] open BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n236" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n236" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n236" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n236</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$486" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$486" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[4]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n405" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n405" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n405" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n405" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n405</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$491" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n246" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n246" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n246" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n246</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$491" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$491" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[9]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n282_1" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n282_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n282_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n282_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n282_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n272" instance="BLK_TL-PLB[10]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n327 $abc$5025$n291 open $abc$5025$n338</port>
			<port name="lutff_1/in">open ch.xorshift32_state[12] open open</port>
			<port name="lutff_2/in">open ch.xorshift32_state[11] open open</port>
			<port name="lutff_3/in">$abc$5025$n329_1 $abc$5025$n291 ch.xorshift32_state[12] $abc$5025$n341_1</port>
			<port name="lutff_4/in">ch.xorshift32_state[2] $abc$5025$n291 $abc$5025$n329_1 $abc$5025$n317_1</port>
			<port name="lutff_5/in">$abc$1528$n177 $abc$1528$n176 $abc$1528$n108 ch.xorshift32_state[11]</port>
			<port name="lutff_6/in">open ch.xorshift32_state[7] ch.xorshift32_state[11] ch.xorshift32_state[24]</port>
			<port name="lutff_7/in">$abc$1528$n156 ch.xorshift32_state[12] $abc$1528$n108 $abc$1528$n155</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n272" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in open BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open open</port>
				<port name="I2">open BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in open open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$493" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] open BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S0</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n250" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n250" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n250" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n250</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$493" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$493" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[11]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$364" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$364" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$364" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n156</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$691" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I2[1]-&gt;I2[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$691" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$691" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n177</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$494" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n252" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n252" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n252" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n252</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$494" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$494" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[12]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$489" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n242" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n242" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n242" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n242</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$489" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$489" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[7]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n248" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n248" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n248" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n248" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n248</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n329_1" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n329_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n329_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n329_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n329_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n272" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n272" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n272" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n272" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n272</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n275_1" instance="BLK_TL-PLB[11]" mode="default">
		<inputs>
			<port name="lutff_0/in">open ch.xorshift32_state[3] open open</port>
			<port name="lutff_1/in">open ch.xorshift32_state[8] open open</port>
			<port name="lutff_2/in">$abc$5025$n230_1 $abc$5025$n233_1 $abc$5025$n402 resetn</port>
			<port name="lutff_3/in">$abc$5025$n331_1 $abc$5025$n319 $abc$5025$n291 ch.xorshift32_state[3]</port>
			<port name="lutff_4/in">$abc$5025$n319 ch.xorshift32_state[3] $abc$5025$n291 open</port>
			<port name="lutff_5/in">ch.xorshift32_state[3] $abc$1528$n201 $abc$1528$n200 $abc$1528$n108</port>
			<port name="lutff_6/in">ch.xorshift32_state[3] $abc$1528$n200 $abc$1528$n201 $abc$1528$n108</port>
			<port name="lutff_7/in">$abc$1528$n168 $abc$1528$n108 ch.xorshift32_state[8] $abc$1528$n167</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n275_1" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in open open</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$401" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I0[1]-&gt;I0[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$401" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$401" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n201</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$688" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$688" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$688" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n168</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n418" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n418" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n418" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n418" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n418</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$490" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n244" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n244" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n244" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n244</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$490" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$490" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[8]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$485" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n234" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n234" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n234" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">1 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n234</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$485" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$485" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[3]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n233_1" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n233_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n233_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n233_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n233_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n246" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n246" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n246" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n246" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n246</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n275_1" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n275_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n275_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n275_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n275_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n274" instance="BLK_TL-PLB[12]" mode="default">
		<inputs>
			<port name="lutff_0/in">open open ch.xorshift32_state[25] open</port>
			<port name="lutff_1/in">open ch.xorshift32_state[30] open open</port>
			<port name="lutff_2/in">$abc$1528$n108 $abc$1528$n111 ch.xorshift32_state[25] $abc$1528$n110</port>
			<port name="lutff_3/in">ch.xorshift32_state[25] $abc$5025$n291 ch.xorshift32_state[12] $abc$5025$n344</port>
			<port name="lutff_4/in">ch.xorshift32_state[12] ch.xorshift32_state[25] $abc$5025$n291 $abc$5025$n319</port>
			<port name="lutff_5/in">$abc$1528$n108 $abc$1528$n110 $abc$1528$n111 ch.xorshift32_state[25]</port>
			<port name="lutff_6/in">$abc$1528$n108 $abc$1528$n186 $abc$1528$n185 ch.xorshift32_state[30]</port>
			<port name="lutff_7/in">ch.xorshift32_state[30] $abc$1528$n186 $abc$1528$n185 $abc$1528$n108</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n274" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open open BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in open</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$344" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I0[2]-&gt;I0[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$344" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$344" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n111</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$332" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$332" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$332" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n186</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n262" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n262" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n262" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n262" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n262</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$512" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n288" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n288" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n288" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n288</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$512" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$512" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[30]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$507" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n278" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n278" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n278" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n278</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$507" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$507" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[25]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n271" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n271" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n271" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n271" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n271</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n409" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n409" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n409" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n409" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n409</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n274" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n274" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n274" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n274" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n274</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n257" instance="BLK_TL-PLB[13]" mode="default">
		<inputs>
			<port name="lutff_0/in">ch.xorshift32_state[31] open open ch.xorshift32_state[18]</port>
			<port name="lutff_1/in">open open ch.xorshift32_state[1] open</port>
			<port name="lutff_2/in">$abc$1528$n195 $abc$1528$n108 ch.xorshift32_state[1] $abc$1528$n194</port>
			<port name="lutff_3/in">open open ch.xorshift32_state[14] open</port>
			<port name="lutff_4/in">ch.xorshift32_state[14] $abc$5025$n347 ch.xorshift32_state[1] open</port>
			<port name="lutff_5/in">$abc$5025$n325_1 ch.xorshift32_state[1] open $abc$5025$n291</port>
			<port name="lutff_6/in">ch.xorshift32_state[14] $abc$1528$n162 $abc$1528$n161 $abc$1528$n108</port>
			<port name="lutff_7/in">$abc$1528$n108 $abc$1528$n161 $abc$1528$n162 ch.xorshift32_state[14]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n257" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in open open BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">open open BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n347" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] open open BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n347" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n347" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n347" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n347</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$399" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$399" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$399" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n195</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n402" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n402" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n402" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n402" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n402</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$366" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$366" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$366" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n162</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n346_1" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n346_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n346_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n346_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n346_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$483" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S5</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n230" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n230" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n230" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n230</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$483" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$483" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[1]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n413" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n413" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n413" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n413" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n413</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n257" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n257" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n257" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n257" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n257</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$simplemap.cc:420:simplemap_dff$390" instance="BLK_TL-PLB[14]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n346_1 $abc$5025$n317_1 open $abc$5025$n291</port>
			<port name="lutff_1/in">cnt[11] open $abc$5025$n380 cnt[10]</port>
			<port name="lutff_2/in">ch.xorshift32_state[19] open ch.xorshift32_state[6] open</port>
			<port name="lutff_3/in">cnt[14] $abc$5025$n384 cnt[13] open</port>
			<port name="lutff_4/in">open $abc$5025$n380 cnt[10] open</port>
			<port name="lutff_5/in">open cnt[13] $abc$5025$n384 open</port>
			<port name="lutff_6/in">$abc$1528$n126 $abc$1528$n108 ch.xorshift32_state[6] $abc$1528$n125</port>
			<port name="lutff_7/in">cnt[11] cnt[10] $abc$5025$n380 cnt[12]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">clk</port>
		</clocks>
		<block name="$auto$simplemap.cc:420:simplemap_dff$390" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in open BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in open BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in open</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n266" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] open BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n266" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n266" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n266" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n266</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$387" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] open BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][11]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][11]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$387" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$387" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[11]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n317_1" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] open BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n317_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n317_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n317_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">0 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n317_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$390" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][14]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][14]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$390" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$390" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[14]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$386" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][10]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][10]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$386" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$386" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[10]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$389" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][13]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][13]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$389" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$389" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[13]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n230_1" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n230_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n230_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n230_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n230_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$0\cnt[17:0][12]" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][12]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][12]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$388" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$388" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[12]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n421_1" instance="BLK_TL-PLB[15]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$1528$n149 ch.xorshift32_state[18] $abc$1528$n108 $abc$1528$n150</port>
			<port name="lutff_1/in">open open ch.xorshift32_state[5] open</port>
			<port name="lutff_2/in">open open ch.xorshift32_state[19] open</port>
			<port name="lutff_3/in">$abc$5025$n420 $abc$5025$n236 $abc$5025$n419 $abc$5025$n418</port>
			<port name="lutff_4/in">$abc$1528$n129 $abc$1528$n108 ch.xorshift32_state[7] $abc$1528$n128</port>
			<port name="lutff_5/in">$abc$5025$n237_1 $abc$5025$n239 open $abc$5025$n240_1</port>
			<port name="lutff_6/in">$abc$1528$n153 $abc$1528$n108 ch.xorshift32_state[19] $abc$1528$n152</port>
			<port name="lutff_7/in">$abc$1528$n108 ch.xorshift32_state[5] $abc$1528$n122 $abc$1528$n123</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">open</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n421_1" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">open open BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">open</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n240_1" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n240_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n240_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n240_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n240_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$395" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$395" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$395" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n123</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$300" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$300" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$300" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n153</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n421_1" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n421_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n421_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n421_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n421_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n238_1" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">open</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n238_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n238_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n238_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n238_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n236" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">BLK_IG-LC4[0].O[0]-&gt;LCCO4</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n236" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n236" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n236" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n236</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n239" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n239" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n239" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n239" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n239</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n237_1" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n237_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n237_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n237_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n237_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[4].LCOUT[0]-&gt;LCCI4</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC4[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n265" instance="BLK_TL-PLB[16]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$1528$n135 ch.xorshift32_state[21] $abc$1528$n108 $abc$1528$n134</port>
			<port name="lutff_1/in">open ch.xorshift32_state[21] open open</port>
			<port name="lutff_2/in">ch.xorshift32_state[16] $abc$5025$n321 ch.xorshift32_state[3] $abc$5025$n291</port>
			<port name="lutff_3/in">$abc$1528$n108 $abc$1528$n106 ch.xorshift32_state[24] $abc$1528$n107</port>
			<port name="lutff_4/in">ch.xorshift32_state[17] $abc$1528$n108 $abc$1528$n146 $abc$1528$n147</port>
			<port name="lutff_5/in">open ch.xorshift32_state[24] open open</port>
			<port name="lutff_6/in">open ch.xorshift32_state[17] open open</port>
			<port name="lutff_7/in">$abc$5025$n260 $abc$5025$n265 $abc$5025$n264_1 $abc$5025$n262</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n265" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in open open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open open</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n260" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n260" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n260" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n260" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n260</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$353" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$353" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$353" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n135</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$503" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S2</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n270" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n270" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n270" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n270</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$503" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$503" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[21]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n265" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n265" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n265" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n265" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n265</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n264_1" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n264_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n264_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n264_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n264_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$343" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$343" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$343" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n107</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$298" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$298" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$298" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n147</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n407_1" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n407_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n407_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n407_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n407_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.7.0.0" instance="BLK_TL-RAM[17]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[28] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[29] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[30] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[31] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.7.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.7.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n179 open open open $abc$1528$n182 open open open $abc$1528$n185 open open open $abc$1528$n188 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n225" instance="BLK_TL-PLB[18]" mode="default">
		<inputs>
			<port name="lutff_0/in">ch.reset_counter[4] ch.reset_counter[6] $abc$5025$n367_1 ch.reset_counter[5]</port>
			<port name="lutff_1/in">ch.reset_counter[1] ch.reset_counter[0] ch.reset_counter[2] ch.reset_counter[3]</port>
			<port name="lutff_2/in">open $abc$5025$n366 ch.reset_counter[7] open</port>
			<port name="lutff_3/in">$abc$1528$n224 open resetn open</port>
			<port name="lutff_4/in">$abc$5025$n292 ch.index[7] ch.index[9] ch.index[8]</port>
			<port name="lutff_5/in">open open open open</port>
			<port name="lutff_6/in">$abc$1528$n220 open open open</port>
			<port name="lutff_7/in">resetn open $abc$5025$n366 ch.reset_counter[7]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n225" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">open BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in open BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open open open open</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in open open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in open BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n366" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n366" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n366" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n366" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n366</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n367_1" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n367_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n367_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n367_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n367_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n458" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n458" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n458" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n458" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n458</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$471" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$471" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[7]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n225" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] open BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n225" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n225" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n225" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n225</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n224" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n224" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n224" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n224" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n224</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$481" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$481" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[9]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LUTFF[5]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">open open open open</port>
					<port name="LCIN">BLK_IG-LC4[0].O[0]-&gt;LCCO4</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$479" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[0]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$479" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$479" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[7]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$463" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] open BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n432" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n432" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n432" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n432</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$463" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$463" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">resetn</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[4].LCOUT[0]-&gt;LCCI4</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC4[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n222" instance="BLK_TL-PLB[19]" mode="default">
		<inputs>
			<port name="lutff_0/in">open open open $abc$1528$n212</port>
			<port name="lutff_1/in">ch.index[2] ch.index[1] ch.index[3] ch.index[0]</port>
			<port name="lutff_2/in">$abc$1528$n210 open open open</port>
			<port name="lutff_3/in">$abc$5025$n292 ch.index[8] open ch.index[7]</port>
			<port name="lutff_4/in">open open open resetn</port>
			<port name="lutff_5/in">open open open open</port>
			<port name="lutff_6/in">$abc$1528$n208 open open open</port>
			<port name="lutff_7/in">ch.index[8] ch.index[3] ch.index[2] ch.index[9]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">open</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n222" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open open open BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in open open open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">open open open BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open open open open</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in open open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">open</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$475" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open open open BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S0</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[3]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$475" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$475" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[3]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n293_1" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n293_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n293_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n293_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n293_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$474" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S2</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[0]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$474" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$474" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[2]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n222" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] open BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n222" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n222" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n222" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n222</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$480" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$480" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[8]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n223" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open open open BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">BLK_IG-LC3[0].O[0]-&gt;LCCO3</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n223" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n223" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n223" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n223</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LUTFF[5]" />
			<block name="$auto$simplemap.cc:420:simplemap_dff$473" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[0]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$473" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$473" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[1]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n288" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n288" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n288" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n288" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n288</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[3].LCOUT[0]-&gt;LCCI3</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC3[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.0.0.0" instance="BLK_TL-RAM[20]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[0] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[1] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[2] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[3] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.0.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.0.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n191 open open open $abc$1528$n194 open open open $abc$1528$n197 open open open $abc$1528$n200 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.6.0.0" instance="BLK_TL-RAM[21]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[24] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[25] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[26] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[27] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.6.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.6.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n106 open open open $abc$1528$n110 open open open $abc$1528$n113 open open open $abc$1528$n116 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.2.0.0" instance="BLK_TL-RAM[22]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[8] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[9] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[10] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[11] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.2.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.2.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n167 open open open $abc$1528$n170 open open open $abc$1528$n173 open open open $abc$1528$n176 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.3.0.0" instance="BLK_TL-RAM[23]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[12] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[13] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[14] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[15] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.3.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.3.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n155 open open open $abc$1528$n158 open open open $abc$1528$n161 open open open $abc$1528$n164 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.5.0.0" instance="BLK_TL-RAM[24]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[20] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[21] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[22] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[23] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.5.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.5.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n131 open open open $abc$1528$n134 open open open $abc$1528$n137 open open open $abc$1528$n140 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.4.0.0" instance="BLK_TL-RAM[25]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[16] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[17] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[18] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[19] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.4.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.4.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n143 open open open $abc$1528$n146 open open open $abc$1528$n149 open open open $abc$1528$n152 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="ch.scratchpad.1.0.0" instance="BLK_TL-RAM[26]" mode="default">
		<inputs>
			<port name="RADDR">$abc$1528$n207 $abc$1528$n209 $abc$1528$n211 $abc$1528$n213 $abc$1528$n215 $abc$1528$n217 $abc$1528$n219 $abc$1528$n221 $abc$1528$n223 $abc$1528$n225 $false</port>
			<port name="RE">$true</port>
			<port name="RCLKE">$true</port>
			<port name="WDATA">cnt[17] ch.xorshift32_state[4] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[5] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[6] cnt[17] cnt[17] cnt[17] ch.xorshift32_state[7] cnt[17] cnt[17]</port>
			<port name="MASK">cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17] cnt[17]</port>
			<port name="WADDR">ch.index[0] ch.index[1] ch.index[2] ch.index[3] ch.index[4] ch.index[5] ch.index[6] ch.index[7] ch.index[8] ch.index[9] $false</port>
			<port name="WE">$true</port>
			<port name="WCLKE">$abc$1528$n205</port>
		</inputs>
		<outputs>
			<port name="RDATA">open SB_RAM[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM[0].RDATA[13]-&gt;RDATA13 open open</port>
		</outputs>
		<clocks>
			<port name="RCLK">cnt[16]</port>
			<port name="WCLK">cnt[16]</port>
		</clocks>
		<block name="ch.scratchpad.1.0.0" instance="SB_RAM[0]" mode="SB_RAM40_4K">
			<inputs>
				<port name="RCLKE">BLK_TL-RAM.RCLKE[0]-&gt;RCLKE</port>
				<port name="RE">BLK_TL-RAM.RE[0]-&gt;RE</port>
				<port name="RADDR">BLK_TL-RAM.RADDR[0]-&gt;RADDR00 BLK_TL-RAM.RADDR[1]-&gt;RADDR01 BLK_TL-RAM.RADDR[2]-&gt;RADDR02 BLK_TL-RAM.RADDR[3]-&gt;RADDR03 BLK_TL-RAM.RADDR[4]-&gt;RADDR04 BLK_TL-RAM.RADDR[5]-&gt;RADDR05 BLK_TL-RAM.RADDR[6]-&gt;RADDR06 BLK_TL-RAM.RADDR[7]-&gt;RADDR07 BLK_TL-RAM.RADDR[8]-&gt;RADDR08 BLK_TL-RAM.RADDR[9]-&gt;RADDR09 BLK_TL-RAM.RADDR[10]-&gt;RADDR10</port>
				<port name="WCLKE">BLK_TL-RAM.WCLKE[0]-&gt;WCLKE</port>
				<port name="WE">BLK_TL-RAM.WE[0]-&gt;WE</port>
				<port name="WADDR">BLK_TL-RAM.WADDR[0]-&gt;WADDR00 BLK_TL-RAM.WADDR[1]-&gt;WADDR01 BLK_TL-RAM.WADDR[2]-&gt;WADDR02 BLK_TL-RAM.WADDR[3]-&gt;WADDR03 BLK_TL-RAM.WADDR[4]-&gt;WADDR04 BLK_TL-RAM.WADDR[5]-&gt;WADDR05 BLK_TL-RAM.WADDR[6]-&gt;WADDR06 BLK_TL-RAM.WADDR[7]-&gt;WADDR07 BLK_TL-RAM.WADDR[8]-&gt;WADDR08 BLK_TL-RAM.WADDR[9]-&gt;WADDR09 BLK_TL-RAM.WADDR[10]-&gt;WADDR10</port>
				<port name="MASK">BLK_TL-RAM.MASK[0]-&gt;MASK00 BLK_TL-RAM.MASK[1]-&gt;MASK01 BLK_TL-RAM.MASK[2]-&gt;MASK02 BLK_TL-RAM.MASK[3]-&gt;MASK03 BLK_TL-RAM.MASK[4]-&gt;MASK04 BLK_TL-RAM.MASK[5]-&gt;MASK05 BLK_TL-RAM.MASK[6]-&gt;MASK06 BLK_TL-RAM.MASK[7]-&gt;MASK07 BLK_TL-RAM.MASK[8]-&gt;MASK08 BLK_TL-RAM.MASK[9]-&gt;MASK09 BLK_TL-RAM.MASK[10]-&gt;MASK10 BLK_TL-RAM.MASK[11]-&gt;MASK11 BLK_TL-RAM.MASK[12]-&gt;MASK12 BLK_TL-RAM.MASK[13]-&gt;MASK13 BLK_TL-RAM.MASK[14]-&gt;MASK14 BLK_TL-RAM.MASK[15]-&gt;MASK15</port>
				<port name="WDATA">BLK_TL-RAM.WDATA[0]-&gt;WDATA00 BLK_TL-RAM.WDATA[1]-&gt;WDATA01 BLK_TL-RAM.WDATA[2]-&gt;WDATA02 BLK_TL-RAM.WDATA[3]-&gt;WDATA03 BLK_TL-RAM.WDATA[4]-&gt;WDATA04 BLK_TL-RAM.WDATA[5]-&gt;WDATA05 BLK_TL-RAM.WDATA[6]-&gt;WDATA06 BLK_TL-RAM.WDATA[7]-&gt;WDATA07 BLK_TL-RAM.WDATA[8]-&gt;WDATA08 BLK_TL-RAM.WDATA[9]-&gt;WDATA09 BLK_TL-RAM.WDATA[10]-&gt;WDATA10 BLK_TL-RAM.WDATA[11]-&gt;WDATA11 BLK_TL-RAM.WDATA[12]-&gt;WDATA12 BLK_TL-RAM.WDATA[13]-&gt;WDATA13 BLK_TL-RAM.WDATA[14]-&gt;WDATA14 BLK_TL-RAM.WDATA[15]-&gt;WDATA15</port>
			</inputs>
			<outputs>
				<port name="RDATA">open SB_RAM256x16[0].RDATA[1]-&gt;RDATA01 open open open SB_RAM256x16[0].RDATA[5]-&gt;RDATA05 open open open SB_RAM256x16[0].RDATA[9]-&gt;RDATA09 open open open SB_RAM256x16[0].RDATA[13]-&gt;RDATA13 open open</port>
			</outputs>
			<clocks>
				<port name="RCLK">BLK_TL-RAM.RCLK[0]-&gt;RCLK</port>
				<port name="WCLK">BLK_TL-RAM.WCLK[0]-&gt;WCLK</port>
			</clocks>
			<block name="ch.scratchpad.1.0.0" instance="SB_RAM256x16[0]">
				<attributes>
					<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/brams_map.v:35"</attribute>
				</attributes>
				<parameters>
					<parameter name="WRITE_MODE">00000000000000000000000000000010</parameter>
					<parameter name="READ_MODE">00000000000000000000000000000010</parameter>
					<parameter name="INIT_4">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_3">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_8">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_C">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_5">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_0">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_9">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_1">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_6">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_7">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_A">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_D">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_E">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_B">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_2">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
					<parameter name="INIT_F">xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</parameter>
				</parameters>
				<inputs>
					<port name="RCLKE">SB_RAM.RCLKE[0]-&gt;RCLKE</port>
					<port name="RE">SB_RAM.RE[0]-&gt;RE</port>
					<port name="RADDR">SB_RAM.RADDR[0]-&gt;RADDR00 SB_RAM.RADDR[1]-&gt;RADDR01 SB_RAM.RADDR[2]-&gt;RADDR02 SB_RAM.RADDR[3]-&gt;RADDR03 SB_RAM.RADDR[4]-&gt;RADDR04 SB_RAM.RADDR[5]-&gt;RADDR05 SB_RAM.RADDR[6]-&gt;RADDR06 SB_RAM.RADDR[7]-&gt;RADDR07 SB_RAM.RADDR[8]-&gt;RADDR08 SB_RAM.RADDR[9]-&gt;RADDR09 SB_RAM.RADDR[10]-&gt;RADDR10</port>
					<port name="WCLKE">SB_RAM.WCLKE[0]-&gt;WCLKE</port>
					<port name="WE">SB_RAM.WE[0]-&gt;WE</port>
					<port name="WADDR">SB_RAM.WADDR[0]-&gt;WADDR00 SB_RAM.WADDR[1]-&gt;WADDR01 SB_RAM.WADDR[2]-&gt;WADDR02 SB_RAM.WADDR[3]-&gt;WADDR03 SB_RAM.WADDR[4]-&gt;WADDR04 SB_RAM.WADDR[5]-&gt;WADDR05 SB_RAM.WADDR[6]-&gt;WADDR06 SB_RAM.WADDR[7]-&gt;WADDR07 SB_RAM.WADDR[8]-&gt;WADDR08 SB_RAM.WADDR[9]-&gt;WADDR09 SB_RAM.WADDR[10]-&gt;WADDR10</port>
					<port name="MASK">SB_RAM.MASK[0]-&gt;MASK00 SB_RAM.MASK[1]-&gt;MASK01 SB_RAM.MASK[2]-&gt;MASK02 SB_RAM.MASK[3]-&gt;MASK03 SB_RAM.MASK[4]-&gt;MASK04 SB_RAM.MASK[5]-&gt;MASK05 SB_RAM.MASK[6]-&gt;MASK06 SB_RAM.MASK[7]-&gt;MASK07 SB_RAM.MASK[8]-&gt;MASK08 SB_RAM.MASK[9]-&gt;MASK09 SB_RAM.MASK[10]-&gt;MASK10 SB_RAM.MASK[11]-&gt;MASK11 SB_RAM.MASK[12]-&gt;MASK12 SB_RAM.MASK[13]-&gt;MASK13 SB_RAM.MASK[14]-&gt;MASK14 SB_RAM.MASK[15]-&gt;MASK15</port>
					<port name="WDATA">SB_RAM.WDATA[0]-&gt;WDATA00 SB_RAM.WDATA[1]-&gt;WDATA01 SB_RAM.WDATA[2]-&gt;WDATA02 SB_RAM.WDATA[3]-&gt;WDATA03 SB_RAM.WDATA[4]-&gt;WDATA04 SB_RAM.WDATA[5]-&gt;WDATA05 SB_RAM.WDATA[6]-&gt;WDATA06 SB_RAM.WDATA[7]-&gt;WDATA07 SB_RAM.WDATA[8]-&gt;WDATA08 SB_RAM.WDATA[9]-&gt;WDATA09 SB_RAM.WDATA[10]-&gt;WDATA10 SB_RAM.WDATA[11]-&gt;WDATA11 SB_RAM.WDATA[12]-&gt;WDATA12 SB_RAM.WDATA[13]-&gt;WDATA13 SB_RAM.WDATA[14]-&gt;WDATA14 SB_RAM.WDATA[15]-&gt;WDATA15</port>
				</inputs>
				<outputs>
					<port name="RDATA">open $abc$1528$n119 open open open $abc$1528$n122 open open open $abc$1528$n125 open open open $abc$1528$n128 open open</port>
				</outputs>
				<clocks>
					<port name="RCLK">SB_RAM.RCLK[0]-&gt;RCLK</port>
					<port name="WCLK">SB_RAM.WCLK[0]-&gt;WCLK</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n286" instance="BLK_TL-PLB[27]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n317_1 $abc$5025$n291 ch.xorshift32_state[11] ch.xorshift32_state[24]</port>
			<port name="lutff_1/in">open open ch.xorshift32_state[28] ch.xorshift32_state[15]</port>
			<port name="lutff_2/in">$abc$5025$n291 ch.xorshift32_state[16] $abc$5025$n338 ch.xorshift32_state[3]</port>
			<port name="lutff_3/in">ch.xorshift32_state[11] $abc$5025$n341_1 $abc$5025$n291 ch.xorshift32_state[24]</port>
			<port name="lutff_4/in">open ch.xorshift32_state[29] ch.xorshift32_state[16] open</port>
			<port name="lutff_5/in">$abc$1528$n179 ch.xorshift32_state[28] $abc$1528$n108 $abc$1528$n180</port>
			<port name="lutff_6/in">ch.xorshift32_state[23] $abc$5025$n339_1 $abc$5025$n291 ch.xorshift32_state[10]</port>
			<port name="lutff_7/in">open ch.xorshift32_state[11] $abc$5025$n339_1 open</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n286" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">open BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in open</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$506" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S0</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n276" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n276" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n276" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n276</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$506" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$506" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[24]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n339_1" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n339_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n339_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n339_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n339_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$498" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S2</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n260" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n260" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n260" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n260</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$498" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$498" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[16]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n286" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n286" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n286" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n286" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n286</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$511" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$511" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[29]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n341_1" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n341_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n341_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n341_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n341_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n419" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n419" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n419" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n419" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n419</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$510" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n284" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n284" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n284" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n284</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$510" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$510" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[28]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n338" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n338" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n338" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n338" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n338</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$simplemap.cc:420:simplemap_dff$501" instance="BLK_TL-PLB[28]" mode="default">
		<inputs>
			<port name="lutff_0/in">open open resetn open</port>
			<port name="lutff_1/in">$abc$5025$n336 ch.xorshift32_state[9] $abc$5025$n291 ch.xorshift32_state[22]</port>
			<port name="lutff_2/in">open $abc$5025$n291 rdmode open</port>
			<port name="lutff_3/in">open open open $abc$1528$n266</port>
			<port name="lutff_4/in">open rdmode resetn open</port>
			<port name="lutff_5/in">$abc$1528$n117 ch.xorshift32_state[27] $abc$1528$n108 $abc$1528$n116</port>
			<port name="lutff_6/in">open rdfin $abc$5025$n291 open</port>
			<port name="lutff_7/in">open $abc$1528$n205 open open</port>
			<port name="lutff_global/cen">$abc$1528$n4</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$auto$simplemap.cc:420:simplemap_dff$501" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open open BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in open</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">open BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">open open open BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in open</port>
				<port name="I7">open BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in open open</port>
				<port name="EN">BLK_TL-PLB.lutff_global/cen[0]-&gt;lutff_global/cen</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n1" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I0[2]-&gt;I0[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$509" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S1</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n282" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n282" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n282" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n282</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$509" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$509" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[27]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$515" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S2</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n203" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n203" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n203" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n203</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$515" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$515" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">rdmode</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$501" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open open open BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[3]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$501" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$501" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[19]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n205" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n205" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n205" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n205" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n205</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n406" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n406" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n406" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n406" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n406</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$514" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">BLK_IG-PLB.EN[0]-&gt;E6</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n105" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n105" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n105" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n105</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$514" instance="BEL_FF-SB_FF[0]" mode="SB_DFFESR">
					<inputs>
						<port name="E">BLK_IG-LUTFF.EN[0]-&gt;FF.E[0]</port>
						<port name="S">open</port>
						<port name="R">BLK_IG-LUTFF.SR[0]-&gt;FF.R[0]</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFESR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$514" instance="SB_DFFESR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:8"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="E">BEL_FF-SB_FF.E[0]-&gt;E</port>
							<port name="R">BEL_FF-SB_FF.R[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">rdfin</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n4" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I7[1]-&gt;I7[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n4" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n4" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n4" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open open</port>
								<port_rotation_map name="in">open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n4</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n280" instance="BLK_TL-PLB[29]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$5025$n321 ch.xorshift32_state[13] $abc$5025$n291 ch.xorshift32_state[26]</port>
			<port name="lutff_1/in">$abc$5025$n341_1 $abc$5025$n291 $abc$5025$n315_1 ch.xorshift32_state[12]</port>
			<port name="lutff_2/in">ch.xorshift32_state[13] ch.xorshift32_state[0] $abc$5025$n344 open</port>
			<port name="lutff_3/in">$abc$5025$n331_1 $abc$5025$n291 open open</port>
			<port name="lutff_4/in">open ch.xorshift32_state[0] $abc$5025$n315_1 $abc$5025$n291</port>
			<port name="lutff_5/in">$abc$1528$n114 ch.xorshift32_state[26] $abc$1528$n108 $abc$1528$n113</port>
			<port name="lutff_6/in">open $abc$5025$n291 $abc$5025$n343_1 $abc$5025$n325_1</port>
			<port name="lutff_7/in">open ch.xorshift32_state[17] open ch.xorshift32_state[30]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n280" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open open</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">open BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in open BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n280" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S0</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n280" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n280" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n280" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n280</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$508" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$508" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[26]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$499" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S1</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n262" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n262" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n262" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n262</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$499" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$499" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[17]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n343_1" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n343_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n343_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n343_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">1 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n343_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$495" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] open open</port>
					<port name="LCIN">BLK_IG-LC2[0].O[0]-&gt;LCCO2</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n254" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n254" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n254" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n254</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$495" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$495" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[13]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$482" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n227" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n227" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n227" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n227</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$482" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSS">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$482" instance="SB_DFFSS[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="S">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[0]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n414_1" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n414_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n414_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n414_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n414_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n264" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S6</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n264" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n264" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n264" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n264</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$500" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$500" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[18]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n344" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I7[1]-&gt;I7[1] open BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n344" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n344" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n344" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n344</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[2].LCOUT[0]-&gt;LCCI2</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC2[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n240" instance="BLK_TL-PLB[30]" mode="default">
		<inputs>
			<port name="lutff_0/in">ch.xorshift32_state[1] $abc$5025$n325_1 $abc$5025$n291 $abc$5025$n327</port>
			<port name="lutff_1/in">ch.xorshift32_state[17] open open ch.xorshift32_state[4]</port>
			<port name="lutff_2/in">open open ch.xorshift32_state[5] ch.xorshift32_state[18]</port>
			<port name="lutff_3/in">ch.xorshift32_state[23] ch.xorshift32_state[6] open ch.xorshift32_state[10]</port>
			<port name="lutff_4/in">$abc$5025$n291 $abc$5025$n323 $abc$5025$n315_1 ch.xorshift32_state[0]</port>
			<port name="lutff_5/in">open open ch.xorshift32_state[9] open</port>
			<port name="lutff_6/in">open open ch.xorshift32_state[6] open</port>
			<port name="lutff_7/in">open ch.xorshift32_state[9] ch.xorshift32_state[5] ch.xorshift32_state[22]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n240" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in open open BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">open open BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open open BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in open</port>
				<port name="I6">open open BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in open</port>
				<port name="I7">open BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n240" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S0</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n240" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n240" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n240" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n240</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$488" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$488" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[6]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n315_1" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] open open BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n315_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n315_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n315_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n315_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n325_1" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n325_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n325_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n325_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n325_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n327" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] open BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n327" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n327" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n327" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n327</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$487" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S4</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n238" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n238" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n238" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n238</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$487" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$487" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.xorshift32_state[5]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$689" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I5[2]-&gt;I5[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$689" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$689" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n171</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$396" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I6[2]-&gt;I6[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$396" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$396" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n126</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$5025$n323" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n323" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n323" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n323" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n323</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="out:LED1" instance="BLK_TL-PIO[31]" mode="PAD_IS_OUTPUT">
		<inputs>
			<port name="D_OUT">__vpr__cnt[16]__as_data__ open</port>
			<port name="OUT_ENB">open</port>
			<port name="CEN">open</port>
			<port name="LATCH">open</port>
		</inputs>
		<outputs>
			<port name="D_IN">open open</port>
			<port name="PACKAGE_PIN">open</port>
		</outputs>
		<clocks>
			<port name="INCLK">open</port>
			<port name="OUTCLK">open</port>
		</clocks>
		<block name="out:LED1" instance="PAD[0]" mode="default">
			<inputs>
				<port name="D_OUT">BLK_TL-PIO.D_OUT[0]-&gt;D_OUT[0] open</port>
			</inputs>
			<outputs />
			<clocks />
			<block name="out:LED1" instance="output[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">PAD.D_OUT[0]-&gt;D_OUT</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:LED4" instance="BLK_TL-PIO[32]" mode="PAD_IS_OUTPUT">
		<inputs>
			<port name="D_OUT">rdfin open</port>
			<port name="OUT_ENB">open</port>
			<port name="CEN">open</port>
			<port name="LATCH">open</port>
		</inputs>
		<outputs>
			<port name="D_IN">open open</port>
			<port name="PACKAGE_PIN">open</port>
		</outputs>
		<clocks>
			<port name="INCLK">open</port>
			<port name="OUTCLK">open</port>
		</clocks>
		<block name="out:LED4" instance="PAD[0]" mode="default">
			<inputs>
				<port name="D_OUT">BLK_TL-PIO.D_OUT[0]-&gt;D_OUT[0] open</port>
			</inputs>
			<outputs />
			<clocks />
			<block name="out:LED4" instance="output[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">PAD.D_OUT[0]-&gt;D_OUT</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:LED3" instance="BLK_TL-PIO[33]" mode="PAD_IS_OUTPUT">
		<inputs>
			<port name="D_OUT">resetn open</port>
			<port name="OUT_ENB">open</port>
			<port name="CEN">open</port>
			<port name="LATCH">open</port>
		</inputs>
		<outputs>
			<port name="D_IN">open open</port>
			<port name="PACKAGE_PIN">open</port>
		</outputs>
		<clocks>
			<port name="INCLK">open</port>
			<port name="OUTCLK">open</port>
		</clocks>
		<block name="out:LED3" instance="PAD[0]" mode="default">
			<inputs>
				<port name="D_OUT">BLK_TL-PIO.D_OUT[0]-&gt;D_OUT[0] open</port>
			</inputs>
			<outputs />
			<clocks />
			<block name="out:LED3" instance="output[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">PAD.D_OUT[0]-&gt;D_OUT</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="$abc$5025$n420" instance="BLK_TL-PLB[34]" mode="default">
		<inputs>
			<port name="lutff_0/in">$abc$1528$n158 ch.xorshift32_state[13] $abc$1528$n108 $abc$1528$n159</port>
			<port name="lutff_1/in">open open ch.xorshift32_state[8] ch.xorshift32_state[21]</port>
			<port name="lutff_2/in">ch.xorshift32_state[9] ch.xorshift32_state[26] ch.xorshift32_state[13] open</port>
			<port name="lutff_3/in">open ch.xorshift32_state[13] open open</port>
			<port name="lutff_4/in">open ch.xorshift32_state[26] open open</port>
			<port name="lutff_5/in">$abc$5025$n288 open open $abc$5025$n286_1</port>
			<port name="lutff_6/in">ch.index[4] $abc$5025$n287_1 ch.index[5] ch.index[6]</port>
			<port name="lutff_7/in">ch.xorshift32_state[12] open ch.xorshift32_state[8] ch.xorshift32_state[25]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$5025$n420" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open open BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[3]-&gt;lutff_1/in</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in open</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in open open</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in open open</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in open open BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in open BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$5025$n420" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n420" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n420" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n420" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n420</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n321" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I1[2]-&gt;I1[2] BLK_IG-PLB.I1[3]-&gt;I1[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n321" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n321" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n321" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n321</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n333" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n333" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n333" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n333" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">0 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n333</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$365" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$365" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$365" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n159</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$345" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$345" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$345" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n114</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n28" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] open open BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n28" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n28" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n28" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n28</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n286_1" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n286_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n286_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n286_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">3 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n286_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n331_1" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] open BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n331_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n331_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n331_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n331_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$simplemap.cc:420:simplemap_dff$385" instance="BLK_TL-PLB[35]" mode="default">
		<inputs>
			<port name="lutff_0/in">open cnt[7] $abc$5025$n376 open</port>
			<port name="lutff_1/in">cnt[4] $abc$5025$n372 cnt[5] open</port>
			<port name="lutff_2/in">cnt[4] cnt[5] $abc$5025$n372 cnt[6]</port>
			<port name="lutff_3/in">cnt[8] cnt[7] $abc$5025$n376 cnt[9]</port>
			<port name="lutff_4/in">cnt[7] open $abc$5025$n376 cnt[8]</port>
			<port name="lutff_5/in">open resetn ch.index[0] open</port>
			<port name="lutff_6/in">ch.index[7] ch.index[0] resetn ch.index[1]</port>
			<port name="lutff_7/in">open cnt[4] $abc$5025$n372 open</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">clk</port>
		</clocks>
		<block name="$auto$simplemap.cc:420:simplemap_dff$385" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in open</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in open BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[3]-&gt;lutff_4/in</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in open</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">open BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in open</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$383" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][7]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][7]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$383" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$383" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[7]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$381" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][5]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][5]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$381" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$381" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[5]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$0\cnt[17:0][6]" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][6]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][6]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$382" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$382" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[6]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$385" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][9]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][9]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$385" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$385" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[9]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$384" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] open BLK_IG-PLB.I4[2]-&gt;I4[2] BLK_IG-PLB.I4[3]-&gt;I4[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][8]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][8]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$384" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$384" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[8]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n207" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n207" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n207" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n207" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n207</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$5025$n287_1" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n287_1" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n287_1" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n287_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n287_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$380" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][4]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][4]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$380" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$380" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[4]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n214" instance="BLK_TL-PLB[36]" mode="default">
		<inputs>
			<port name="lutff_0/in">open $abc$1528$n214 resetn open</port>
			<port name="lutff_1/in">open resetn $abc$1528$n216 open</port>
			<port name="lutff_2/in">open ch.index[5] $abc$5025$n293_1 ch.index[4]</port>
			<port name="lutff_3/in">open $abc$5025$n293_1 ch.index[4] open</port>
			<port name="lutff_4/in">open open open open</port>
			<port name="lutff_5/in">open $abc$1528$n218 open open</port>
			<port name="lutff_6/in">ch.index[4] $abc$5025$n293_1 ch.index[6] ch.index[5]</port>
			<port name="lutff_7/in">open $abc$1528$n216 open open</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n214" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in open</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">open BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">open open open open</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in open open</port>
				<port name="I6">BLK_TL-PLB.lutff_6/in[0]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[3]-&gt;lutff_6/in</port>
				<port name="I7">open BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in open open</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n215" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n215" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n215" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n215" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n215</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n217" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n217" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n217" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n217" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n217</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n216" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n216" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n216" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n216" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n216</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n214" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S3</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">BEL_LT-LUT[0].out[0]-&gt;LCOUT</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n214" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n214" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n214" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n214</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$476" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$476" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[4]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LUTFF[4]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">open open open open</port>
					<port name="LCIN">BLK_IG-LC3[0].O[0]-&gt;LCCO3</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.LCIN[0]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[2]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$478" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S5</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$478" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$478" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[6]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$abc$1528$n218" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I6[0]-&gt;I6[0] BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] BLK_IG-PLB.I6[3]-&gt;I6[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n218" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n218" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n218" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n218</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$477" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I7[1]-&gt;I7[1] open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S7</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[1]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$477" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$477" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[5]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="I">BLK_IG-LUTFF[3].LCOUT[0]-&gt;LCCI3</port>
				</inputs>
				<outputs>
					<port name="O">BLK_IG-LC3[0].I[0]-&gt;I</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$1528$n219" instance="BLK_TL-PLB[37]" mode="default">
		<inputs>
			<port name="lutff_0/in">open $abc$1528$n212 resetn open</port>
			<port name="lutff_1/in">ch.index[2] ch.index[0] ch.index[1] open</port>
			<port name="lutff_2/in">ch.index[2] ch.index[0] ch.index[1] ch.index[3]</port>
			<port name="lutff_3/in">$abc$1528$n218 open resetn open</port>
			<port name="lutff_4/in">open $abc$1528$n208 resetn open</port>
			<port name="lutff_5/in">open ch.index[0] ch.index[1] open</port>
			<port name="lutff_6/in">open resetn $abc$1528$n210 open</port>
			<port name="lutff_7/in">open open ch.index[0] open</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">$abc$1528$n1</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$abc$1528$n219" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in open</port>
				<port name="I1">BLK_TL-PLB.lutff_1/in[0]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[2]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">BLK_TL-PLB.lutff_3/in[0]-&gt;lutff_3/in open BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">open BLK_TL-PLB.lutff_5/in[1]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in open</port>
				<port name="I6">open BLK_TL-PLB.lutff_6/in[1]-&gt;lutff_6/in BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in open</port>
				<port name="I7">open open BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in open</port>
				<port name="EN">open</port>
				<port name="SR">BLK_TL-PLB.lutff_global/s_r[0]-&gt;lutff_global/s_r</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n213" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n213" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n213" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n213" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n213</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n210" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I1[0]-&gt;I1[0] BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n210" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n210" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n210" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n210</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n212" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] BLK_IG-PLB.I2[2]-&gt;I2[2] BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n212" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n212" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n212" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n212</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n219" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I3[0]-&gt;I3[0] open BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n219" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n219" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n219" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n219</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n209" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n209" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n209" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n209" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n209</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n208" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I5[1]-&gt;I5[1] BLK_IG-PLB.I5[2]-&gt;I5[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n208" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n208" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n208" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n208</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$abc$1528$n211" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I6[1]-&gt;I6[1] BLK_IG-PLB.I6[2]-&gt;I6[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n211" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n211" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n211" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n211</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$472" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I7[2]-&gt;I7[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">BLK_IG-PLB.SR[0]-&gt;S7</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n206" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n206" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n206" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n206</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$472" instance="BEL_FF-SB_FF[0]" mode="SB_DFFSR">
					<inputs>
						<port name="E">open</port>
						<port name="S">BLK_IG-LUTFF.SR[0]-&gt;FF.S[0]</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFFSR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$472" instance="SB_DFFSR[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="R">BEL_FF-SB_FF.S[0]-&gt;S</port>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.index[0]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$simplemap.cc:420:simplemap_dff$470" instance="BLK_TL-PLB[38]" mode="default">
		<inputs>
			<port name="lutff_0/in">ch.reset_counter[3] ch.reset_counter[1] ch.reset_counter[2] ch.reset_counter[0]</port>
			<port name="lutff_1/in">open ch.reset_counter[1] ch.reset_counter[0] open</port>
			<port name="lutff_2/in">ch.reset_counter[0] ch.reset_counter[2] open ch.reset_counter[1]</port>
			<port name="lutff_3/in">open ch.reset_counter[5] $abc$5025$n367_1 ch.reset_counter[4]</port>
			<port name="lutff_4/in">open ch.reset_counter[4] $abc$5025$n367_1 open</port>
			<port name="lutff_5/in">cnt[0] open cnt[2] cnt[1]</port>
			<port name="lutff_6/in">open open ch.reset_counter[0] open</port>
			<port name="lutff_7/in">ch.reset_counter[4] ch.reset_counter[5] $abc$5025$n367_1 ch.reset_counter[6]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$auto$simplemap.cc:420:simplemap_dff$470" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[1]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[2]-&gt;lutff_0/in BLK_TL-PLB.lutff_0/in[3]-&gt;lutff_0/in</port>
				<port name="I1">open BLK_TL-PLB.lutff_1/in[1]-&gt;lutff_1/in BLK_TL-PLB.lutff_1/in[2]-&gt;lutff_1/in open</port>
				<port name="I2">BLK_TL-PLB.lutff_2/in[0]-&gt;lutff_2/in BLK_TL-PLB.lutff_2/in[1]-&gt;lutff_2/in open BLK_TL-PLB.lutff_2/in[3]-&gt;lutff_2/in</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">open BLK_TL-PLB.lutff_4/in[1]-&gt;lutff_4/in BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">BLK_TL-PLB.lutff_5/in[0]-&gt;lutff_5/in open BLK_TL-PLB.lutff_5/in[2]-&gt;lutff_5/in BLK_TL-PLB.lutff_5/in[3]-&gt;lutff_5/in</port>
				<port name="I6">open open BLK_TL-PLB.lutff_6/in[2]-&gt;lutff_6/in open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[1]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[2]-&gt;lutff_7/in BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$abc$1528$n454" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] BLK_IG-PLB.I0[1]-&gt;I0[1] BLK_IG-PLB.I0[2]-&gt;I0[2] BLK_IG-PLB.I0[3]-&gt;I0[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n454" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n454" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n454" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n454</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$467" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$467" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[3]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$465" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I1[1]-&gt;I1[1] BLK_IG-PLB.I1[2]-&gt;I1[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC1</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n452" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n452" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n452" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n452</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$465" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$465" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[1]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$466" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I2[0]-&gt;I2[0] BLK_IG-PLB.I2[1]-&gt;I2[1] open BLK_IG-PLB.I2[3]-&gt;I2[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC2</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n453" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n453" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n453" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n453</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$466" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$466" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[2]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$469" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n456" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n456" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n456" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n456</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$469" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$469" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[5]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$468" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I4[1]-&gt;I4[1] BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n455" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n455" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n455" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n455</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$468" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$468" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[4]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$0\cnt[17:0][2]" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I5[0]-&gt;I5[0] open BLK_IG-PLB.I5[2]-&gt;I5[2] BLK_IG-PLB.I5[3]-&gt;I5[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][2]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][2]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$464" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I6[2]-&gt;I6[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC6</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n451" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n451" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n451" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n451</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$464" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$464" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[0]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$470" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] BLK_IG-PLB.I7[1]-&gt;I7[1] BLK_IG-PLB.I7[2]-&gt;I7[2] BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$1528$n457" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$1528$n457" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$1528$n457" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1528$n457</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$470" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$470" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">ch.reset_counter[6]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5025$n319" instance="BLK_TL-PLB[39]" mode="default">
		<inputs>
			<port name="lutff_0/in">open open open open</port>
			<port name="lutff_1/in">open open open open</port>
			<port name="lutff_2/in">open open open open</port>
			<port name="lutff_3/in">open cnt[1] cnt[0] open</port>
			<port name="lutff_4/in">open open cnt[0] open</port>
			<port name="lutff_5/in">open open open open</port>
			<port name="lutff_6/in">open open open open</port>
			<port name="lutff_7/in">ch.xorshift32_state[20] open open ch.xorshift32_state[7]</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">open</port>
			<port name="lutff_1/out">open</port>
			<port name="lutff_2/out">open</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">open</port>
			<port name="lutff_6/out">open</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">clk</port>
		</clocks>
		<block name="$abc$5025$n319" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open open open open</port>
				<port name="I1">open open open open</port>
				<port name="I2">open open open open</port>
				<port name="I3">open BLK_TL-PLB.lutff_3/in[1]-&gt;lutff_3/in BLK_TL-PLB.lutff_3/in[2]-&gt;lutff_3/in open</port>
				<port name="I4">open open BLK_TL-PLB.lutff_4/in[2]-&gt;lutff_4/in open</port>
				<port name="I5">open open open open</port>
				<port name="I6">open open open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in open open BLK_TL-PLB.lutff_7/in[3]-&gt;lutff_7/in</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">open</port>
				<port name="O1">open</port>
				<port name="O2">open</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">open</port>
				<port name="O6">open</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="open" instance="BLK_IG-LUTFF[0]" />
			<block name="open" instance="BLK_IG-LUTFF[1]" />
			<block name="open" instance="BLK_IG-LUTFF[2]" />
			<block name="$0\cnt[17:0][1]" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open BLK_IG-PLB.I3[1]-&gt;I3[1] BLK_IG-PLB.I3[2]-&gt;I3[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][1]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open BLK_IG-LUTFF.I[1]-&gt;LUT.I[1] BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][1]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open BEL_LT-LUT.in[1]-&gt;I BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open BLK_IG-LUT4.in[1]-&gt;direct:BLK_IG-LUT4 BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$377" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$377" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$376" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">open open BLK_IG-PLB.I4[2]-&gt;I4[2] open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$0\cnt[17:0][0]" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open BLK_IG-LUTFF.I[2]-&gt;LUT.I[2] open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$0\cnt[17:0][0]" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open BEL_LT-LUT.in[2]-&gt;I open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$0\cnt[17:0][0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open BLK_IG-LUT4.in[2]-&gt;direct:BLK_IG-LUT4 open</port>
								<port_rotation_map name="in">open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$0\cnt[17:0][0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$376" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$376" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LUTFF[5]" />
			<block name="open" instance="BLK_IG-LUTFF[6]" />
			<block name="$abc$5025$n319" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] open open BLK_IG-PLB.I7[3]-&gt;I7[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$abc$5025$n319" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$abc$5025$n319" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$abc$5025$n319" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">BLK_IG-LUT4.in[0]-&gt;direct:BLK_IG-LUT4 open open BLK_IG-LUT4.in[3]-&gt;direct:BLK_IG-LUT4</port>
								<port_rotation_map name="in">0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$5025$n319</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$simplemap.cc:420:simplemap_dff$378" instance="BLK_TL-PLB[40]" mode="default">
		<inputs>
			<port name="lutff_0/in">open open open open</port>
			<port name="lutff_1/in">open open open open</port>
			<port name="lutff_2/in">open open open open</port>
			<port name="lutff_3/in">open open open $0\cnt[17:0][2]</port>
			<port name="lutff_4/in">open open open open</port>
			<port name="lutff_5/in">open open open open</port>
			<port name="lutff_6/in">open open open open</port>
			<port name="lutff_7/in">open open open open</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">open</port>
			<port name="lutff_1/out">open</port>
			<port name="lutff_2/out">open</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">open</port>
			<port name="lutff_5/out">open</port>
			<port name="lutff_6/out">open</port>
			<port name="lutff_7/out">open</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">clk</port>
		</clocks>
		<block name="$auto$simplemap.cc:420:simplemap_dff$378" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">open open open open</port>
				<port name="I1">open open open open</port>
				<port name="I2">open open open open</port>
				<port name="I3">open open open BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">open open open open</port>
				<port name="I5">open open open open</port>
				<port name="I6">open open open open</port>
				<port name="I7">open open open open</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">open</port>
				<port name="O1">open</port>
				<port name="O2">open</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">open</port>
				<port name="O5">open</port>
				<port name="O6">open</port>
				<port name="O7">open</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="open" instance="BLK_IG-LUTFF[0]" />
			<block name="open" instance="BLK_IG-LUTFF[1]" />
			<block name="open" instance="BLK_IG-LUTFF[2]" />
			<block name="$auto$simplemap.cc:420:simplemap_dff$378" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open open open BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[3]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$378" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$378" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">cnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LUTFF[4]" />
			<block name="open" instance="BLK_IG-LUTFF[5]" />
			<block name="open" instance="BLK_IG-LUTFF[6]" />
			<block name="open" instance="BLK_IG-LUTFF[7]" />
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$simplemap.cc:420:simplemap_dff$297" instance="BLK_TL-PLB[41]" mode="default">
		<inputs>
			<port name="lutff_0/in">ch.xorshift32_state[27] open open open</port>
			<port name="lutff_1/in">open open open open</port>
			<port name="lutff_2/in">open open open open</port>
			<port name="lutff_3/in">open open open ch.xorshift32_state[16]</port>
			<port name="lutff_4/in">ch.xorshift32_state[18] open open open</port>
			<port name="lutff_5/in">open open open open</port>
			<port name="lutff_6/in">open open open open</port>
			<port name="lutff_7/in">ch.xorshift32_state[28] open open open</port>
			<port name="lutff_global/cen">open</port>
			<port name="lutff_global/s_r">open</port>
			<port name="FCIN">open</port>
		</inputs>
		<outputs>
			<port name="lutff_0/out">BLK_IG-PLB[0].O0[0]-&gt;lutff_0/out</port>
			<port name="lutff_1/out">BLK_IG-PLB[0].O1[0]-&gt;lutff_1/out</port>
			<port name="lutff_2/out">BLK_IG-PLB[0].O2[0]-&gt;lutff_2/out</port>
			<port name="lutff_3/out">BLK_IG-PLB[0].O3[0]-&gt;lutff_3/out</port>
			<port name="lutff_4/out">BLK_IG-PLB[0].O4[0]-&gt;lutff_4/out</port>
			<port name="lutff_5/out">BLK_IG-PLB[0].O5[0]-&gt;lutff_5/out</port>
			<port name="lutff_6/out">BLK_IG-PLB[0].O6[0]-&gt;lutff_6/out</port>
			<port name="lutff_7/out">BLK_IG-PLB[0].O7[0]-&gt;lutff_7/out</port>
			<port name="FCOUT">open</port>
		</outputs>
		<clocks>
			<port name="lutff_global/clk">cnt[16]</port>
		</clocks>
		<block name="$auto$simplemap.cc:420:simplemap_dff$297" instance="BLK_IG-PLB[0]" mode="default">
			<inputs>
				<port name="I0">BLK_TL-PLB.lutff_0/in[0]-&gt;lutff_0/in open open open</port>
				<port name="I1">open open open open</port>
				<port name="I2">open open open open</port>
				<port name="I3">open open open BLK_TL-PLB.lutff_3/in[3]-&gt;lutff_3/in</port>
				<port name="I4">BLK_TL-PLB.lutff_4/in[0]-&gt;lutff_4/in open open open</port>
				<port name="I5">open open open open</port>
				<port name="I6">open open open open</port>
				<port name="I7">BLK_TL-PLB.lutff_7/in[0]-&gt;lutff_7/in open open open</port>
				<port name="EN">open</port>
				<port name="SR">open</port>
				<port name="FCIN">open</port>
			</inputs>
			<outputs>
				<port name="O0">BLK_IG-LUTFF[0].O[0]-&gt;O0</port>
				<port name="O1">BLK_IG-LUTFF[1].O[0]-&gt;O1</port>
				<port name="O2">BLK_IG-LUTFF[2].O[0]-&gt;O2</port>
				<port name="O3">BLK_IG-LUTFF[3].O[0]-&gt;O3</port>
				<port name="O4">BLK_IG-LUTFF[4].O[0]-&gt;O4</port>
				<port name="O5">BLK_IG-LUTFF[5].O[0]-&gt;O5</port>
				<port name="O6">BLK_IG-LUTFF[6].O[0]-&gt;O6</port>
				<port name="O7">BLK_IG-LUTFF[7].O[0]-&gt;O7</port>
				<port name="FCOUT">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK_TL-PLB.lutff_global/clk[0]-&gt;lutff_global/clk</port>
			</clocks>
			<block name="$auto$simplemap.cc:420:simplemap_dff$346" instance="BLK_IG-LUTFF[0]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I0[0]-&gt;I0[0] open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC0</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[0]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$346" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$346" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n117</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$true" instance="BLK_IG-LUTFF[1]" mode="default">
				<inputs>
					<port name="I">open open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$true" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$true" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$true" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$true</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$undef" instance="BLK_IG-LUTFF[2]" mode="default">
				<inputs>
					<port name="I">open open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$undef" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$undef" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$undef" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open</port>
							</inputs>
							<outputs>
								<port name="out">cnt[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$297" instance="BLK_IG-LUTFF[3]" mode="default">
				<inputs>
					<port name="I">open open open BLK_IG-PLB.I3[3]-&gt;I3[3]</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC3</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open BLK_IG-LUTFF.I[3]-&gt;LUT.I[3]</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open BEL_LT-LUT.in[3]-&gt;I</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[3]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$297" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$297" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n144</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$299" instance="BLK_IG-LUTFF[4]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I4[0]-&gt;I4[0] open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC4</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[0]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$299" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$299" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n150</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="__vpr__cnt[16]__as_data__" instance="BLK_IG-LUTFF[5]" mode="default">
				<inputs>
					<port name="I">open open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC5</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" />
				<block name="open" instance="SB_CARRY[0]" />
				<block name="__vpr__cnt[16]__as_data__" instance="BEL_FF-SB_FF[0]" mode="VPR_FF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">open</port>
					</inputs>
					<outputs>
						<port name="Q">VPR_FF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="__vpr__cnt[16]__as_data__" instance="VPR_FF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">open</port>
						</inputs>
						<outputs>
							<port name="Q">__vpr__cnt[16]__as_data__</port>
						</outputs>
						<clocks>
							<port name="clk">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="$false" instance="BLK_IG-LUTFF[6]" mode="default">
				<inputs>
					<port name="I">open open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-DISABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">open</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="$false" instance="BEL_LT-LUT[0]" mode="VPR_LUT4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="$false" instance="BLK_IG-LUT4[0]" mode="BLK_IG-LUT4">
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
						<block name="$false" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$false</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="open" instance="BEL_FF-SB_FF[0]" />
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" />
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_LT-LUT[0].out[0]-&gt;DISABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-DISABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="$auto$simplemap.cc:420:simplemap_dff$330" instance="BLK_IG-LUTFF[7]" mode="default">
				<inputs>
					<port name="I">BLK_IG-PLB.I7[0]-&gt;I7[0] open open open</port>
					<port name="LCIN">open</port>
					<port name="EN">open</port>
					<port name="SR">open</port>
					<port name="FCIN">open</port>
				</inputs>
				<outputs>
					<port name="LCOUT">open</port>
					<port name="O">BLK_IG-ENABLE_FF[0].O[0]-&gt;O</port>
					<port name="FCOUT">open</port>
				</outputs>
				<clocks>
					<port name="PCLK">BLK_IG-CLKINV[0].PCLK[0]-&gt;PC7</port>
					<port name="NCLK">open</port>
				</clocks>
				<block name="open" instance="BEL_LT-LUT[0]" mode="VPR_LUT4" pb_type_num_modes="2">
					<inputs>
						<port name="in">BLK_IG-LUTFF.I[0]-&gt;LUT.I[0] open open open</port>
					</inputs>
					<outputs>
						<port name="out">BLK_IG-LUT4[0].out[0]-&gt;O</port>
					</outputs>
					<clocks />
					<block name="open" instance="BLK_IG-LUT4[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">BEL_LT-LUT.in[0]-&gt;I open open open</port>
						</inputs>
						<outputs>
							<port name="out">BLK_IG-LUT4[0].in[0]-&gt;complete:BLK_IG-LUT4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="SB_CARRY[0]" />
				<block name="$auto$simplemap.cc:420:simplemap_dff$330" instance="BEL_FF-SB_FF[0]" mode="SB_DFF">
					<inputs>
						<port name="E">open</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="D">BEL_LT-LUT[0].out[0]-&gt;FF.D[0]</port>
					</inputs>
					<outputs>
						<port name="Q">SB_DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="C">BLK_IG-LUTFF.PCLK[0]-&gt;FF.C[0]</port>
						<port name="N">open</port>
					</clocks>
					<block name="$auto$simplemap.cc:420:simplemap_dff$330" instance="SB_DFF[0]">
						<attributes>
							<attribute name="src">"SymbiFlow/symbiflow-arch-defs/env/conda/bin/../share/yosys/ice40/cells_map.v:2"</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="D">BEL_FF-SB_FF.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$1528$n180</port>
						</outputs>
						<clocks>
							<port name="C">BEL_FF-SB_FF.C[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
				<block name="open" instance="BLK_IG-ENABLE_FF[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="I">BEL_FF-SB_FF[0].Q[0]-&gt;ENABLE_FF</port>
					</inputs>
					<outputs>
						<port name="O">BLK_IG-ENABLE_FF[0].I[0]-&gt;I</port>
					</outputs>
					<clocks />
				</block>
				<block name="open" instance="BLK_IG-DISABLE_FF[0]" />
			</block>
			<block name="open" instance="BLK_IG-LC0[0]" />
			<block name="open" instance="BLK_IG-LC1[0]" />
			<block name="open" instance="BLK_IG-LC2[0]" />
			<block name="open" instance="BLK_IG-LC3[0]" />
			<block name="open" instance="BLK_IG-LC4[0]" />
			<block name="open" instance="BLK_IG-LC5[0]" />
			<block name="open" instance="BLK_IG-LC6[0]" />
			<block name="open" instance="BLK_IG-CLKINV[0]" mode="POS_CLK" pb_type_num_modes="2">
				<inputs />
				<outputs>
					<port name="PCLK">BLK_IG-CLKPOS[0].O[0]-&gt;O</port>
					<port name="NCLK">open</port>
				</outputs>
				<clocks>
					<port name="ICLK">BLK_IG-PLB.CLK[0]-&gt;CLK</port>
				</clocks>
				<block name="open" instance="BLK_IG-CLKPOS[0]" mode="default" pb_type_num_modes="1">
					<inputs />
					<outputs>
						<port name="O">BLK_IG-CLKPOS[0].I[0]-&gt;_</port>
					</outputs>
					<clocks>
						<port name="I">BLK_IG-CLKINV.ICLK[0]-&gt;I</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="clk" instance="BLK_TL-PIO[42]" mode="PAD_IS_INPUT">
		<inputs>
			<port name="D_OUT">open open</port>
			<port name="OUT_ENB">open</port>
			<port name="CEN">open</port>
			<port name="LATCH">open</port>
		</inputs>
		<outputs>
			<port name="D_IN">PAD[0].D_IN[0]-&gt;D_IN[0] open</port>
			<port name="PACKAGE_PIN">open</port>
		</outputs>
		<clocks>
			<port name="INCLK">open</port>
			<port name="OUTCLK">open</port>
		</clocks>
		<block name="clk" instance="PAD[0]" mode="default">
			<inputs />
			<outputs>
				<port name="D_IN">input[0].inpad[0]-&gt;D_IN[0] open</port>
				<port name="PIN">open</port>
			</outputs>
			<clocks />
			<block name="clk" instance="input[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clk</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
</block>
