m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time55/sim
vshift_reg_sipo
Z0 !s110 1693830421
!i10b 1
!s100 fSC9]0=7l^9O0BV_;n_ON0
!s11b Q;^XADlX_SN[YDKWJff@41
IB4Qk<>R0[4JBSA4N_o^1]1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/sim
Z3 w1693830352
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/shift_reg_sipo.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/shift_reg_sipo.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693830421.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/shift_reg_sipo.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/shift_reg_sipo.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_shift_reg_sipo
R0
!i10b 1
!s100 G@9;[RUN:4?BP0F0:7O<Z2
!s11b n]@Zd<?z[Dc@e?T5YC;z42
I0=ie`PNAC[Rf7hGFJMNb43
R1
R2
R3
R4
R5
L0 21
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/shift_reg_sipo.v|
R8
!i113 1
R9
R10
