Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 16 12:31:30 2023
| Host         : DESKTOP-5J050JL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DDS_timing_summary_routed.rpt -pb DDS_timing_summary_routed.pb -rpx DDS_timing_summary_routed.rpx -warn_on_violation
| Design       : DDS
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: key[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.323        0.000                      0                   53        0.286        0.000                      0                   53        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 4.000}        8.000           125.000         
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out2_pll        2.323        0.000                      0                   53        0.286        0.000                      0                   53        3.500        0.000                       0                    23  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.113ns  (logic 0.437ns (39.261%)  route 0.676ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 7.030 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 3.469 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.495     3.469    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.437     3.906 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.676     4.582    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.373     7.030    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.447     7.477    
                         clock uncertainty           -0.082     7.395    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     6.905    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.113ns  (logic 0.437ns (39.261%)  route 0.676ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 7.037 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 3.469 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.495     3.469    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.437     3.906 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.676     4.582    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X5Y32         RAMB18E1                                     r  sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.380     7.037    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y32         RAMB18E1                                     r  sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.447     7.484    
                         clock uncertainty           -0.082     7.402    
    RAMB18_X5Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     6.912    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.066ns  (logic 0.437ns (40.982%)  route 0.629ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 7.030 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 3.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.494     3.468    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.437     3.905 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.629     4.535    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.373     7.030    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.447     7.477    
                         clock uncertainty           -0.082     7.395    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490     6.905    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.068ns  (logic 0.437ns (40.927%)  route 0.631ns (59.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 7.033 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 3.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.494     3.468    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.437     3.905 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.631     4.536    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.376     7.033    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.447     7.480    
                         clock uncertainty           -0.082     7.398    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     6.908    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.066ns  (logic 0.437ns (40.982%)  route 0.629ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 7.037 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 3.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.494     3.468    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.437     3.905 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.629     4.535    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y32         RAMB18E1                                     r  sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.380     7.037    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y32         RAMB18E1                                     r  sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.447     7.484    
                         clock uncertainty           -0.082     7.402    
    RAMB18_X5Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490     6.912    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.068ns  (logic 0.437ns (40.927%)  route 0.631ns (59.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 7.039 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 3.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.494     3.468    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.437     3.905 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.631     4.536    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y32         RAMB18E1                                     r  sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.382     7.039    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y32         RAMB18E1                                     r  sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.447     7.486    
                         clock uncertainty           -0.082     7.404    
    RAMB18_X5Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     6.914    sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.914    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.057ns  (logic 0.437ns (41.333%)  route 0.620ns (58.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 7.030 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 3.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.494     3.468    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.437     3.905 r  rom_addr_reg[3]/Q
                         net (fo=6, routed)           0.620     4.526    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.373     7.030    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.447     7.477    
                         clock uncertainty           -0.082     7.395    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490     6.905    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.055ns  (logic 0.437ns (41.406%)  route 0.618ns (58.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 7.030 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 3.469 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.495     3.469    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.437     3.906 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.618     4.525    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.373     7.030    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.447     7.477    
                         clock uncertainty           -0.082     7.395    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490     6.905    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.059ns  (logic 0.437ns (41.278%)  route 0.622ns (58.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 7.033 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 3.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.494     3.468    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.437     3.905 r  rom_addr_reg[3]/Q
                         net (fo=6, routed)           0.622     4.527    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.376     7.033    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.447     7.480    
                         clock uncertainty           -0.082     7.398    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490     6.908    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_pll rise@8.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        1.057ns  (logic 0.437ns (41.350%)  route 0.620ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 7.033 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 3.469 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     5.429 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.539    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247     0.292 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     1.889    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.974 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.495     3.469    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.437     3.906 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.620     4.526    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.367    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.657 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          1.376     7.033    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.447     7.480    
                         clock uncertainty           -0.082     7.398    
    RAMB18_X5Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     6.908    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.424ns  (logic 0.276ns (65.077%)  route 0.148ns (34.923%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 3.176 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 3.416 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     3.416    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.167     3.583 r  rom_addr_reg[3]/Q
                         net (fo=6, routed)           0.148     3.731    rom_addr[3]
    SLICE_X104Y79        LUT4 (Prop_lut4_I0_O)        0.045     3.776 r  rom_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     3.776    rom_addr[3]_i_6_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.840 r  rom_addr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.840    rom_addr_reg[3]_i_1_n_4
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.868     3.176    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.416    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.138     3.554    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.436ns  (logic 0.276ns (63.347%)  route 0.160ns (36.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( 3.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.600     3.417    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.167     3.584 r  rom_addr_reg[7]/Q
                         net (fo=6, routed)           0.160     3.744    rom_addr[7]
    SLICE_X104Y80        LUT2 (Prop_lut2_I1_O)        0.045     3.789 r  rom_addr[7]_i_4/O
                         net (fo=1, routed)           0.000     3.789    rom_addr[7]_i_4_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.853 r  rom_addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.853    rom_addr_reg[7]_i_1_n_4
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.869     3.177    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.417    
    SLICE_X104Y80        FDCE (Hold_fdce_C_D)         0.138     3.555    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.282ns (61.827%)  route 0.174ns (38.173%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 3.178 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 3.418 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.601     3.418    ad9708_clk_OBUF
    SLICE_X104Y81        FDCE                                         r  rom_addr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        FDCE (Prop_fdce_C_Q)         0.167     3.585 r  rom_addr_reg[8]/Q
                         net (fo=5, routed)           0.174     3.759    rom_addr[8]
    SLICE_X104Y81        LUT2 (Prop_lut2_I1_O)        0.045     3.804 r  rom_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     3.804    rom_addr[8]_i_3_n_0
    SLICE_X104Y81        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.874 r  rom_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.874    rom_addr_reg[8]_i_1_n_7
    SLICE_X104Y81        FDCE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.870     3.178    ad9708_clk_OBUF
    SLICE_X104Y81        FDCE                                         r  rom_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.418    
    SLICE_X104Y81        FDCE (Hold_fdce_C_D)         0.138     3.556    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.463ns  (logic 0.278ns (60.100%)  route 0.185ns (39.900%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( 3.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.600     3.417    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.167     3.584 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.185     3.769    rom_addr[4]
    SLICE_X104Y80        LUT4 (Prop_lut4_I2_O)        0.045     3.814 r  rom_addr[7]_i_6/O
                         net (fo=1, routed)           0.000     3.814    rom_addr[7]_i_6_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.880 r  rom_addr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.880    rom_addr_reg[7]_i_1_n_6
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.869     3.177    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.417    
    SLICE_X104Y80        FDCE (Hold_fdce_C_D)         0.138     3.555    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.467ns  (logic 0.282ns (60.442%)  route 0.185ns (39.558%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 3.176 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 3.416 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     3.416    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.167     3.583 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.185     3.768    rom_addr[0]
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.045     3.813 r  rom_addr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.813    rom_addr[3]_i_9_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.883 r  rom_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.883    rom_addr_reg[3]_i_1_n_7
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.868     3.176    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.416    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.138     3.554    rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.467ns  (logic 0.282ns (60.442%)  route 0.185ns (39.558%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( 3.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.600     3.417    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.167     3.584 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.185     3.769    rom_addr[4]
    SLICE_X104Y80        LUT4 (Prop_lut4_I2_O)        0.045     3.814 r  rom_addr[7]_i_7/O
                         net (fo=1, routed)           0.000     3.814    rom_addr[7]_i_7_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.884 r  rom_addr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.884    rom_addr_reg[7]_i_1_n_7
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.869     3.177    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.417    
    SLICE_X104Y80        FDCE (Hold_fdce_C_D)         0.138     3.555    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.502ns  (logic 0.317ns (63.203%)  route 0.185ns (36.797%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 3.176 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 3.416 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     3.416    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.167     3.583 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.185     3.768    rom_addr[0]
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.045     3.813 r  rom_addr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.813    rom_addr[3]_i_9_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     3.918 r  rom_addr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.918    rom_addr_reg[3]_i_1_n_6
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.868     3.176    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.416    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.138     3.554    rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.506ns  (logic 0.321ns (63.494%)  route 0.185ns (36.506%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 3.177 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( 3.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.600     3.417    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y80        FDCE (Prop_fdce_C_Q)         0.167     3.584 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.185     3.769    rom_addr[4]
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.043     3.812 r  rom_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     3.812    rom_addr[7]_i_2_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     3.923 r  rom_addr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.923    rom_addr_reg[7]_i_1_n_5
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.869     3.177    ad9708_clk_OBUF
    SLICE_X104Y80        FDCE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.417    
    SLICE_X104Y80        FDCE (Hold_fdce_C_D)         0.138     3.555    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll fall@4.000ns - clk_out2_pll fall@4.000ns)
  Data Path Delay:        0.509ns  (logic 0.277ns (54.408%)  route 0.232ns (45.592%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 3.176 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 3.416 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     4.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     2.263 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.792    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.818 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     3.416    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y79        FDCE (Prop_fdce_C_Q)         0.167     3.583 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.232     3.815    rom_addr[2]
    SLICE_X104Y79        LUT4 (Prop_lut4_I0_O)        0.045     3.860 r  rom_addr[3]_i_7/O
                         net (fo=1, routed)           0.000     3.860    rom_addr[3]_i_7_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     3.925 r  rom_addr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.925    rom_addr_reg[3]_i_1_n_5
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     4.454 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     4.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     1.703 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.279    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.308 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.868     3.176    ad9708_clk_OBUF
    SLICE_X104Y79        FDCE                                         r  rom_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.240     3.416    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.138     3.554    rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_put_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.246ns (39.687%)  route 0.374ns (60.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.633    -0.550    square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y33         RAMB18E1                                     r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204    -0.346 r  square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.374     0.028    sqw_data[5]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.042     0.070 r  out_put[5]_i_1/O
                         net (fo=1, routed)           0.000     0.070    p_1_in[5]
    SLICE_X106Y82        FDRE                                         r  out_put_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.934    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    PLL_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=22, routed)          0.897    -0.795    ad9708_clk_OBUF
    SLICE_X106Y82        FDRE                                         r  out_put_reg[5]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X106Y82        FDRE (Hold_fdre_C_D)         0.107    -0.413    out_put_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.483    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLL_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y33     square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y33     square_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y32     sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y32     sin_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16   PLL_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82    out_put_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82    out_put_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82    out_put_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82    out_put_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82    out_put_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   PLL_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBOUT



