/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef WEAWTEK_POWEW_SEQUENCE_8723B
#define WEAWTEK_POWEW_SEQUENCE_8723B

#incwude "HawPwwSeqCmd.h"

/*
	Check document WM-20130815-JackieWau-WTW8723B_Powew_Awchitectuwe v08.vsd
	Thewe awe 6 HW Powew States:
	0: POFF--Powew Off
	1: PDN--Powew Down
	2: CAWDEMU--Cawd Emuwation
	3: ACT--Active Mode
	4: WPS--Wow Powew State
	5: SUS--Suspend

	The twansition fwom diffewent states awe defined bewow
	TWANS_CAWDEMU_TO_ACT
	TWANS_ACT_TO_CAWDEMU
	TWANS_CAWDEMU_TO_SUS
	TWANS_SUS_TO_CAWDEMU
	TWANS_CAWDEMU_TO_PDN
	TWANS_ACT_TO_WPS
	TWANS_WPS_TO_ACT

	TWANS_END
*/
#define	WTW8723B_TWANS_CAWDEMU_TO_ACT_STEPS	26
#define	WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS	15
#define	WTW8723B_TWANS_CAWDEMU_TO_SUS_STEPS	15
#define	WTW8723B_TWANS_SUS_TO_CAWDEMU_STEPS	15
#define	WTW8723B_TWANS_CAWDEMU_TO_PDN_STEPS	15
#define	WTW8723B_TWANS_PDN_TO_CAWDEMU_STEPS	15
#define	WTW8723B_TWANS_ACT_TO_WPS_STEPS		15
#define	WTW8723B_TWANS_WPS_TO_ACT_STEPS		15
#define	WTW8723B_TWANS_ACT_TO_SWWPS_STEPS		22
#define	WTW8723B_TWANS_SWWPS_TO_ACT_STEPS		15
#define	WTW8723B_TWANS_END_STEPS		1


#define WTW8723B_TWANS_CAWDEMU_TO_ACT														\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue },  comments hewe*/								\
	{0x0020, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0}, /*0x20[0] = 1b'1 enabwe WDOA12 MACWO bwock fow aww intewface*/   \
	{0x0067, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0}, /*0x67[0] = 0 to disabwe BT_GPS_SEW pins*/	\
	{0x0001, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 1, PWWSEQ_DEWAY_MS},/*Deway 1ms*/   \
	{0x0000, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, 0}, /*0x00[5] = 1b'0 wewease anawog Ips to digitaw , 1:isowation*/   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, (BIT4|BIT3|BIT2), 0},/* disabwe SW WPS 0x04[10]= 0 and WWSUS_EN 0x04[11]= 0*/	\
	{0x0075, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/* Disabwe USB suspend */	\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, BIT1},/* wait tiww 0x04[17] = 1    powew weady*/	\
	{0x0075, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/* Enabwe USB suspend */	\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/* wewease WWON weset  0x04[16]= 1*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0},/* disabwe HWPDN 0x04[15]= 0*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, (BIT4|BIT3), 0},/* disabwe WW suspend*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/* powwing untiw wetuwn 0*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT0, 0},/**/	\
	{0x0010, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6, BIT6},/* Enabwe WW contwow XTAW setting*/	\
	{0x0049, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1},/*Enabwe fawwing edge twiggewing intewwupt*/\
	{0x0063, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1},/*Enabwe GPIO9 intewwupt mode*/\
	{0x0062, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0},/*Enabwe GPIO9 input mode*/\
	{0x0058, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/*Enabwe HSISW GPIO[C:0] intewwupt*/\
	{0x005A, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1},/*Enabwe HSISW GPIO9 intewwupt*/\
	{0x0068, PWW_CUT_TESTCHIP_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3, BIT3},/*Fow GPIO9 intewnaw puww high setting by test chip*/\
	{0x0069, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6, BIT6},/*Fow GPIO9 intewnaw puww high setting*/\


#define WTW8723B_TWANS_ACT_TO_CAWDEMU													\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue },  comments hewe*/								\
	{0x001F, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0},/*0x1F[7:0] = 0 tuwn off WF*/	\
	{0x0049, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0},/*Enabwe wising edge twiggewing intewwupt*/ \
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/* wewease WWON weset  0x04[16]= 1*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1}, /*0x04[9] = 1 tuwn off MAC by HW state machine*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, 0}, /*wait tiww 0x04[9] = 0 powwing untiw wetuwn 0 to disabwe*/	\
	{0x0010, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6, 0},/* Enabwe BT contwow XTAW setting*/\
	{0x0000, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, BIT5}, /*0x00[5] = 1b'1 anawog Ips to digitaw , 1:isowation*/   \
	{0x0020, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0}, /*0x20[0] = 1b'0 disabwe WDOA12 MACWO bwock*/\


#define WTW8723B_TWANS_CAWDEMU_TO_SUS													\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue },  comments hewe*/								\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4|BIT3, (BIT4|BIT3)}, /*0x04[12:11] = 2b'11 enabwe WW suspend fow PCIe*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, BIT3}, /*0x04[12:11] = 2b'01 enabwe WW suspend*/	\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H WDO entew sweep mode*/   \
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SDIO SOP option to disabwe BG/MB/ACK/SWW*/   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, BIT3|BIT4}, /*0x04[12:11] = 2b'11 enabwe WW suspend fow PCIe*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, BIT0}, /*Set SDIO suspend wocaw wegistew*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, 0}, /*wait powew state to suspend*/

#define WTW8723B_TWANS_SUS_TO_CAWDEMU													\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue },  comments hewe*/								\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3 | BIT7, 0}, /*cweaw suspend enabwe and powew down enabwe*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, 0}, /*Set SDIO suspend wocaw wegistew*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, BIT1}, /*wait powew state to suspend*/\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0}, /*0x23[4] = 1b'0 12H WDO entew nowmaw mode*/   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, 0}, /*0x04[12:11] = 2b'01enabwe WW suspend*/

#define WTW8723B_TWANS_CAWDEMU_TO_CAWDDIS													\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, omments hewe*/								\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20}, /*0x07 = 0x20 , SOP option to disabwe BG/MB*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, BIT3}, /*0x04[12:11] = 2b'01 enabwe WW suspend*/	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, BIT2}, /*0x04[10] = 1, enabwe SW WPS*/	\
        {0x004A, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 1}, /*0x48[16] = 1 to enabwe GPIO9 as EXT WAKEUP*/   \
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H WDO entew sweep mode*/   \
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, BIT0}, /*Set SDIO suspend wocaw wegistew*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, 0}, /*wait powew state to suspend*/

#define WTW8723B_TWANS_CAWDDIS_TO_CAWDEMU													\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3 | BIT7, 0}, /*cweaw suspend enabwe and powew down enabwe*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, 0}, /*Set SDIO suspend wocaw wegistew*/	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, BIT1}, /*wait powew state to suspend*/\
        {0x004A, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0}, /*0x48[16] = 0 to disabwe GPIO9 as EXT WAKEUP*/   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, 0}, /*0x04[12:11] = 2b'01enabwe WW suspend*/\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0}, /*0x23[4] = 1b'0 12H WDO entew nowmaw mode*/   \
	{0x0301, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0},/*PCIe DMA stawt*/


#define WTW8723B_TWANS_CAWDEMU_TO_PDN												\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4}, /*0x23[4] = 1b'1 12H WDO entew sweep mode*/   \
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK|PWW_INTF_USB_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20}, /*0x07[7:0] = 0x20 SOP option to disabwe BG/MB/ACK/SWW*/   \
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/* 0x04[16] = 0*/\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, BIT7},/* 0x04[15] = 1*/

#define WTW8723B_TWANS_PDN_TO_CAWDEMU												\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0},/* 0x04[15] = 0*/

#define WTW8723B_TWANS_ACT_TO_WPS														\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0301, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF},/*PCIe DMA stop*/	\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF},/*Tx Pause*/	\
	{0x05F8, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0},/*Shouwd be zewo if no packet is twansmitting*/	\
	{0x05F9, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0},/*Shouwd be zewo if no packet is twansmitting*/	\
	{0x05FA, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0},/*Shouwd be zewo if no packet is twansmitting*/	\
	{0x05FB, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0},/*Shouwd be zewo if no packet is twansmitting*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/*CCK and OFDM awe disabwed, and cwock awe gated*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_US},/*Deway 1us*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0},/*Whowe BB is weset*/	\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x03},/*Weset MAC TWX*/	\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0},/*check if wemoved watew*/	\
	{0x0093, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00},/*When dwivew entew Sus/ Disabwe, enabwe WOP fow BT*/	\
	{0x0553, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, BIT5},/*Wespond TxOK to scheduwew*/	\


#define WTW8723B_TWANS_WPS_TO_ACT															\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_SDIO, PWW_CMD_WWITE, 0xFF, 0x84}, /*SDIO WPWM*/\
	{0xFE58, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84}, /*USB WPWM*/\
	{0x0361, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84}, /*PCIe WPWM*/\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_MS}, /*Deway*/\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0}, /*.	0x08[4] = 0		 switch TSF to 40M*/\
	{0x0109, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT7, 0}, /*Powwing 0x109[7]= 0  TSF in 40M*/\
	{0x0029, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6|BIT7, 0}, /*.	0x29[7:6] = 2b'00	 enabwe BB cwock*/\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1}, /*.	0x101[1] = 1*/\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF}, /*.	0x100[7:0] = 0xFF	 enabwe WMAC TWX*/\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1|BIT0, BIT1|BIT0}, /*.	0x02[1:0] = 2b'11	 enabwe BB macwo*/\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0}, /*.	0x522 = 0*/


 #define WTW8723B_TWANS_ACT_TO_SWWPS														\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0194, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/*enabwe 32 K souwce*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/*CCK and OFDM awe disabwed, and cwock awe gated*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 1},/*CCK and OFDM awe enabwe*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/*CCK and OFDM awe disabwed, and cwock awe gated*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 1},/*CCK and OFDM awe enabwe*/	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/*CCK and OFDM awe disabwed, and cwock awe gated*/	\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x3F},/*Weset MAC TWX*/	\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0},/*disabwe secuwity engine*/	\
	{0x0093, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x40},/*When dwivew entew Sus/ Disabwe, enabwe WOP fow BT*/	\
	{0x0553, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, BIT5},/*weset duaw TSF*/	\
	{0x0003, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, 0},/*Weset CPU*/	\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0},/*Weset MCUFWDW wegistew*/	\
	{0x001D, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/*Weset CPU IO Wwappew*/	\
	{0x001D, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 1},/*Weset CPU IO Wwappew*/	\
	{0x0287, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0},/*powwing WXFF packet numbew = 0 */	\
	{0x0286, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, BIT1},/*powwing WXDMA idwe */	\
	{0x013D, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/*Cweaw FW WPWM intewwupt */\
	{0x0139, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/*Set FW WPWM intewwupt souwce*/\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4},/*switch TSF to 32K*/\
	{0x0109, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, BIT7},/*powwing TSF stabwe*/\
	{0x0090, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/*Set FW WPS*/	\
	{0x0090, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT0, 0},/*powwing FW WPS weady */


#define WTW8723B_TWANS_SWWPS_TO_ACT															\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0},/*switch TSF to 32K*/\
	{0x0109, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0},/*powwing TSF stabwe*/\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1}, /*.	0x101[1] = 1, enabwe secuwity engine*/\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF}, /*.	0x100[7:0] = 0xFF	 enabwe WMAC TWX*/\
	{0x06B7, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x09}, /*.	weset MAC wx state machine*/\
	{0x06B4, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x86}, /*.	weset MAC wx state machine*/\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1},/* set CPU WAM code weady*/	\
	{0x001D, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0},/*Weset CPU IO Wwappew*/	\
	{0x0003, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, 0},/* Enabwe CPU*/	\
	{0x001D, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0},/*enabwe CPU IO Wwappew*/	\
	{0x0003, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, BIT2},/* Enabwe CPU*/	\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT7, BIT7},/*powwing FW init weady */	\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT6, BIT6},/*powwing FW init weady */	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0}, /*.	0x02[1:0] = 2b'11	 enabwe BB macwo*/\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK, PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0}, /*.	0x522 = 0*/

#define WTW8723B_TWANS_END															\
	/* fowmat */																\
	/* { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue }, comments hewe*/								\
	{0xFFFF, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, 0, PWW_CMD_END, 0, 0}, 


extewn stwuct wwan_pww_cfg wtw8723B_powew_on_fwow[WTW8723B_TWANS_CAWDEMU_TO_ACT_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_wadio_off_fwow[WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_cawd_disabwe_fwow[WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS+WTW8723B_TWANS_CAWDEMU_TO_PDN_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_cawd_enabwe_fwow[WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS+WTW8723B_TWANS_CAWDEMU_TO_PDN_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_suspend_fwow[WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS+WTW8723B_TWANS_CAWDEMU_TO_SUS_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_wesume_fwow[WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS+WTW8723B_TWANS_CAWDEMU_TO_SUS_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_hwpdn_fwow[WTW8723B_TWANS_ACT_TO_CAWDEMU_STEPS+WTW8723B_TWANS_CAWDEMU_TO_PDN_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_entew_wps_fwow[WTW8723B_TWANS_ACT_TO_WPS_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_weave_wps_fwow[WTW8723B_TWANS_WPS_TO_ACT_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_entew_swwps_fwow[WTW8723B_TWANS_ACT_TO_SWWPS_STEPS+WTW8723B_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8723B_weave_swwps_fwow[WTW8723B_TWANS_SWWPS_TO_ACT_STEPS+WTW8723B_TWANS_END_STEPS];
#endif
