/home/IC/Projects/System/RTL/ALU/ALU.v
/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v
/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v
/home/IC/Projects/System/RTL/data_sync/data_sync.v
/home/IC/Projects/System/RTL/RegFile/RegFile.v
/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v
/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v
/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v
/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/UART_RX.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/UART_TX.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v
/home/IC/Projects/System/RTL/UART/UART.v
/home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP.v
