2:30:35 PM
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:32:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":290:2:290:3|Register bit sendData is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:32:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:32:14 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:32:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:32:16 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:32:16 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     32   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:32:17 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:32:17 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:32:18 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:32:18 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 2 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:35:30 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":300:2:300:3|Register bit sendData is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:35:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:35:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:35:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:35:32 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:35:32 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     32   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:35:32 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:35:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":300:2:300:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:35:33 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:35:33 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:36:37 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":262:1:262:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":281:8:281:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal DataRxd[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":124:7:124:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":302:2:302:3|Register bit sendData is always 0.
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":40:4:40:10|Multiple non-tristate drivers for net DataRxd(7 downto 0) in spi_slave
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":36:4:36:11|Multiple non-tristate drivers for net SPI_MISO in spi_slave
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":36:4:36:11|Unresolved tristate drivers for net SPI_MISO in spi_slave
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":40:4:40:10|Unresolved tristate drivers for net DataRxd(7 downto 0) in spi_slave

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:36:38 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:36:38 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:36:38 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:36:55 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":262:1:262:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":281:8:281:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal DataRxd[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":124:7:124:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":302:2:302:3|Register bit sendData is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:36:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:36:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:36:55 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:36:57 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:36:57 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance DataRxd[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     33   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:36:57 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:36:57 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[7] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_MISO (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register SPI_MISO (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[6] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[5] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[4] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[3] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[2] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[1] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance TxData[0] (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SCLK_old (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_latched (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register SS_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SCLK_latched (in view: work.spi_slave(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register SCLK_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 12.02ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:36:58 2018
#


Top view:               spi_test
Requested Frequency:    83.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       83.2 MHz      NA            12.020        NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:36:58 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:SCK, when loading IO constraint.
Ignore unconnected port:MOSI, when loading IO constraint.
Ignore unconnected port:SS, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:37:18 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":262:1:262:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":281:8:281:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal DataRxd[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":124:7:124:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":302:2:302:3|Register bit sendData is always 0.
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":40:4:40:10|Multiple non-tristate drivers for net DataRxd(7 downto 0) in spi_slave
@E: CL219 :"D:\FPGA Code\SPI\testSPI2.vhd":36:4:36:11|Multiple non-tristate drivers for net SPI_MISO in spi_slave
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":36:4:36:11|Unresolved tristate drivers for net SPI_MISO in spi_slave
@E: CL229 :"D:\FPGA Code\SPI\testSPI2.vhd":40:4:40:10|Unresolved tristate drivers for net DataRxd(7 downto 0) in spi_slave

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:37:19 2018

###########################################################]
@E: MF420 |Netlist read from file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:37:19 2018

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:37:19 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:37:25 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":262:1:262:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":281:8:281:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":124:7:124:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":302:2:302:3|Register bit sendData is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:37:25 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:37:25 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:37:25 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:37:26 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:37:26 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     32   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:37:27 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:37:27 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:37:28 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:37:28 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	11
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for MOSI, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	13/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.3 (sec)

Final Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	13/5280
    PLBs                        :	5/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 230.23 MHz | Target: 1030.93 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1030.93 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 257.73 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 13
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:39:08 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":262:1:262:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":281:8:281:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":124:7:124:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":138:10:138:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":137:7:137:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":179:0:179:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":288:1:288:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":302:2:302:3|Register bit sendData is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:39:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:39:08 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:39:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:39:09 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:39:10 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     34   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:39:10 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:39:10 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":302:2:302:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:39:11 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:39:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:41:06 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD192 :"D:\FPGA Code\SPI\testSPI2.vhd":84:3:84:14|target of assignment is not writeable
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:41:07 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:41:07 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:42:13 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@E: CD716 :"D:\FPGA Code\SPI\testSPI2.vhd":88:13:88:15|Expression has ambiguous type
enum:'0'
@E: CD308 :"D:\FPGA Code\SPI\testSPI2.vhd":88:13:88:15|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:42:14 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:42:14 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:42:39 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":127:7:127:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:42:39 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:42:39 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:42:39 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:42:40 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:42:41 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:42:41 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:42:41 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi_inst.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi_inst.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi_inst.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance       
----------------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi_inst.SCLK_old_fast
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:42:42 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                    Arrival           
Instance                       Reference                          Type       Pin     Net                   Time        Slack 
                               Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi_inst.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi_inst.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi_inst.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi_inst.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi_inst.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi_inst.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi_inst.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi_inst.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi_inst.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
=============================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                               Required           
Instance                   Reference                          Type       Pin     Net              Time         Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi_inst.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi_inst.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi_inst.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi_inst.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi_inst.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi_inst.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi_inst.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi_inst.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi_inst.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]                Net         -        -       1.507     -           1         
spi_inst.TxData[4]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched_fast / Q
    Ending point:                            spi_inst.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
spi_inst.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast              Net         -        -       1.599     -           4         
spi_inst.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                    Net         -        -       1.507     -           1         
spi_inst.TxData[0]             SB_DFF      D        In      -         4.563       -         
============================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]                Net         -        -       1.507     -           1         
spi_inst.TxData[7]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]                Net         -        -       1.507     -           1         
spi_inst.TxData[6]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]                Net         -        -       1.507     -           1         
spi_inst.TxData[5]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:42:42 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:45:08 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":127:7:127:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:45:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:45:08 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:45:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:45:09 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:45:09 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:45:10 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:45:10 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi_inst.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi_inst.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi_inst.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance       
----------------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi_inst.SCLK_old_fast
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:45:11 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                    Arrival           
Instance                       Reference                          Type       Pin     Net                   Time        Slack 
                               Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi_inst.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi_inst.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi_inst.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi_inst.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi_inst.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi_inst.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi_inst.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi_inst.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi_inst.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
=============================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                               Required           
Instance                   Reference                          Type       Pin     Net              Time         Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi_inst.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi_inst.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi_inst.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi_inst.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi_inst.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi_inst.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi_inst.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi_inst.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi_inst.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]                Net         -        -       1.507     -           1         
spi_inst.TxData[4]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched_fast / Q
    Ending point:                            spi_inst.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
spi_inst.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast              Net         -        -       1.599     -           4         
spi_inst.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                    Net         -        -       1.507     -           1         
spi_inst.TxData[0]             SB_DFF      D        In      -         4.563       -         
============================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]                Net         -        -       1.507     -           1         
spi_inst.TxData[7]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]                Net         -        -       1.507     -           1         
spi_inst.TxData[6]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi_inst.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched               Net         -        -       1.599     -           6         
spi_inst.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi_inst.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]                Net         -        -       1.507     -           1         
spi_inst.TxData[5]         SB_DFF      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:45:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:47:14 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":293:1:293:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":127:7:127:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:47:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:47:14 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:47:14 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:47:15 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:47:15 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:47:16 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:47:16 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:47:17 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:47:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level high --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test --outdir D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level high --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test
SDC file             - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/5280
    PLBs                        :	2/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.5 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	15/5280
    PLBs                        :	3/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 289.32 MHz | Target: 997.51 MHz
Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 997.51 MHz
Clock: spi_test|clk | Frequency: N/A | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 15
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name spi_test


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\placer\spi_test_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\outputs\packer\spi_test_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:57:18 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD126 :"D:\FPGA Code\SPI\testSPI2.vhd":42:1:42:1|Expecting identifier
@E: CD200 :"D:\FPGA Code\SPI\testSPI2.vhd":103:5:103:8|Misspelled variable, signal or procedure name?
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:57:18 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:57:18 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:57:35 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD126 :"D:\FPGA Code\SPI\testSPI2.vhd":42:1:42:1|Expecting identifier
@E: CD200 :"D:\FPGA Code\SPI\testSPI2.vhd":103:5:103:8|Misspelled variable, signal or procedure name?
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:57:35 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:57:35 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:58:41 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":264:1:264:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":292:1:292:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":292:1:292:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal DataRxd[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":126:7:126:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":140:10:140:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":140:10:140:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":138:7:138:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":138:7:138:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":181:0:181:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":305:2:305:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:58:41 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:58:41 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:58:41 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":223:7:223:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:58:42 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:58:42 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance DataRxd[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     27   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:58:43 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:58:43 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":305:2:305:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        12
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           15         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:58:44 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          15 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:58:44 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 14:59:22 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":266:1:266:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":128:7:128:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":142:10:142:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":142:10:142:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:59:22 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:59:22 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:59:22 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 14:59:23 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 14:59:23 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     27   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:59:24 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 14:59:24 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        12
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           15         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 14:59:25 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          15 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 14:59:25 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
D:\ICEcube2\LSE\bin\nt\synthesis.exe -f "SPITEST_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 05 14:59:39 2018


Command Line:  D:\ICEcube2\LSE\bin\nt\synthesis.exe -f SPITEST_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(291): clk with mode 'in' cannot be updated. VHDL-1358
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:00:20 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Top entity is set to spi_test.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":266:1:266:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":128:7:128:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":142:10:142:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":142:10:142:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:00:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:00:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:00:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:00:21 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:00:21 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     27   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:00:22 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:00:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        12
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           15         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:00:23 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          15 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:00:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
SPITEST_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:01:02 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":255:1:255:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":283:1:283:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":283:1:283:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":264:8:264:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":59:16:59:23|Signal reset_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":117:7:117:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":131:10:131:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":131:10:131:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:7:129:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":129:7:129:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":296:2:296:3|Register bit sendData is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":31:4:31:11|Input RESET_in is unused.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":296:2:296:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":296:2:296:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:04 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:01:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     27   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:04 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:01:04 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        12
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           15         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:01:05 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          15 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:05 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:01:23 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":62:33:62:33|No identifier "mosi" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:23 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:23 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:01:34 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD255 :"D:\FPGA Code\SPI\testSPI2.vhd":59:30:59:30|No identifier "mosi" in scope
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:35 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:35 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:01:44 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":255:1:255:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":283:1:283:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":283:1:283:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":264:8:264:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CD434 :"D:\FPGA Code\SPI\testSPI2.vhd":59:16:59:23|Signal reset_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":117:7:117:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":131:10:131:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":131:10:131:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":129:7:129:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":130:7:130:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":129:7:129:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":172:0:172:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":296:2:296:3|Register bit sendData is always 0.
@N: CL159 :"D:\FPGA Code\SPI\testSPI2.vhd":31:4:31:11|Input RESET_in is unused.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":296:2:296:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":296:2:296:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:44 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":214:7:214:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:01:45 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:01:45 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     27   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:46 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:01:46 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":296:2:296:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        12
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:1:62:2|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           15         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:01:47 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_6[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_6[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          15 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:01:47 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:02:26 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":266:1:266:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD329 :"D:\FPGA Code\SPI\testSPI2.vhd":300:12:300:15|Illegal connection of instance output spi_miso to entity input/constant mosi
@E: CD327 :"D:\FPGA Code\SPI\testSPI2.vhd":299:12:299:15|Illegal connection of instance input spi_mosi to entity output miso
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
Synthesis failed
2 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:02:26 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:02:26 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:03:28 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":266:1:266:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD327 :"D:\FPGA Code\SPI\testSPI2.vhd":299:12:299:15|Illegal connection of instance input spi_mosi to entity output miso
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
Synthesis failed
1 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:03:29 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:03:29 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:03:42 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":266:1:266:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":294:1:294:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":280:8:280:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@A: CL282 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Feedback mux created for signal SPI_MISO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":128:7:128:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":142:10:142:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":142:10:142:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":141:7:141:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":183:0:183:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":307:2:307:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:03:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:03:42 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:03:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":225:7:225:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:03:44 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:03:44 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     27   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:03:44 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:03:44 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":307:2:307:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        12
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           15         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:03:45 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          15 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:03:45 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:05:08 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":293:1:293:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":293:1:293:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":127:7:127:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":306:2:306:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":306:2:306:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":306:2:306:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:05:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:05:09 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:05:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:05:10 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:05:10 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:05:10 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:05:11 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:05:11 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:05:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:07:41 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":293:1:293:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":293:1:293:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":127:7:127:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":141:10:141:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":140:7:140:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":139:7:139:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":182:0:182:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":306:2:306:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":306:2:306:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":306:2:306:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:07:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:07:42 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:07:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":224:7:224:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:07:43 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:07:43 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:07:43 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:07:44 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":306:2:306:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:07:44 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:07:44 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:16:25 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":273:1:273:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":301:1:301:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":301:1:301:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":286:8:286:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":287:8:287:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":291:8:291:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":292:8:292:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:16:26 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:16:26 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:16:26 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:16:27 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:16:27 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.6 MHz     6.114         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.9 MHz      24.456        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:16:28 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:16:28 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:16:28 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:16:29 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:17:13 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":233:7:233:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":233:7:233:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":274:1:274:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":302:1:302:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":302:1:302:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":287:8:287:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":288:8:288:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":292:8:292:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":293:8:293:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
@W: CG296 :"D:\FPGA Code\SPI\testSPI2.vhd":59:0:59:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\FPGA Code\SPI\testSPI2.vhd":118:18:118:25|Referenced variable spi_mosi is not in sensitivity list.
Post processing for work.spi_slave.behavioral
@W: CL169 :"D:\FPGA Code\SPI\testSPI2.vhd":62:4:62:5|Pruning unused register MOSI_latched_1. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:7:136:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":150:10:150:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":150:10:150:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":149:7:149:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":191:0:191:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":285:8:285:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":315:2:315:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":315:2:315:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":315:2:315:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:17:13 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":233:7:233:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":233:7:233:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:17:13 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:17:13 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":233:7:233:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":233:7:233:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:17:14 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:17:14 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.6 MHz     6.114         derived (from spi_test|clk)     Autoconstr_clkgroup_0     25   
spi_test|clk                       40.9 MHz      24.456        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:17:15 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:17:15 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register RxdData[7:0] (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":315:2:315:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:17:16 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:17:16 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 15:18:05 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Synthesizing work.spi_test.behavioral.
@W: CD279 :"D:\FPGA Code\SPI\testSPI2.vhd":273:1:273:4|Port busy of component spi_slave not found on corresponding entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":301:1:301:3|Component declaration has 11 ports but entity declares 10 ports
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":301:1:301:3|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":286:8:286:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":287:8:287:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":291:8:291:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":292:8:292:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavioral.
Post processing for work.spi_slave.behavioral
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":149:10:149:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":148:7:148:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":147:7:147:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":190:0:190:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:11|Signal done is floating; a simulation mismatch is possible.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|Register bit sendData is always 0.
@W: CL279 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|Pruning register bits 7 to 1 of tx(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":314:2:314:3|Register bit tx(0) is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:18:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:18:05 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:18:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":232:7:232:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 15:18:06 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 15:18:07 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.6 MHz     6.114         derived (from spi_test|clk)     Autoconstr_clkgroup_0     26   
spi_test|clk                       40.9 MHz      24.456        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:18:07 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 15:18:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance LEDR because it is equivalent to instance LEDG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Boundary register LEDR (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|User-specified initial value defined for instance LEDG is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Removing sequential instance LEDG (in view: work.spi_test(behavioral)) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":314:2:314:3|Boundary register LEDG (in view: work.spi_test(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   8 /        11
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_latched (in view: work.spi_test(behavioral)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SS_latched (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Replicating instance spi.SCLK_old (in view: work.spi_test(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           14         spi.SCLK_old_fast
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 4.01ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 15:18:08 2018
#


Top view:               spi_test
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       249.3 MHz     NA            4.011         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                    Arrival           
Instance                  Reference                          Type       Pin     Net                   Time        Slack 
                          Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------
spi.SCLK_latched          mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched          0.796       -0.708
spi.SCLK_latched_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_latched_fast     0.796       -0.708
spi.SCLK_old              mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old              0.796       -0.635
spi.SCLK_old_fast         mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SCLK_old_fast         0.796       -0.635
spi.SS_latched            mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched            0.796       -0.604
spi.SS_latched_fast       mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       SS_latched_fast       0.796       -0.604
spi.TxData[0]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[0]             0.796       -0.511
spi.TxData[1]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[1]             0.796       -0.511
spi.TxData[2]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[2]             0.796       -0.511
spi.TxData[3]             mypll|PLLOUTCORE_derived_clock     SB_DFF     Q       TxData[3]             0.796       -0.511
========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                               Required           
Instance              Reference                          Type       Pin     Net              Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
spi.TxData[0]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[0]      3.856        -0.708
spi.TxData[1]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[1]      3.856        -0.708
spi.TxData[2]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[2]      3.856        -0.708
spi.TxData[3]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[3]      3.856        -0.708
spi.TxData[4]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[4]      3.856        -0.708
spi.TxData[5]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[5]      3.856        -0.708
spi.TxData[6]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[6]      3.856        -0.708
spi.TxData[7]         mypll|PLLOUTCORE_derived_clock     SB_DFF     D       TxData_5[7]      3.856        -0.708
spi.SCLK_old          mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
spi.SCLK_old_fast     mypll|PLLOUTCORE_derived_clock     SB_DFF     D       SCLK_latched     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[4] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[4]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[4]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[4]           Net         -        -       1.507     -           1         
spi.TxData[4]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched_fast / Q
    Ending point:                            spi.TxData[0] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi.SCLK_latched_fast     SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched_fast         Net         -        -       1.599     -           4         
spi.TxData_RNO[0]         SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[0]         SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]               Net         -        -       1.507     -           1         
spi.TxData[0]             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[7] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[7]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[7]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[7]           Net         -        -       1.507     -           1         
spi.TxData[7]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[6] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[6]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[6]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[6]           Net         -        -       1.507     -           1         
spi.TxData[6]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          spi.SCLK_latched / Q
    Ending point:                            spi.TxData[5] / D
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
spi.SCLK_latched      SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched          Net         -        -       1.599     -           6         
spi.TxData_RNO[5]     SB_LUT4     I0       In      -         2.395       -         
spi.TxData_RNO[5]     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[5]           Net         -        -       1.507     -           1         
spi.TxData[5]         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          14 uses
VCC             2 uses
SB_LUT4         8 uses

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 15:18:08 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\sbt\constraint\spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name spi_test
3:19:20 PM
