-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLHeaderFull/header_full_ip.vhd
-- Created: 2024-08-31 15:25:56
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: header_full_ip
-- Source Path: header_full_ip
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY header_full_ip IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        new_frame                         :   IN    std_logic;  -- ufix1
        psdu_size                         :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
        msg_duration                      :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        block_size                        :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        fec_rate                          :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        rep_number                        :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        concat_factor                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        scrambler_init                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        bat_id                            :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
        cp_id                             :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        mimo_spacing                      :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        mimo_number                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        header                            :   OUT   std_logic;  -- ufix1
        next_frame                        :   OUT   std_logic  -- ufix1
        );
END header_full_ip;


ARCHITECTURE rtl OF header_full_ip IS

  -- Component Declarations
  COMPONENT header_full_ip_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT header_full_ip_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_x                         :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          new_frame                       :   IN    std_logic;  -- ufix1
          psdu_size_0                     :   IN    std_logic;  -- ufix1
          psdu_size_1                     :   IN    std_logic;  -- ufix1
          psdu_size_2                     :   IN    std_logic;  -- ufix1
          psdu_size_3                     :   IN    std_logic;  -- ufix1
          psdu_size_4                     :   IN    std_logic;  -- ufix1
          psdu_size_5                     :   IN    std_logic;  -- ufix1
          psdu_size_6                     :   IN    std_logic;  -- ufix1
          psdu_size_7                     :   IN    std_logic;  -- ufix1
          psdu_size_8                     :   IN    std_logic;  -- ufix1
          psdu_size_9                     :   IN    std_logic;  -- ufix1
          psdu_size_10                    :   IN    std_logic;  -- ufix1
          psdu_size_11                    :   IN    std_logic;  -- ufix1
          psdu_size_12                    :   IN    std_logic;  -- ufix1
          psdu_size_13                    :   IN    std_logic;  -- ufix1
          psdu_size_14                    :   IN    std_logic;  -- ufix1
          psdu_size_15                    :   IN    std_logic;  -- ufix1
          psdu_size_16                    :   IN    std_logic;  -- ufix1
          psdu_size_17                    :   IN    std_logic;  -- ufix1
          psdu_size_18                    :   IN    std_logic;  -- ufix1
          psdu_size_19                    :   IN    std_logic;  -- ufix1
          psdu_size_20                    :   IN    std_logic;  -- ufix1
          psdu_size_21                    :   IN    std_logic;  -- ufix1
          psdu_size_22                    :   IN    std_logic;  -- ufix1
          psdu_size_23                    :   IN    std_logic;  -- ufix1
          msg_duration_0                  :   IN    std_logic;  -- ufix1
          msg_duration_1                  :   IN    std_logic;  -- ufix1
          msg_duration_2                  :   IN    std_logic;  -- ufix1
          msg_duration_3                  :   IN    std_logic;  -- ufix1
          msg_duration_4                  :   IN    std_logic;  -- ufix1
          msg_duration_5                  :   IN    std_logic;  -- ufix1
          msg_duration_6                  :   IN    std_logic;  -- ufix1
          msg_duration_7                  :   IN    std_logic;  -- ufix1
          msg_duration_8                  :   IN    std_logic;  -- ufix1
          msg_duration_9                  :   IN    std_logic;  -- ufix1
          msg_duration_10                 :   IN    std_logic;  -- ufix1
          msg_duration_11                 :   IN    std_logic;  -- ufix1
          msg_duration_12                 :   IN    std_logic;  -- ufix1
          msg_duration_13                 :   IN    std_logic;  -- ufix1
          msg_duration_14                 :   IN    std_logic;  -- ufix1
          msg_duration_15                 :   IN    std_logic;  -- ufix1
          block_size_0                    :   IN    std_logic;  -- ufix1
          block_size_1                    :   IN    std_logic;  -- ufix1
          fec_rate_0                      :   IN    std_logic;  -- ufix1
          fec_rate_1                      :   IN    std_logic;  -- ufix1
          fec_rate_2                      :   IN    std_logic;  -- ufix1
          rep_number_0                    :   IN    std_logic;  -- ufix1
          rep_number_1                    :   IN    std_logic;  -- ufix1
          rep_number_2                    :   IN    std_logic;  -- ufix1
          concat_factor_0                 :   IN    std_logic;  -- ufix1
          concat_factor_1                 :   IN    std_logic;  -- ufix1
          concat_factor_2                 :   IN    std_logic;  -- ufix1
          scrambler_init_0                :   IN    std_logic;  -- ufix1
          scrambler_init_1                :   IN    std_logic;  -- ufix1
          scrambler_init_2                :   IN    std_logic;  -- ufix1
          scrambler_init_3                :   IN    std_logic;  -- ufix1
          bat_id_0                        :   IN    std_logic;  -- ufix1
          bat_id_1                        :   IN    std_logic;  -- ufix1
          bat_id_2                        :   IN    std_logic;  -- ufix1
          bat_id_3                        :   IN    std_logic;  -- ufix1
          bat_id_4                        :   IN    std_logic;  -- ufix1
          cp_id_0                         :   IN    std_logic;  -- ufix1
          cp_id_1                         :   IN    std_logic;  -- ufix1
          cp_id_2                         :   IN    std_logic;  -- ufix1
          mimo_spacing_0                  :   IN    std_logic;  -- ufix1
          mimo_spacing_1                  :   IN    std_logic;  -- ufix1
          mimo_spacing_2                  :   IN    std_logic;  -- ufix1
          mimo_number_0                   :   IN    std_logic;  -- ufix1
          mimo_number_1                   :   IN    std_logic;  -- ufix1
          mimo_number_2                   :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          header                          :   OUT   std_logic;  -- ufix1
          ctrl_out_start                  :   OUT   std_logic;  -- ufix1
          ctrl_out_end                    :   OUT   std_logic;  -- ufix1
          ctrl_out_valid                  :   OUT   std_logic;  -- ufix1
          next_frame                      :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : header_full_ip_reset_sync
    USE ENTITY work.header_full_ip_reset_sync(rtl);

  FOR ALL : header_full_ip_dut
    USE ENTITY work.header_full_ip_dut(rtl);

  -- Signals
  SIGNAL reset_x                          : std_logic;
  SIGNAL dut_enable                       : std_logic;  -- ufix1
  SIGNAL psdu_size_unsigned               : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL psdu_size_slice                  : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_1                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_2                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_3                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_4                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_5                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_6                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_7                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_8                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_9                : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_10               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_11               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_12               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_13               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_14               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_15               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_16               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_17               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_18               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_19               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_20               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_21               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_22               : std_logic;  -- ufix1
  SIGNAL psdu_size_slice_23               : std_logic;  -- ufix1
  SIGNAL msg_duration_unsigned            : unsigned(15 DOWNTO 0);  -- ufix16
  SIGNAL msg_duration_slice               : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_1             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_2             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_3             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_4             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_5             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_6             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_7             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_8             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_9             : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_10            : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_11            : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_12            : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_13            : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_14            : std_logic;  -- ufix1
  SIGNAL msg_duration_slice_15            : std_logic;  -- ufix1
  SIGNAL block_size_unsigned              : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL block_size_slice                 : std_logic;  -- ufix1
  SIGNAL block_size_slice_1               : std_logic;  -- ufix1
  SIGNAL fec_rate_unsigned                : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL fec_rate_slice                   : std_logic;  -- ufix1
  SIGNAL fec_rate_slice_1                 : std_logic;  -- ufix1
  SIGNAL fec_rate_slice_2                 : std_logic;  -- ufix1
  SIGNAL rep_number_unsigned              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL rep_number_slice                 : std_logic;  -- ufix1
  SIGNAL rep_number_slice_1               : std_logic;  -- ufix1
  SIGNAL rep_number_slice_2               : std_logic;  -- ufix1
  SIGNAL concat_factor_unsigned           : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL concat_factor_slice              : std_logic;  -- ufix1
  SIGNAL concat_factor_slice_1            : std_logic;  -- ufix1
  SIGNAL concat_factor_slice_2            : std_logic;  -- ufix1
  SIGNAL scrambler_init_unsigned          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL scrambler_init_slice             : std_logic;  -- ufix1
  SIGNAL scrambler_init_slice_1           : std_logic;  -- ufix1
  SIGNAL scrambler_init_slice_2           : std_logic;  -- ufix1
  SIGNAL scrambler_init_slice_3           : std_logic;  -- ufix1
  SIGNAL bat_id_unsigned                  : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL bat_id_slice                     : std_logic;  -- ufix1
  SIGNAL bat_id_slice_1                   : std_logic;  -- ufix1
  SIGNAL bat_id_slice_2                   : std_logic;  -- ufix1
  SIGNAL bat_id_slice_3                   : std_logic;  -- ufix1
  SIGNAL bat_id_slice_4                   : std_logic;  -- ufix1
  SIGNAL cp_id_unsigned                   : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL cp_id_slice                      : std_logic;  -- ufix1
  SIGNAL cp_id_slice_1                    : std_logic;  -- ufix1
  SIGNAL cp_id_slice_2                    : std_logic;  -- ufix1
  SIGNAL mimo_spacing_unsigned            : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL mimo_spacing_slice               : std_logic;  -- ufix1
  SIGNAL mimo_spacing_slice_1             : std_logic;  -- ufix1
  SIGNAL mimo_spacing_slice_2             : std_logic;  -- ufix1
  SIGNAL mimo_number_unsigned             : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL mimo_number_slice                : std_logic;  -- ufix1
  SIGNAL mimo_number_slice_1              : std_logic;  -- ufix1
  SIGNAL mimo_number_slice_2              : std_logic;  -- ufix1
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL header_sig                       : std_logic;  -- ufix1
  SIGNAL ctrl_out_start_sig               : std_logic;  -- ufix1
  SIGNAL ctrl_out_end_sig                 : std_logic;  -- ufix1
  SIGNAL ctrl_out_valid_sig               : std_logic;  -- ufix1
  SIGNAL next_frame_sig                   : std_logic;  -- ufix1

BEGIN
  u_header_full_ip_reset_sync_inst : header_full_ip_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_cm,  -- ufix1
              reset_out => reset_x
              );

  u_header_full_ip_dut_inst : header_full_ip_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_x => reset_x,
              dut_enable => dut_enable,  -- ufix1
              new_frame => new_frame,  -- ufix1
              psdu_size_0 => psdu_size_slice,  -- ufix1
              psdu_size_1 => psdu_size_slice_1,  -- ufix1
              psdu_size_2 => psdu_size_slice_2,  -- ufix1
              psdu_size_3 => psdu_size_slice_3,  -- ufix1
              psdu_size_4 => psdu_size_slice_4,  -- ufix1
              psdu_size_5 => psdu_size_slice_5,  -- ufix1
              psdu_size_6 => psdu_size_slice_6,  -- ufix1
              psdu_size_7 => psdu_size_slice_7,  -- ufix1
              psdu_size_8 => psdu_size_slice_8,  -- ufix1
              psdu_size_9 => psdu_size_slice_9,  -- ufix1
              psdu_size_10 => psdu_size_slice_10,  -- ufix1
              psdu_size_11 => psdu_size_slice_11,  -- ufix1
              psdu_size_12 => psdu_size_slice_12,  -- ufix1
              psdu_size_13 => psdu_size_slice_13,  -- ufix1
              psdu_size_14 => psdu_size_slice_14,  -- ufix1
              psdu_size_15 => psdu_size_slice_15,  -- ufix1
              psdu_size_16 => psdu_size_slice_16,  -- ufix1
              psdu_size_17 => psdu_size_slice_17,  -- ufix1
              psdu_size_18 => psdu_size_slice_18,  -- ufix1
              psdu_size_19 => psdu_size_slice_19,  -- ufix1
              psdu_size_20 => psdu_size_slice_20,  -- ufix1
              psdu_size_21 => psdu_size_slice_21,  -- ufix1
              psdu_size_22 => psdu_size_slice_22,  -- ufix1
              psdu_size_23 => psdu_size_slice_23,  -- ufix1
              msg_duration_0 => msg_duration_slice,  -- ufix1
              msg_duration_1 => msg_duration_slice_1,  -- ufix1
              msg_duration_2 => msg_duration_slice_2,  -- ufix1
              msg_duration_3 => msg_duration_slice_3,  -- ufix1
              msg_duration_4 => msg_duration_slice_4,  -- ufix1
              msg_duration_5 => msg_duration_slice_5,  -- ufix1
              msg_duration_6 => msg_duration_slice_6,  -- ufix1
              msg_duration_7 => msg_duration_slice_7,  -- ufix1
              msg_duration_8 => msg_duration_slice_8,  -- ufix1
              msg_duration_9 => msg_duration_slice_9,  -- ufix1
              msg_duration_10 => msg_duration_slice_10,  -- ufix1
              msg_duration_11 => msg_duration_slice_11,  -- ufix1
              msg_duration_12 => msg_duration_slice_12,  -- ufix1
              msg_duration_13 => msg_duration_slice_13,  -- ufix1
              msg_duration_14 => msg_duration_slice_14,  -- ufix1
              msg_duration_15 => msg_duration_slice_15,  -- ufix1
              block_size_0 => block_size_slice,  -- ufix1
              block_size_1 => block_size_slice_1,  -- ufix1
              fec_rate_0 => fec_rate_slice,  -- ufix1
              fec_rate_1 => fec_rate_slice_1,  -- ufix1
              fec_rate_2 => fec_rate_slice_2,  -- ufix1
              rep_number_0 => rep_number_slice,  -- ufix1
              rep_number_1 => rep_number_slice_1,  -- ufix1
              rep_number_2 => rep_number_slice_2,  -- ufix1
              concat_factor_0 => concat_factor_slice,  -- ufix1
              concat_factor_1 => concat_factor_slice_1,  -- ufix1
              concat_factor_2 => concat_factor_slice_2,  -- ufix1
              scrambler_init_0 => scrambler_init_slice,  -- ufix1
              scrambler_init_1 => scrambler_init_slice_1,  -- ufix1
              scrambler_init_2 => scrambler_init_slice_2,  -- ufix1
              scrambler_init_3 => scrambler_init_slice_3,  -- ufix1
              bat_id_0 => bat_id_slice,  -- ufix1
              bat_id_1 => bat_id_slice_1,  -- ufix1
              bat_id_2 => bat_id_slice_2,  -- ufix1
              bat_id_3 => bat_id_slice_3,  -- ufix1
              bat_id_4 => bat_id_slice_4,  -- ufix1
              cp_id_0 => cp_id_slice,  -- ufix1
              cp_id_1 => cp_id_slice_1,  -- ufix1
              cp_id_2 => cp_id_slice_2,  -- ufix1
              mimo_spacing_0 => mimo_spacing_slice,  -- ufix1
              mimo_spacing_1 => mimo_spacing_slice_1,  -- ufix1
              mimo_spacing_2 => mimo_spacing_slice_2,  -- ufix1
              mimo_number_0 => mimo_number_slice,  -- ufix1
              mimo_number_1 => mimo_number_slice_1,  -- ufix1
              mimo_number_2 => mimo_number_slice_2,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              header => header_sig,  -- ufix1
              ctrl_out_start => ctrl_out_start_sig,  -- ufix1
              ctrl_out_end => ctrl_out_end_sig,  -- ufix1
              ctrl_out_valid => ctrl_out_valid_sig,  -- ufix1
              next_frame => next_frame_sig  -- ufix1
              );

  dut_enable <= '1';

  psdu_size_unsigned <= unsigned(psdu_size);

  psdu_size_slice <= psdu_size_unsigned(0);

  psdu_size_slice_1 <= psdu_size_unsigned(1);

  psdu_size_slice_2 <= psdu_size_unsigned(2);

  psdu_size_slice_3 <= psdu_size_unsigned(3);

  psdu_size_slice_4 <= psdu_size_unsigned(4);

  psdu_size_slice_5 <= psdu_size_unsigned(5);

  psdu_size_slice_6 <= psdu_size_unsigned(6);

  psdu_size_slice_7 <= psdu_size_unsigned(7);

  psdu_size_slice_8 <= psdu_size_unsigned(8);

  psdu_size_slice_9 <= psdu_size_unsigned(9);

  psdu_size_slice_10 <= psdu_size_unsigned(10);

  psdu_size_slice_11 <= psdu_size_unsigned(11);

  psdu_size_slice_12 <= psdu_size_unsigned(12);

  psdu_size_slice_13 <= psdu_size_unsigned(13);

  psdu_size_slice_14 <= psdu_size_unsigned(14);

  psdu_size_slice_15 <= psdu_size_unsigned(15);

  psdu_size_slice_16 <= psdu_size_unsigned(16);

  psdu_size_slice_17 <= psdu_size_unsigned(17);

  psdu_size_slice_18 <= psdu_size_unsigned(18);

  psdu_size_slice_19 <= psdu_size_unsigned(19);

  psdu_size_slice_20 <= psdu_size_unsigned(20);

  psdu_size_slice_21 <= psdu_size_unsigned(21);

  psdu_size_slice_22 <= psdu_size_unsigned(22);

  psdu_size_slice_23 <= psdu_size_unsigned(23);

  msg_duration_unsigned <= unsigned(msg_duration);

  msg_duration_slice <= msg_duration_unsigned(0);

  msg_duration_slice_1 <= msg_duration_unsigned(1);

  msg_duration_slice_2 <= msg_duration_unsigned(2);

  msg_duration_slice_3 <= msg_duration_unsigned(3);

  msg_duration_slice_4 <= msg_duration_unsigned(4);

  msg_duration_slice_5 <= msg_duration_unsigned(5);

  msg_duration_slice_6 <= msg_duration_unsigned(6);

  msg_duration_slice_7 <= msg_duration_unsigned(7);

  msg_duration_slice_8 <= msg_duration_unsigned(8);

  msg_duration_slice_9 <= msg_duration_unsigned(9);

  msg_duration_slice_10 <= msg_duration_unsigned(10);

  msg_duration_slice_11 <= msg_duration_unsigned(11);

  msg_duration_slice_12 <= msg_duration_unsigned(12);

  msg_duration_slice_13 <= msg_duration_unsigned(13);

  msg_duration_slice_14 <= msg_duration_unsigned(14);

  msg_duration_slice_15 <= msg_duration_unsigned(15);

  block_size_unsigned <= unsigned(block_size);

  block_size_slice <= block_size_unsigned(0);

  block_size_slice_1 <= block_size_unsigned(1);

  fec_rate_unsigned <= unsigned(fec_rate);

  fec_rate_slice <= fec_rate_unsigned(0);

  fec_rate_slice_1 <= fec_rate_unsigned(1);

  fec_rate_slice_2 <= fec_rate_unsigned(2);

  rep_number_unsigned <= unsigned(rep_number);

  rep_number_slice <= rep_number_unsigned(0);

  rep_number_slice_1 <= rep_number_unsigned(1);

  rep_number_slice_2 <= rep_number_unsigned(2);

  concat_factor_unsigned <= unsigned(concat_factor);

  concat_factor_slice <= concat_factor_unsigned(0);

  concat_factor_slice_1 <= concat_factor_unsigned(1);

  concat_factor_slice_2 <= concat_factor_unsigned(2);

  scrambler_init_unsigned <= unsigned(scrambler_init);

  scrambler_init_slice <= scrambler_init_unsigned(0);

  scrambler_init_slice_1 <= scrambler_init_unsigned(1);

  scrambler_init_slice_2 <= scrambler_init_unsigned(2);

  scrambler_init_slice_3 <= scrambler_init_unsigned(3);

  bat_id_unsigned <= unsigned(bat_id);

  bat_id_slice <= bat_id_unsigned(0);

  bat_id_slice_1 <= bat_id_unsigned(1);

  bat_id_slice_2 <= bat_id_unsigned(2);

  bat_id_slice_3 <= bat_id_unsigned(3);

  bat_id_slice_4 <= bat_id_unsigned(4);

  cp_id_unsigned <= unsigned(cp_id);

  cp_id_slice <= cp_id_unsigned(0);

  cp_id_slice_1 <= cp_id_unsigned(1);

  cp_id_slice_2 <= cp_id_unsigned(2);

  mimo_spacing_unsigned <= unsigned(mimo_spacing);

  mimo_spacing_slice <= mimo_spacing_unsigned(0);

  mimo_spacing_slice_1 <= mimo_spacing_unsigned(1);

  mimo_spacing_slice_2 <= mimo_spacing_unsigned(2);

  mimo_number_unsigned <= unsigned(mimo_number);

  mimo_number_slice <= mimo_number_unsigned(0);

  mimo_number_slice_1 <= mimo_number_unsigned(1);

  mimo_number_slice_2 <= mimo_number_unsigned(2);

  reset_cm <=  NOT IPCORE_RESETN;

  header <= header_sig;

  next_frame <= next_frame_sig;

END rtl;

