// Verilog instantiation template created from schematic D:\susica\work8\scoreboard_sch.sch - Mon Dec 03 19:10:29 2018
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   scoreboard_sch UUT (
		.SW(    ), 
		.SEGMENT(    ), 
		.BN(    ), 
		.K_ROW(    ), 
		.AN(    ), 
		.clk_100mhz(    ), 
		.RSTN(    ), 
		.btn(    )
   );
