
*** Running vivado
    with args -log dopmidsem_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dopmidsem_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 24 16:28:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source dopmidsem_wrapper.tcl -notrace
Command: link_design -top dopmidsem_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_BC_0_0/dopmidsem_BC_0_0.dcp' for cell 'dopmidsem_i/BC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_BC_WB_0_0/dopmidsem_BC_WB_0_0.dcp' for cell 'dopmidsem_i/BC_WB_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_CM_0_0/dopmidsem_CM_0_0.dcp' for cell 'dopmidsem_i/CM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ControlUnit_0_0/dopmidsem_ControlUnit_0_0.dcp' for cell 'dopmidsem_i/ControlUnit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ControlUnit_1_0/dopmidsem_ControlUnit_1_0.dcp' for cell 'dopmidsem_i/ControlUnit_1'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_DataMem_0_0/dopmidsem_DataMem_0_0.dcp' for cell 'dopmidsem_i/DataMem_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ID_0_0/dopmidsem_ID_0_0.dcp' for cell 'dopmidsem_i/ID_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ID_RN_0_0/dopmidsem_ID_RN_0_0.dcp' for cell 'dopmidsem_i/ID_RN_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_IF_ID_0_0/dopmidsem_IF_ID_0_0.dcp' for cell 'dopmidsem_i/IF_ID_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_IF_wrapper_0_0/dopmidsem_IF_wrapper_0_0.dcp' for cell 'dopmidsem_i/IF_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_IQ_0_0/dopmidsem_IQ_0_0.dcp' for cell 'dopmidsem_i/IQ_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_InstrMem_0_3/dopmidsem_InstrMem_0_3.dcp' for cell 'dopmidsem_i/InstrMem_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_LSQ_0_0/dopmidsem_LSQ_0_0.dcp' for cell 'dopmidsem_i/LSQ_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_RAT_0_0/dopmidsem_RAT_0_0.dcp' for cell 'dopmidsem_i/RAT_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_RN_0_0/dopmidsem_RN_0_0.dcp' for cell 'dopmidsem_i/RN_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_RN_IS_0_0/dopmidsem_RN_IS_0_0.dcp' for cell 'dopmidsem_i/RN_IS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_ROB_0_0/dopmidsem_ROB_0_0.dcp' for cell 'dopmidsem_i/ROB_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_RegFile_0_0/dopmidsem_RegFile_0_0.dcp' for cell 'dopmidsem_i/RegFile_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_URS_0_0/dopmidsem_URS_0_0.dcp' for cell 'dopmidsem_i/URS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/dopmidsem_system_ila_0_1.dcp' for cell 'dopmidsem_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_EX_0_0/dopmidsem_EX_0_0.dcp' for cell 'dopmidsem_i/Exec/EX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_EX_ALU_0_0/dopmidsem_EX_ALU_0_0.dcp' for cell 'dopmidsem_i/Exec/EX_ALU_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_EX_ALU_1_0/dopmidsem_EX_ALU_1_0.dcp' for cell 'dopmidsem_i/Exec/EX_ALU_1'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_EX_BC_0_0/dopmidsem_EX_BC_0_0.dcp' for cell 'dopmidsem_i/Exec/EX_BC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_IS_EX_0_0/dopmidsem_IS_EX_0_0.dcp' for cell 'dopmidsem_i/Exec/IS_EX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'dopmidsem_i/DataMem_0/inst/DataMem_0'
INFO: [Project 1-454] Reading design checkpoint '/home/govind/RISCV_5/RISCV_5.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'dopmidsem_i/InstrMem_0/inst/u_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1863.773 ; gain = 0.000 ; free physical = 3475 ; free virtual = 20139
INFO: [Netlist 29-17] Analyzing 2069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: dopmidsem_i/system_ila_0/inst/ila_lib UUID: 32477dd7-7769-5317-908a-48d5f1c066e4 
Parsing XDC File [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dopmidsem_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dopmidsem_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dopmidsem_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dopmidsem_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/govind/RISCV_5/RISCV_5.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [/home/govind/RISCV_5/RISCV_5.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2046.441 ; gain = 0.000 ; free physical = 3367 ; free virtual = 19951
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 96 instances

37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.477 ; gain = 444.891 ; free physical = 3367 ; free virtual = 19950
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2158.270 ; gain = 111.793 ; free physical = 3278 ; free virtual = 19833

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 208958254

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.223 ; gain = 436.953 ; free physical = 2886 ; free virtual = 19284

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.840 ; gain = 0.000 ; free physical = 2809 ; free virtual = 18944
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/govind/RISCV_5/RISCV_5.runs/impl_1/.Xil/Vivado-149759-C3PO/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2975.840 ; gain = 0.000 ; free physical = 2814 ; free virtual = 18956
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 26d93fbfd

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18956
Phase 1.1 Core Generation And Design Setup | Checksum: 26d93fbfd

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18957

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26d93fbfd

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18956
Phase 1 Initialization | Checksum: 26d93fbfd

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18956

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 26d93fbfd

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18950

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26d93fbfd

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18950
Phase 2 Timer Update And Timing Data Collection | Checksum: 26d93fbfd

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2814 ; free virtual = 18950

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 68 inverters resulting in an inversion of 132 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 110 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f9c878ca

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2831 ; free virtual = 18947
Retarget | Checksum: 1f9c878ca
INFO: [Opt 31-389] Phase Retarget created 1352 cells and removed 2095 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 51 load pin(s).
Phase 4 Constant propagation | Checksum: 199459244

Time (s): cpu = 00:02:01 ; elapsed = 00:01:26 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2771 ; free virtual = 18919
Constant propagation | Checksum: 199459244
INFO: [Opt 31-389] Phase Constant propagation created 1660 cells and removed 7325 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.840 ; gain = 0.000 ; free physical = 2771 ; free virtual = 18918
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.840 ; gain = 0.000 ; free physical = 2714 ; free virtual = 18922
INFO: [Opt 31-120] Instance dopmidsem_i/RN_0 (dopmidsem_RN_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dopmidsem_i/RN_IS_0 (dopmidsem_RN_IS_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dopmidsem_i/ControlUnit_1 (dopmidsem_ControlUnit_1_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dopmidsem_i/ControlUnit_0 (dopmidsem_ControlUnit_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dopmidsem_i/RAT_0 (dopmidsem_RAT_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 1a3be8714

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2975.840 ; gain = 22.812 ; free physical = 2706 ; free virtual = 18930
Sweep | Checksum: 1a3be8714
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14236 cells
INFO: [Opt 31-1021] In phase Sweep, 1088 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 4436 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 13aec7b85

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2705 ; free virtual = 18933
BUFG optimization | Checksum: 13aec7b85
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13aec7b85

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2704 ; free virtual = 18933
Shift Register Optimization | Checksum: 13aec7b85
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13aec7b85

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2704 ; free virtual = 18934
Post Processing Netlist | Checksum: 13aec7b85
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 269fcf7e9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2701 ; free virtual = 18924

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3007.855 ; gain = 0.000 ; free physical = 2701 ; free virtual = 18924
Phase 9.2 Verifying Netlist Connectivity | Checksum: 269fcf7e9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2701 ; free virtual = 18924
Phase 9 Finalization | Checksum: 269fcf7e9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2701 ; free virtual = 18924
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1352  |            2095  |                                             65  |
|  Constant propagation         |            1660  |            7325  |                                             47  |
|  Sweep                        |               0  |           14236  |                                           1088  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 269fcf7e9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:28 . Memory (MB): peak = 3007.855 ; gain = 54.828 ; free physical = 2701 ; free virtual = 18924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 2323e1671

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2584 ; free virtual = 18800
Ending Power Optimization Task | Checksum: 2323e1671

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 240.992 ; free physical = 2583 ; free virtual = 18799

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2605a9a9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2594 ; free virtual = 18760
Ending Final Cleanup Task | Checksum: 2605a9a9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2596 ; free virtual = 18762

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2596 ; free virtual = 18763
Ending Netlist Obfuscation Task | Checksum: 2605a9a9b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2596 ; free virtual = 18763
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:47 . Memory (MB): peak = 3248.848 ; gain = 1202.371 ; free physical = 2596 ; free virtual = 18762
INFO: [Vivado 12-24828] Executing command : report_drc -file dopmidsem_wrapper_drc_opted.rpt -pb dopmidsem_wrapper_drc_opted.pb -rpx dopmidsem_wrapper_drc_opted.rpx
Command: report_drc -file dopmidsem_wrapper_drc_opted.rpt -pb dopmidsem_wrapper_drc_opted.pb -rpx dopmidsem_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2522 ; free virtual = 18769
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2522 ; free virtual = 18769
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2521 ; free virtual = 18769
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2520 ; free virtual = 18769
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2520 ; free virtual = 18769
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2518 ; free virtual = 18768
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2517 ; free virtual = 18768
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2456 ; free virtual = 18720
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17a5b6e5e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2456 ; free virtual = 18720
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2456 ; free virtual = 18719

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15fbc7861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2406 ; free virtual = 18711

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21967f194

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2422 ; free virtual = 18697

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21967f194

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2422 ; free virtual = 18697
Phase 1 Placer Initialization | Checksum: 21967f194

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2423 ; free virtual = 18698

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24d60fe2f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2452 ; free virtual = 18704

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d366c29a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2452 ; free virtual = 18700

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d366c29a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2452 ; free virtual = 18699

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 186a7ac0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2557 ; free virtual = 18783

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 186a7ac0f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2556 ; free virtual = 18784

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 161 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 73 nets or LUTs. Breaked 0 LUT, combined 73 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2548 ; free virtual = 18787

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             73  |                    73  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             73  |                    73  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20e92d0e3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2549 ; free virtual = 18787
Phase 2.5 Global Place Phase2 | Checksum: 1dc3c4ff2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2552 ; free virtual = 18791
Phase 2 Global Placement | Checksum: 1dc3c4ff2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2551 ; free virtual = 18790

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d5fbecb5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2529 ; free virtual = 18768

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ceedecfb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2460 ; free virtual = 18697

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16cff12f1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2459 ; free virtual = 18697

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a616b4a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2464 ; free virtual = 18702

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 105e22291

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2477 ; free virtual = 18752

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e6adda4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2487 ; free virtual = 18758

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d9cbf218

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2487 ; free virtual = 18757
Phase 3 Detail Placement | Checksum: d9cbf218

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2487 ; free virtual = 18756

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15683512e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=26.869 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21262c2c5

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2500 ; free virtual = 18750
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1934d0261

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2500 ; free virtual = 18750
Phase 4.1.1.1 BUFG Insertion | Checksum: 15683512e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2500 ; free virtual = 18749

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=26.869. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 163a58371

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2502 ; free virtual = 18750

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2502 ; free virtual = 18750
Phase 4.1 Post Commit Optimization | Checksum: 163a58371

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2502 ; free virtual = 18750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163a58371

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2502 ; free virtual = 18748

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 163a58371

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2503 ; free virtual = 18747
Phase 4.3 Placer Reporting | Checksum: 163a58371

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2503 ; free virtual = 18748

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2503 ; free virtual = 18748

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2503 ; free virtual = 18748
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16cde271d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2504 ; free virtual = 18748
Ending Placer Task | Checksum: b68679d0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2504 ; free virtual = 18748
121 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2504 ; free virtual = 18749
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file dopmidsem_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2498 ; free virtual = 18744
INFO: [Vivado 12-24828] Executing command : report_io -file dopmidsem_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2498 ; free virtual = 18741
INFO: [Vivado 12-24828] Executing command : report_utilization -file dopmidsem_wrapper_utilization_placed.rpt -pb dopmidsem_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2510 ; free virtual = 18750
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2508 ; free virtual = 18744
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2508 ; free virtual = 18744
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2507 ; free virtual = 18743
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2507 ; free virtual = 18743
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2505 ; free virtual = 18741
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2505 ; free virtual = 18741
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2512 ; free virtual = 18725
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 26.869 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2512 ; free virtual = 18724
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2516 ; free virtual = 18723
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2516 ; free virtual = 18723
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2514 ; free virtual = 18720
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2514 ; free virtual = 18721
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2517 ; free virtual = 18724
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2517 ; free virtual = 18724
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 142647b6 ConstDB: 0 ShapeSum: 8c66bf2a RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: b65812fb | NumContArr: 666d0160 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a2170995

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2540 ; free virtual = 18623

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a2170995

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2526 ; free virtual = 18618

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a2170995

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2524 ; free virtual = 18618
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ba4c8798

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2483 ; free virtual = 18590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.959 | TNS=0.000  | WHS=-0.203 | THS=-25.729|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1dc7c9439

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2472 ; free virtual = 18578

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6140
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6140
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 184f8f768

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2472 ; free virtual = 18575

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 184f8f768

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2471 ; free virtual = 18574

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2ba6c705d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2446 ; free virtual = 18548
Phase 4 Initial Routing | Checksum: 2ba6c705d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2446 ; free virtual = 18548

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 512
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.267 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24857c5ab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2449 ; free virtual = 18558

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.267 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1a4576caa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2454 ; free virtual = 18567
Phase 5 Rip-up And Reroute | Checksum: 1a4576caa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2454 ; free virtual = 18567

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1a4576caa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2454 ; free virtual = 18567

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1a4576caa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2454 ; free virtual = 18567
Phase 6 Delay and Skew Optimization | Checksum: 1a4576caa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2454 ; free virtual = 18567

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.403 | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 20915b243

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2453 ; free virtual = 18568
Phase 7 Post Hold Fix | Checksum: 20915b243

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2453 ; free virtual = 18568

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.00207 %
  Global Horizontal Routing Utilization  = 1.22017 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 20915b243

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2453 ; free virtual = 18568

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20915b243

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2453 ; free virtual = 18567

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22345985a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2454 ; free virtual = 18558

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22345985a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2455 ; free virtual = 18557

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.403 | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 22345985a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2455 ; free virtual = 18557
Total Elapsed time in route_design: 28.14 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11a6dd3e6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2455 ; free virtual = 18556
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11a6dd3e6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2456 ; free virtual = 18554

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.848 ; gain = 0.000 ; free physical = 2457 ; free virtual = 18554
INFO: [Vivado 12-24828] Executing command : report_drc -file dopmidsem_wrapper_drc_routed.rpt -pb dopmidsem_wrapper_drc_routed.pb -rpx dopmidsem_wrapper_drc_routed.rpx
Command: report_drc -file dopmidsem_wrapper_drc_routed.rpt -pb dopmidsem_wrapper_drc_routed.pb -rpx dopmidsem_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file dopmidsem_wrapper_methodology_drc_routed.rpt -pb dopmidsem_wrapper_methodology_drc_routed.pb -rpx dopmidsem_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dopmidsem_wrapper_methodology_drc_routed.rpt -pb dopmidsem_wrapper_methodology_drc_routed.pb -rpx dopmidsem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file dopmidsem_wrapper_timing_summary_routed.rpt -pb dopmidsem_wrapper_timing_summary_routed.pb -rpx dopmidsem_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file dopmidsem_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file dopmidsem_wrapper_bus_skew_routed.rpt -pb dopmidsem_wrapper_bus_skew_routed.pb -rpx dopmidsem_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file dopmidsem_wrapper_route_status.rpt -pb dopmidsem_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file dopmidsem_wrapper_power_routed.rpt -pb dopmidsem_wrapper_power_summary_routed.pb -rpx dopmidsem_wrapper_power_routed.rpx
Command: report_power -file dopmidsem_wrapper_power_routed.rpt -pb dopmidsem_wrapper_power_summary_routed.pb -rpx dopmidsem_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
164 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file dopmidsem_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 3390.535 ; gain = 141.688 ; free physical = 2387 ; free virtual = 18520
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2388 ; free virtual = 18520
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2388 ; free virtual = 18518
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2388 ; free virtual = 18518
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2388 ; free virtual = 18519
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2388 ; free virtual = 18520
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2386 ; free virtual = 18519
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3390.535 ; gain = 0.000 ; free physical = 2386 ; free virtual = 18518
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/impl_1/dopmidsem_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 16:31:37 2025...
