{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@244:254@HdlStmAssign", "\n  if (rd_valid_l1)\n    rd_last_l2 <= rd_last_l1;\nend\n\nassign rd_fifo_s_valid = rd_valid_l2;\n\n// Read datapath to AXIS logic\nutil_axis_fifo #(\n  .DATA_WIDTH(DST_DATA_WIDTH+1),\n  .ADDRESS_WIDTH(2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[249, "assign rd_fifo_s_valid = rd_valid_l2;\n"]], "Add": []}}