Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  5 23:35:45 2022
| Host         : LAPTOP-5JLFSJ68 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.092        0.000                      0                 1223        0.084        0.000                      0                 1223        3.750        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.092        0.000                      0                 1223        0.084        0.000                      0                 1223        3.750        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 2.824ns (32.908%)  route 5.758ns (67.092%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.876    13.901    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.516    14.939    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[12]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDCE (Setup_fdce_C_CE)      -0.169    14.993    MIPS/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 2.824ns (32.908%)  route 5.758ns (67.092%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.876    13.901    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.516    14.939    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[13]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDCE (Setup_fdce_C_CE)      -0.169    14.993    MIPS/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 2.824ns (32.908%)  route 5.758ns (67.092%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.876    13.901    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.516    14.939    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[14]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDCE (Setup_fdce_C_CE)      -0.169    14.993    MIPS/dp/pcreg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 2.824ns (32.908%)  route 5.758ns (67.092%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.876    13.901    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.516    14.939    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  MIPS/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDCE (Setup_fdce_C_CE)      -0.169    14.993    MIPS/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 2.824ns (33.009%)  route 5.731ns (66.991%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.850    13.875    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y88          FDCE                                         r  MIPS/dp/pcreg/q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521    14.944    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  MIPS/dp/pcreg/q_reg[22]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDCE (Setup_fdce_C_CE)      -0.169    14.998    MIPS/dp/pcreg/q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 2.824ns (32.889%)  route 5.763ns (67.111%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.881    13.906    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X4Y81          FDCE                                         r  MIPS/dp/pcreg/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.593    15.016    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDCE                                         r  MIPS/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDCE (Setup_fdce_C_CE)      -0.205    15.034    MIPS/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 2.824ns (33.290%)  route 5.659ns (66.710%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.777    13.803    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X9Y80          FDCE                                         r  MIPS/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    14.936    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  MIPS/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y80          FDCE (Setup_fdce_C_CE)      -0.205    14.954    MIPS/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 2.824ns (33.290%)  route 5.659ns (66.710%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.777    13.803    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X9Y80          FDCE                                         r  MIPS/dp/pcreg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.513    14.936    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  MIPS/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y80          FDCE (Setup_fdce_C_CE)      -0.205    14.954    MIPS/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 2.824ns (33.360%)  route 5.641ns (66.640%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.760    13.785    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X9Y89          FDCE                                         r  MIPS/dp/pcreg/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.522    14.945    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  MIPS/dp/pcreg/q_reg[20]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDCE (Setup_fdce_C_CE)      -0.205    14.963    MIPS/dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 MIPS/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/dp/pcreg/q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 2.824ns (33.360%)  route 5.641ns (66.640%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.717     5.320    MIPS/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  MIPS/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  MIPS/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.494     6.233    MIPS/c/md/Q[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.532 r  MIPS/c/md/S_carry_i_13/O
                         net (fo=30, routed)          1.162     7.694    MIPS/c/md/FSM_onehot_state_reg[0]_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.818 r  MIPS/c/md/q[12]_i_3/O
                         net (fo=2, routed)           0.799     8.618    MIPS/dp/pcreg/S_carry__2
    SLICE_X6Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.742 r  MIPS/dp/pcreg/S_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.742    MIPS/dp/alunit/q_reg[15]_0[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.255 r  MIPS/dp/alunit/S_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.255    MIPS/dp/alunit/S_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  MIPS/dp/alunit/S_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.372    MIPS/dp/alunit/S_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.489 r  MIPS/dp/alunit/S_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.489    MIPS/dp/alunit/S_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.606 r  MIPS/dp/alunit/S_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.606    MIPS/dp/alunit/S_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.921 f  MIPS/dp/alunit/S_carry__6/O[3]
                         net (fo=2, routed)           0.590    10.511    MIPS/dp/areg/q_reg[0]_2[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.307    10.818 f  MIPS/dp/areg/q[0]_i_1__2/O
                         net (fo=3, routed)           0.576    11.394    MIPS/c/md/q[31]_i_5_0[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.124    11.518 f  MIPS/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.571    12.088    MIPS/c/md/q[31]_i_8_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.212 f  MIPS/c/md/q[31]_i_5/O
                         net (fo=1, routed)           0.689    12.901    MIPS/c/md/q[31]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  MIPS/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.760    13.785    MIPS/dp/pcreg/q_reg[0]_0[0]
    SLICE_X9Y89          FDCE                                         r  MIPS/dp/pcreg/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.522    14.945    MIPS/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  MIPS/dp/pcreg/q_reg[21]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDCE (Setup_fdce_C_CE)      -0.205    14.963    MIPS/dp/pcreg/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_26_26/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.601     1.520    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  MIPS/dp/breg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  MIPS/dp/breg/q_reg[26]/Q
                         net (fo=3, routed)           0.127     1.789    md/Memory/RAM_reg_0_63_26_26/D
    SLICE_X2Y87          RAMS64E                                      r  md/Memory/RAM_reg_0_63_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    md/Memory/RAM_reg_0_63_26_26/WCLK
    SLICE_X2Y87          RAMS64E                                      r  md/Memory/RAM_reg_0_63_26_26/SP/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.704    md/Memory/RAM_reg_0_63_26_26/SP
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_12_12/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.567     1.486    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDCE                                         r  MIPS/dp/breg/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MIPS/dp/breg/q_reg[12]/Q
                         net (fo=2, routed)           0.125     1.775    md/Memory/RAM_reg_0_63_12_12/D
    SLICE_X8Y79          RAMS64E                                      r  md/Memory/RAM_reg_0_63_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.835     2.000    md/Memory/RAM_reg_0_63_12_12/WCLK
    SLICE_X8Y79          RAMS64E                                      r  md/Memory/RAM_reg_0_63_12_12/SP/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X8Y79          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.643    md/Memory/RAM_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.393%)  route 0.132ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.567     1.486    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDCE                                         r  MIPS/dp/breg/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.650 r  MIPS/dp/breg/q_reg[10]/Q
                         net (fo=3, routed)           0.132     1.782    md/Memory/RAM_reg_0_63_10_10/D
    SLICE_X8Y79          RAMS64E                                      r  md/Memory/RAM_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.835     2.000    md/Memory/RAM_reg_0_63_10_10/WCLK
    SLICE_X8Y79          RAMS64E                                      r  md/Memory/RAM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X8Y79          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.646    md/Memory/RAM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.719%)  route 0.182ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  MIPS/dp/breg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  MIPS/dp/breg/q_reg[18]/Q
                         net (fo=3, routed)           0.182     1.841    md/Memory/RAM_reg_0_63_18_18/D
    SLICE_X2Y84          RAMS64E                                      r  md/Memory/RAM_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.871     2.036    md/Memory/RAM_reg_0_63_18_18/WCLK
    SLICE_X2Y84          RAMS64E                                      r  md/Memory/RAM_reg_0_63_18_18/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.703    md/Memory/RAM_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_15_15/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.763%)  route 0.181ns (56.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.569     1.488    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  MIPS/dp/breg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  MIPS/dp/breg/q_reg[15]/Q
                         net (fo=2, routed)           0.181     1.811    md/Memory/RAM_reg_0_63_15_15/D
    SLICE_X10Y84         RAMS64E                                      r  md/Memory/RAM_reg_0_63_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.840     2.005    md/Memory/RAM_reg_0_63_15_15/WCLK
    SLICE_X10Y84         RAMS64E                                      r  md/Memory/RAM_reg_0_63_15_15/SP/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y84         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.671    md/Memory/RAM_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_13_13/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.867%)  route 0.180ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.570     1.489    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  MIPS/dp/breg/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  MIPS/dp/breg/q_reg[13]/Q
                         net (fo=2, routed)           0.180     1.811    md/Memory/RAM_reg_0_63_13_13/D
    SLICE_X10Y84         RAMS64E                                      r  md/Memory/RAM_reg_0_63_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.840     2.005    md/Memory/RAM_reg_0_63_13_13/WCLK
    SLICE_X10Y84         RAMS64E                                      r  md/Memory/RAM_reg_0_63_13_13/SP/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y84         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.669    md/Memory/RAM_reg_0_63_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.813%)  route 0.188ns (57.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.593     1.512    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  MIPS/dp/breg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  MIPS/dp/breg/q_reg[7]/Q
                         net (fo=3, routed)           0.188     1.842    md/Memory/RAM_reg_0_63_7_7/D
    SLICE_X2Y78          RAMS64E                                      r  md/Memory/RAM_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.865     2.030    md/Memory/RAM_reg_0_63_7_7/WCLK
    SLICE_X2Y78          RAMS64E                                      r  md/Memory/RAM_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y78          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.697    md/Memory/RAM_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_25_25/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.177%)  route 0.193ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.601     1.520    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  MIPS/dp/breg/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  MIPS/dp/breg/q_reg[25]/Q
                         net (fo=3, routed)           0.193     1.855    md/Memory/RAM_reg_0_63_25_25/D
    SLICE_X2Y87          RAMS64E                                      r  md/Memory/RAM_reg_0_63_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    md/Memory/RAM_reg_0_63_25_25/WCLK
    SLICE_X2Y87          RAMS64E                                      r  md/Memory/RAM_reg_0_63_25_25/SP/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.705    md/Memory/RAM_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.242%)  route 0.193ns (57.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.593     1.512    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  MIPS/dp/breg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  MIPS/dp/breg/q_reg[6]/Q
                         net (fo=3, routed)           0.193     1.846    md/Memory/RAM_reg_0_63_6_6/D
    SLICE_X2Y78          RAMS64E                                      r  md/Memory/RAM_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.865     2.030    md/Memory/RAM_reg_0_63_6_6/WCLK
    SLICE_X2Y78          RAMS64E                                      r  md/Memory/RAM_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y78          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.694    md/Memory/RAM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPS/dp/breg/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/Memory/RAM_reg_0_63_27_27/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.975%)  route 0.195ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.601     1.520    MIPS/dp/breg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  MIPS/dp/breg/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  MIPS/dp/breg/q_reg[27]/Q
                         net (fo=3, routed)           0.195     1.856    md/Memory/RAM_reg_0_63_27_27/D
    SLICE_X2Y87          RAMS64E                                      r  md/Memory/RAM_reg_0_63_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    md/Memory/RAM_reg_0_63_27_27/WCLK
    SLICE_X2Y87          RAMS64E                                      r  md/Memory/RAM_reg_0_63_27_27/SP/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.702    md/Memory/RAM_reg_0_63_27_27/SP
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X2Y83     MIPS/c/md/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y83     MIPS/c/md/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y84     MIPS/c/md/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y83     MIPS/c/md/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y84     MIPS/c/md/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y83     MIPS/c/md/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y81     MIPS/dp/areg/q_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y81     MIPS/dp/areg/q_reg[9]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y78     MIPS/dp/breg/q_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y87    MIPS/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y80     MIPS/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y80     MIPS/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     md/Memory/RAM_reg_0_63_17_17/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     md/Memory/RAM_reg_0_63_18_18/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     md/Memory/RAM_reg_0_63_19_19/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     md/Memory/RAM_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y83    MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y83    MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y83    MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y83    MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y83    MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y83    MIPS/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK



