\subsection{Threshold voltage with poly silicon gate ($V_T$)}
$V_{FB}$ is the flat band voltage and is given by:
\begin{equation}
V_{FB}
=
\phi_{MS} - \frac{Q_{SS}}{C_{ox}}
\end{equation}

The term $\phi_{MS}$ is the work function difference between the gate material and the silicon substrate ($\phi_{gate}-\phi_{Si}$), which may be calculated for an n+ gate over a p substrate

\begin{equation}
\phi_{MSp}
=
-(\frac{E_g}{2}+\phi_{Fp})
\end{equation}

and for an n+ poly gate on an n-substrate
\begin{equation}
\phi_{MSn}
=
-(\frac{E_g}{2}-\phi_{Fn})
\end{equation}

Now we can calculate the thresholds for P substrate ($V_{Tp}$) and N substrate  ($V_{Tn}$), respectively the wells we build on unpredoped substrated, which makes the equation for single-doped substrate valid for both wells.

(N-Channel MOSFETs are built on p-substrate)
\begin{equation}
V_{Tn} = 2 \cdot \phi_{Fp} + \frac{2 \sqrt{\epsilon_{Si}\cdot q \cdot \left| \phi_{Fp} \right| \cdot N_p}}{C_{ox}} + \phi_{MSp} - \frac{Q_{SS}}{C_{ox}}
\end{equation}
\begin{equation}
V_{Tn} = 2 \cdot \phi_{Fp} + \frac{2 \sqrt{\epsilon_{Si}\cdot q \cdot \left| \phi_{Fp} \right| \cdot N_p}}{C_{ox}} -\frac{E_g}{2} - \phi_{Fp} - \frac{Q_{SS}}{C_{ox}}
\end{equation}
\begin{equation}
V_{Tn} = \phi_{Fp} + \frac{2 \sqrt{\epsilon_{Si}\cdot q \cdot \left| \phi_{Fp} \right| \cdot N_p}}{C_{ox}} -\frac{E_g}{2} - \frac{Q_{SS}}{C_{ox}}
\end{equation}

(P-Channel MOSFETs are built on n-substrate)
\begin{equation}
V_{Tp} = 2 \cdot \phi_{Fn} + \frac{2 \sqrt{\epsilon_{Si}\cdot q \cdot \left| \phi_{Fn} \right| \cdot N_n}}{C_{ox}} + \phi_{MSn} - \frac{Q_{SS}}{C_{ox}}
\end{equation}
\begin{equation}
V_{Tp} = 2 \cdot \phi_{Fn} + \frac{2 \sqrt{\epsilon_{Si}\cdot q \cdot \left| \phi_{Fn} \right| \cdot N_n}}{C_{ox}} -\frac{E_g}{2} + \phi_{Fn} - \frac{Q_{SS}}{C_{ox}}
\end{equation}
\begin{equation}
V_{Tp} = 3 \cdot \phi_{Fn} + \frac{2 \sqrt{\epsilon_{Si}\cdot q \cdot \left| \phi_{Fn} \right| \cdot N_n}}{C_{ox}} -\frac{E_g}{2} - \frac{Q_{SS}}{C_{ox}}
\end{equation}

This equation will be used further on to find the optimum gate oxide thickness for our transistors.


