    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UartDebug_TXInternalInterrupt
UartDebug_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartDebug_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartDebug_TXInternalInterrupt__INTC_MASK EQU 0x1000
UartDebug_TXInternalInterrupt__INTC_NUMBER EQU 12
UartDebug_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartDebug_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
UartDebug_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartDebug_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UartXbee_RXInternalInterrupt
UartXbee_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartXbee_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartXbee_RXInternalInterrupt__INTC_MASK EQU 0x100000
UartXbee_RXInternalInterrupt__INTC_NUMBER EQU 20
UartXbee_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartXbee_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_20
UartXbee_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartXbee_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UartXbee_TXInternalInterrupt
UartXbee_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartXbee_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartXbee_TXInternalInterrupt__INTC_MASK EQU 0x80
UartXbee_TXInternalInterrupt__INTC_NUMBER EQU 7
UartXbee_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartXbee_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UartXbee_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartXbee_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinLedRemoteBattLevelHigh
PinLedRemoteBattLevelHigh__0__MASK EQU 0x20
PinLedRemoteBattLevelHigh__0__PC EQU CYREG_PRT5_PC5
PinLedRemoteBattLevelHigh__0__PORT EQU 5
PinLedRemoteBattLevelHigh__0__SHIFT EQU 5
PinLedRemoteBattLevelHigh__AG EQU CYREG_PRT5_AG
PinLedRemoteBattLevelHigh__AMUX EQU CYREG_PRT5_AMUX
PinLedRemoteBattLevelHigh__BIE EQU CYREG_PRT5_BIE
PinLedRemoteBattLevelHigh__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PinLedRemoteBattLevelHigh__BYP EQU CYREG_PRT5_BYP
PinLedRemoteBattLevelHigh__CTL EQU CYREG_PRT5_CTL
PinLedRemoteBattLevelHigh__DM0 EQU CYREG_PRT5_DM0
PinLedRemoteBattLevelHigh__DM1 EQU CYREG_PRT5_DM1
PinLedRemoteBattLevelHigh__DM2 EQU CYREG_PRT5_DM2
PinLedRemoteBattLevelHigh__DR EQU CYREG_PRT5_DR
PinLedRemoteBattLevelHigh__INP_DIS EQU CYREG_PRT5_INP_DIS
PinLedRemoteBattLevelHigh__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PinLedRemoteBattLevelHigh__LCD_EN EQU CYREG_PRT5_LCD_EN
PinLedRemoteBattLevelHigh__MASK EQU 0x20
PinLedRemoteBattLevelHigh__PORT EQU 5
PinLedRemoteBattLevelHigh__PRT EQU CYREG_PRT5_PRT
PinLedRemoteBattLevelHigh__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PinLedRemoteBattLevelHigh__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PinLedRemoteBattLevelHigh__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PinLedRemoteBattLevelHigh__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PinLedRemoteBattLevelHigh__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PinLedRemoteBattLevelHigh__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PinLedRemoteBattLevelHigh__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PinLedRemoteBattLevelHigh__PS EQU CYREG_PRT5_PS
PinLedRemoteBattLevelHigh__SHIFT EQU 5
PinLedRemoteBattLevelHigh__SLW EQU CYREG_PRT5_SLW

; PinLedBoardBattLevelHigh
PinLedBoardBattLevelHigh__0__MASK EQU 0x10
PinLedBoardBattLevelHigh__0__PC EQU CYREG_PRT5_PC4
PinLedBoardBattLevelHigh__0__PORT EQU 5
PinLedBoardBattLevelHigh__0__SHIFT EQU 4
PinLedBoardBattLevelHigh__AG EQU CYREG_PRT5_AG
PinLedBoardBattLevelHigh__AMUX EQU CYREG_PRT5_AMUX
PinLedBoardBattLevelHigh__BIE EQU CYREG_PRT5_BIE
PinLedBoardBattLevelHigh__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PinLedBoardBattLevelHigh__BYP EQU CYREG_PRT5_BYP
PinLedBoardBattLevelHigh__CTL EQU CYREG_PRT5_CTL
PinLedBoardBattLevelHigh__DM0 EQU CYREG_PRT5_DM0
PinLedBoardBattLevelHigh__DM1 EQU CYREG_PRT5_DM1
PinLedBoardBattLevelHigh__DM2 EQU CYREG_PRT5_DM2
PinLedBoardBattLevelHigh__DR EQU CYREG_PRT5_DR
PinLedBoardBattLevelHigh__INP_DIS EQU CYREG_PRT5_INP_DIS
PinLedBoardBattLevelHigh__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PinLedBoardBattLevelHigh__LCD_EN EQU CYREG_PRT5_LCD_EN
PinLedBoardBattLevelHigh__MASK EQU 0x10
PinLedBoardBattLevelHigh__PORT EQU 5
PinLedBoardBattLevelHigh__PRT EQU CYREG_PRT5_PRT
PinLedBoardBattLevelHigh__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PinLedBoardBattLevelHigh__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PinLedBoardBattLevelHigh__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PinLedBoardBattLevelHigh__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PinLedBoardBattLevelHigh__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PinLedBoardBattLevelHigh__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PinLedBoardBattLevelHigh__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PinLedBoardBattLevelHigh__PS EQU CYREG_PRT5_PS
PinLedBoardBattLevelHigh__SHIFT EQU 4
PinLedBoardBattLevelHigh__SLW EQU CYREG_PRT5_SLW

; PinLedRemoteBattLevelLow
PinLedRemoteBattLevelLow__0__MASK EQU 0x80
PinLedRemoteBattLevelLow__0__PC EQU CYREG_PRT5_PC7
PinLedRemoteBattLevelLow__0__PORT EQU 5
PinLedRemoteBattLevelLow__0__SHIFT EQU 7
PinLedRemoteBattLevelLow__AG EQU CYREG_PRT5_AG
PinLedRemoteBattLevelLow__AMUX EQU CYREG_PRT5_AMUX
PinLedRemoteBattLevelLow__BIE EQU CYREG_PRT5_BIE
PinLedRemoteBattLevelLow__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PinLedRemoteBattLevelLow__BYP EQU CYREG_PRT5_BYP
PinLedRemoteBattLevelLow__CTL EQU CYREG_PRT5_CTL
PinLedRemoteBattLevelLow__DM0 EQU CYREG_PRT5_DM0
PinLedRemoteBattLevelLow__DM1 EQU CYREG_PRT5_DM1
PinLedRemoteBattLevelLow__DM2 EQU CYREG_PRT5_DM2
PinLedRemoteBattLevelLow__DR EQU CYREG_PRT5_DR
PinLedRemoteBattLevelLow__INP_DIS EQU CYREG_PRT5_INP_DIS
PinLedRemoteBattLevelLow__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PinLedRemoteBattLevelLow__LCD_EN EQU CYREG_PRT5_LCD_EN
PinLedRemoteBattLevelLow__MASK EQU 0x80
PinLedRemoteBattLevelLow__PORT EQU 5
PinLedRemoteBattLevelLow__PRT EQU CYREG_PRT5_PRT
PinLedRemoteBattLevelLow__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PinLedRemoteBattLevelLow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PinLedRemoteBattLevelLow__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PinLedRemoteBattLevelLow__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PinLedRemoteBattLevelLow__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PinLedRemoteBattLevelLow__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PinLedRemoteBattLevelLow__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PinLedRemoteBattLevelLow__PS EQU CYREG_PRT5_PS
PinLedRemoteBattLevelLow__SHIFT EQU 7
PinLedRemoteBattLevelLow__SLW EQU CYREG_PRT5_SLW

; PinLedRemoteBattLevelMed
PinLedRemoteBattLevelMed__0__MASK EQU 0x40
PinLedRemoteBattLevelMed__0__PC EQU CYREG_PRT5_PC6
PinLedRemoteBattLevelMed__0__PORT EQU 5
PinLedRemoteBattLevelMed__0__SHIFT EQU 6
PinLedRemoteBattLevelMed__AG EQU CYREG_PRT5_AG
PinLedRemoteBattLevelMed__AMUX EQU CYREG_PRT5_AMUX
PinLedRemoteBattLevelMed__BIE EQU CYREG_PRT5_BIE
PinLedRemoteBattLevelMed__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PinLedRemoteBattLevelMed__BYP EQU CYREG_PRT5_BYP
PinLedRemoteBattLevelMed__CTL EQU CYREG_PRT5_CTL
PinLedRemoteBattLevelMed__DM0 EQU CYREG_PRT5_DM0
PinLedRemoteBattLevelMed__DM1 EQU CYREG_PRT5_DM1
PinLedRemoteBattLevelMed__DM2 EQU CYREG_PRT5_DM2
PinLedRemoteBattLevelMed__DR EQU CYREG_PRT5_DR
PinLedRemoteBattLevelMed__INP_DIS EQU CYREG_PRT5_INP_DIS
PinLedRemoteBattLevelMed__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PinLedRemoteBattLevelMed__LCD_EN EQU CYREG_PRT5_LCD_EN
PinLedRemoteBattLevelMed__MASK EQU 0x40
PinLedRemoteBattLevelMed__PORT EQU 5
PinLedRemoteBattLevelMed__PRT EQU CYREG_PRT5_PRT
PinLedRemoteBattLevelMed__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PinLedRemoteBattLevelMed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PinLedRemoteBattLevelMed__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PinLedRemoteBattLevelMed__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PinLedRemoteBattLevelMed__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PinLedRemoteBattLevelMed__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PinLedRemoteBattLevelMed__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PinLedRemoteBattLevelMed__PS EQU CYREG_PRT5_PS
PinLedRemoteBattLevelMed__SHIFT EQU 6
PinLedRemoteBattLevelMed__SLW EQU CYREG_PRT5_SLW

; CapSense_CompCH0_ctComp
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP0_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x01
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 0
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP0_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT0_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 0
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT0_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 0
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x01
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x01
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP0_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP0_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP0_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP0_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP0_SW6
CapSense_CompCH0_ctComp__TR EQU CYREG_CMP0_TR
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x01
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 0

; PinLedBoardBattLevelLow
PinLedBoardBattLevelLow__0__MASK EQU 0x40
PinLedBoardBattLevelLow__0__PC EQU CYREG_PRT12_PC6
PinLedBoardBattLevelLow__0__PORT EQU 12
PinLedBoardBattLevelLow__0__SHIFT EQU 6
PinLedBoardBattLevelLow__AG EQU CYREG_PRT12_AG
PinLedBoardBattLevelLow__BIE EQU CYREG_PRT12_BIE
PinLedBoardBattLevelLow__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PinLedBoardBattLevelLow__BYP EQU CYREG_PRT12_BYP
PinLedBoardBattLevelLow__DM0 EQU CYREG_PRT12_DM0
PinLedBoardBattLevelLow__DM1 EQU CYREG_PRT12_DM1
PinLedBoardBattLevelLow__DM2 EQU CYREG_PRT12_DM2
PinLedBoardBattLevelLow__DR EQU CYREG_PRT12_DR
PinLedBoardBattLevelLow__INP_DIS EQU CYREG_PRT12_INP_DIS
PinLedBoardBattLevelLow__MASK EQU 0x40
PinLedBoardBattLevelLow__PORT EQU 12
PinLedBoardBattLevelLow__PRT EQU CYREG_PRT12_PRT
PinLedBoardBattLevelLow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PinLedBoardBattLevelLow__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PinLedBoardBattLevelLow__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PinLedBoardBattLevelLow__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PinLedBoardBattLevelLow__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PinLedBoardBattLevelLow__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PinLedBoardBattLevelLow__PS EQU CYREG_PRT12_PS
PinLedBoardBattLevelLow__SHIFT EQU 6
PinLedBoardBattLevelLow__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PinLedBoardBattLevelLow__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PinLedBoardBattLevelLow__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PinLedBoardBattLevelLow__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PinLedBoardBattLevelLow__SLW EQU CYREG_PRT12_SLW

; PinLedBoardBattLevelMed
PinLedBoardBattLevelMed__0__MASK EQU 0x80
PinLedBoardBattLevelMed__0__PC EQU CYREG_PRT12_PC7
PinLedBoardBattLevelMed__0__PORT EQU 12
PinLedBoardBattLevelMed__0__SHIFT EQU 7
PinLedBoardBattLevelMed__AG EQU CYREG_PRT12_AG
PinLedBoardBattLevelMed__BIE EQU CYREG_PRT12_BIE
PinLedBoardBattLevelMed__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PinLedBoardBattLevelMed__BYP EQU CYREG_PRT12_BYP
PinLedBoardBattLevelMed__DM0 EQU CYREG_PRT12_DM0
PinLedBoardBattLevelMed__DM1 EQU CYREG_PRT12_DM1
PinLedBoardBattLevelMed__DM2 EQU CYREG_PRT12_DM2
PinLedBoardBattLevelMed__DR EQU CYREG_PRT12_DR
PinLedBoardBattLevelMed__INP_DIS EQU CYREG_PRT12_INP_DIS
PinLedBoardBattLevelMed__MASK EQU 0x80
PinLedBoardBattLevelMed__PORT EQU 12
PinLedBoardBattLevelMed__PRT EQU CYREG_PRT12_PRT
PinLedBoardBattLevelMed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PinLedBoardBattLevelMed__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PinLedBoardBattLevelMed__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PinLedBoardBattLevelMed__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PinLedBoardBattLevelMed__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PinLedBoardBattLevelMed__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PinLedBoardBattLevelMed__PS EQU CYREG_PRT12_PS
PinLedBoardBattLevelMed__SHIFT EQU 7
PinLedBoardBattLevelMed__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PinLedBoardBattLevelMed__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PinLedBoardBattLevelMed__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PinLedBoardBattLevelMed__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PinLedBoardBattLevelMed__SLW EQU CYREG_PRT12_SLW

; TimerMainTick_TimerUDB
TimerMainTick_TimerUDB_nrstSts_stsreg__0__MASK EQU 0x01
TimerMainTick_TimerUDB_nrstSts_stsreg__0__POS EQU 0
TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
TimerMainTick_TimerUDB_nrstSts_stsreg__2__MASK EQU 0x04
TimerMainTick_TimerUDB_nrstSts_stsreg__2__POS EQU 2
TimerMainTick_TimerUDB_nrstSts_stsreg__3__MASK EQU 0x08
TimerMainTick_TimerUDB_nrstSts_stsreg__3__POS EQU 3
TimerMainTick_TimerUDB_nrstSts_stsreg__MASK EQU 0x0D
TimerMainTick_TimerUDB_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
TimerMainTick_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
TimerMainTick_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
TimerMainTick_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
TimerMainTick_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
TimerMainTick_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; CapSense_MeasureCH0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB03_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB03_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB03_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB03_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB03_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB03_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB05_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB05_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB05_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB05_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB05_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB05_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; UartDebug_IntClock
UartDebug_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UartDebug_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UartDebug_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UartDebug_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UartDebug_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UartDebug_IntClock__PM_ACT_MSK EQU 0x02
UartDebug_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UartDebug_IntClock__PM_STBY_MSK EQU 0x02

; CapSense_ClockGen
CapSense_ClockGen_AsyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_AsyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_AsyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_AsyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_AsyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_AsyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_AsyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB12_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB12_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB12_MSK
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; CapSense_IntClock
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x01
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x01

; UartXbee_IntClock
UartXbee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UartXbee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UartXbee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UartXbee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UartXbee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UartXbee_IntClock__PM_ACT_MSK EQU 0x04
UartXbee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UartXbee_IntClock__PM_STBY_MSK EQU 0x04

; CapSense_CmodCH0
CapSense_CmodCH0__0__MASK EQU 0x20
CapSense_CmodCH0__0__PC EQU CYREG_PRT4_PC5
CapSense_CmodCH0__0__PORT EQU 4
CapSense_CmodCH0__0__SHIFT EQU 5
CapSense_CmodCH0__AG EQU CYREG_PRT4_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT4_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT4_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT4_BYP
CapSense_CmodCH0__CTL EQU CYREG_PRT4_CTL
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x20
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT4_PC5
CapSense_CmodCH0__Cmod_CH0__PORT EQU 4
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 5
CapSense_CmodCH0__DM0 EQU CYREG_PRT4_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT4_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT4_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT4_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_CmodCH0__PORT EQU 4
CapSense_CmodCH0__PRT EQU CYREG_PRT4_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT4_PS
CapSense_CmodCH0__SLW EQU CYREG_PRT4_SLW

; CapSense_IdacCH0
CapSense_IdacCH0__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0__D EQU CYREG_DAC0_D
CapSense_IdacCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC0_TR
CapSense_IdacCH0__TST EQU CYREG_DAC0_TST

; CapSense_PortCH0
CapSense_PortCH0__0__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__0__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__0__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__0__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__0__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__0__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__0__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__0__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__0__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__0__MASK EQU 0x04
CapSense_PortCH0__0__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__0__PORT EQU 5
CapSense_PortCH0__0__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__0__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__0__SHIFT EQU 2
CapSense_PortCH0__0__SLW EQU CYREG_PRT5_SLW
CapSense_PortCH0__1__AG EQU CYREG_PRT3_AG
CapSense_PortCH0__1__AMUX EQU CYREG_PRT3_AMUX
CapSense_PortCH0__1__BIE EQU CYREG_PRT3_BIE
CapSense_PortCH0__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_PortCH0__1__BYP EQU CYREG_PRT3_BYP
CapSense_PortCH0__1__CTL EQU CYREG_PRT3_CTL
CapSense_PortCH0__1__DM0 EQU CYREG_PRT3_DM0
CapSense_PortCH0__1__DM1 EQU CYREG_PRT3_DM1
CapSense_PortCH0__1__DM2 EQU CYREG_PRT3_DM2
CapSense_PortCH0__1__DR EQU CYREG_PRT3_DR
CapSense_PortCH0__1__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_PortCH0__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_PortCH0__1__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_PortCH0__1__MASK EQU 0x80
CapSense_PortCH0__1__PC EQU CYREG_PRT3_PC7
CapSense_PortCH0__1__PORT EQU 3
CapSense_PortCH0__1__PRT EQU CYREG_PRT3_PRT
CapSense_PortCH0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_PortCH0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_PortCH0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_PortCH0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_PortCH0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_PortCH0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_PortCH0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_PortCH0__1__PS EQU CYREG_PRT3_PS
CapSense_PortCH0__1__SHIFT EQU 7
CapSense_PortCH0__1__SLW EQU CYREG_PRT3_SLW
CapSense_PortCH0__2__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__2__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__2__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__2__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__2__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__2__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__2__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__2__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__2__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__2__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__2__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__2__MASK EQU 0x20
CapSense_PortCH0__2__PC EQU CYREG_PRT2_PC5
CapSense_PortCH0__2__PORT EQU 2
CapSense_PortCH0__2__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__2__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__2__SHIFT EQU 5
CapSense_PortCH0__2__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__3__AG EQU CYREG_PRT0_AG
CapSense_PortCH0__3__AMUX EQU CYREG_PRT0_AMUX
CapSense_PortCH0__3__BIE EQU CYREG_PRT0_BIE
CapSense_PortCH0__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_PortCH0__3__BYP EQU CYREG_PRT0_BYP
CapSense_PortCH0__3__CTL EQU CYREG_PRT0_CTL
CapSense_PortCH0__3__DM0 EQU CYREG_PRT0_DM0
CapSense_PortCH0__3__DM1 EQU CYREG_PRT0_DM1
CapSense_PortCH0__3__DM2 EQU CYREG_PRT0_DM2
CapSense_PortCH0__3__DR EQU CYREG_PRT0_DR
CapSense_PortCH0__3__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_PortCH0__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_PortCH0__3__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_PortCH0__3__MASK EQU 0x80
CapSense_PortCH0__3__PC EQU CYREG_PRT0_PC7
CapSense_PortCH0__3__PORT EQU 0
CapSense_PortCH0__3__PRT EQU CYREG_PRT0_PRT
CapSense_PortCH0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_PortCH0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_PortCH0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_PortCH0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_PortCH0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_PortCH0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_PortCH0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_PortCH0__3__PS EQU CYREG_PRT0_PS
CapSense_PortCH0__3__SHIFT EQU 7
CapSense_PortCH0__3__SLW EQU CYREG_PRT0_SLW
CapSense_PortCH0__ButtonAlarmOnOff__BTN__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__ButtonAlarmOnOff__BTN__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__ButtonAlarmOnOff__BTN__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__ButtonAlarmOnOff__BTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__ButtonAlarmOnOff__BTN__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__ButtonAlarmOnOff__BTN__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__ButtonAlarmOnOff__BTN__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__ButtonAlarmOnOff__BTN__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__ButtonAlarmOnOff__BTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__ButtonAlarmOnOff__BTN__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__ButtonAlarmOnOff__BTN__MASK EQU 0x20
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PC EQU CYREG_PRT2_PC5
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PORT EQU 2
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__ButtonAlarmOnOff__BTN__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__ButtonAlarmOnOff__BTN__SHIFT EQU 5
CapSense_PortCH0__ButtonAlarmOnOff__BTN__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__ButtonLightMode__BTN__AG EQU CYREG_PRT0_AG
CapSense_PortCH0__ButtonLightMode__BTN__AMUX EQU CYREG_PRT0_AMUX
CapSense_PortCH0__ButtonLightMode__BTN__BIE EQU CYREG_PRT0_BIE
CapSense_PortCH0__ButtonLightMode__BTN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_PortCH0__ButtonLightMode__BTN__BYP EQU CYREG_PRT0_BYP
CapSense_PortCH0__ButtonLightMode__BTN__CTL EQU CYREG_PRT0_CTL
CapSense_PortCH0__ButtonLightMode__BTN__DM0 EQU CYREG_PRT0_DM0
CapSense_PortCH0__ButtonLightMode__BTN__DM1 EQU CYREG_PRT0_DM1
CapSense_PortCH0__ButtonLightMode__BTN__DM2 EQU CYREG_PRT0_DM2
CapSense_PortCH0__ButtonLightMode__BTN__DR EQU CYREG_PRT0_DR
CapSense_PortCH0__ButtonLightMode__BTN__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_PortCH0__ButtonLightMode__BTN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_PortCH0__ButtonLightMode__BTN__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_PortCH0__ButtonLightMode__BTN__MASK EQU 0x80
CapSense_PortCH0__ButtonLightMode__BTN__PC EQU CYREG_PRT0_PC7
CapSense_PortCH0__ButtonLightMode__BTN__PORT EQU 0
CapSense_PortCH0__ButtonLightMode__BTN__PRT EQU CYREG_PRT0_PRT
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_PortCH0__ButtonLightMode__BTN__PS EQU CYREG_PRT0_PS
CapSense_PortCH0__ButtonLightMode__BTN__SHIFT EQU 7
CapSense_PortCH0__ButtonLightMode__BTN__SLW EQU CYREG_PRT0_SLW
CapSense_PortCH0__ButtonLightsOnOff__BTN__AG EQU CYREG_PRT3_AG
CapSense_PortCH0__ButtonLightsOnOff__BTN__AMUX EQU CYREG_PRT3_AMUX
CapSense_PortCH0__ButtonLightsOnOff__BTN__BIE EQU CYREG_PRT3_BIE
CapSense_PortCH0__ButtonLightsOnOff__BTN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_PortCH0__ButtonLightsOnOff__BTN__BYP EQU CYREG_PRT3_BYP
CapSense_PortCH0__ButtonLightsOnOff__BTN__CTL EQU CYREG_PRT3_CTL
CapSense_PortCH0__ButtonLightsOnOff__BTN__DM0 EQU CYREG_PRT3_DM0
CapSense_PortCH0__ButtonLightsOnOff__BTN__DM1 EQU CYREG_PRT3_DM1
CapSense_PortCH0__ButtonLightsOnOff__BTN__DM2 EQU CYREG_PRT3_DM2
CapSense_PortCH0__ButtonLightsOnOff__BTN__DR EQU CYREG_PRT3_DR
CapSense_PortCH0__ButtonLightsOnOff__BTN__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_PortCH0__ButtonLightsOnOff__BTN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_PortCH0__ButtonLightsOnOff__BTN__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_PortCH0__ButtonLightsOnOff__BTN__MASK EQU 0x80
CapSense_PortCH0__ButtonLightsOnOff__BTN__PC EQU CYREG_PRT3_PC7
CapSense_PortCH0__ButtonLightsOnOff__BTN__PORT EQU 3
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRT EQU CYREG_PRT3_PRT
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_PortCH0__ButtonLightsOnOff__BTN__PS EQU CYREG_PRT3_PS
CapSense_PortCH0__ButtonLightsOnOff__BTN__SHIFT EQU 7
CapSense_PortCH0__ButtonLightsOnOff__BTN__SLW EQU CYREG_PRT3_SLW
CapSense_PortCH0__ButtonMotorOnOff__BTN__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__ButtonMotorOnOff__BTN__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__ButtonMotorOnOff__BTN__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__ButtonMotorOnOff__BTN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__ButtonMotorOnOff__BTN__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__ButtonMotorOnOff__BTN__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__ButtonMotorOnOff__BTN__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__ButtonMotorOnOff__BTN__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__ButtonMotorOnOff__BTN__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__ButtonMotorOnOff__BTN__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__ButtonMotorOnOff__BTN__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__ButtonMotorOnOff__BTN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__ButtonMotorOnOff__BTN__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__ButtonMotorOnOff__BTN__MASK EQU 0x04
CapSense_PortCH0__ButtonMotorOnOff__BTN__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__ButtonMotorOnOff__BTN__PORT EQU 5
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__ButtonMotorOnOff__BTN__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__ButtonMotorOnOff__BTN__SHIFT EQU 2
CapSense_PortCH0__ButtonMotorOnOff__BTN__SLW EQU CYREG_PRT5_SLW

; CapSense_BufCH0
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10

; CapSense_IsrCH0
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x2000
CapSense_IsrCH0__INTC_NUMBER EQU 13
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinThrottleVolt
PinThrottleVolt__0__MASK EQU 0x08
PinThrottleVolt__0__PC EQU CYREG_PRT2_PC3
PinThrottleVolt__0__PORT EQU 2
PinThrottleVolt__0__SHIFT EQU 3
PinThrottleVolt__AG EQU CYREG_PRT2_AG
PinThrottleVolt__AMUX EQU CYREG_PRT2_AMUX
PinThrottleVolt__BIE EQU CYREG_PRT2_BIE
PinThrottleVolt__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinThrottleVolt__BYP EQU CYREG_PRT2_BYP
PinThrottleVolt__CTL EQU CYREG_PRT2_CTL
PinThrottleVolt__DM0 EQU CYREG_PRT2_DM0
PinThrottleVolt__DM1 EQU CYREG_PRT2_DM1
PinThrottleVolt__DM2 EQU CYREG_PRT2_DM2
PinThrottleVolt__DR EQU CYREG_PRT2_DR
PinThrottleVolt__INP_DIS EQU CYREG_PRT2_INP_DIS
PinThrottleVolt__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinThrottleVolt__LCD_EN EQU CYREG_PRT2_LCD_EN
PinThrottleVolt__MASK EQU 0x08
PinThrottleVolt__PORT EQU 2
PinThrottleVolt__PRT EQU CYREG_PRT2_PRT
PinThrottleVolt__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinThrottleVolt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinThrottleVolt__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinThrottleVolt__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinThrottleVolt__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinThrottleVolt__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinThrottleVolt__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinThrottleVolt__PS EQU CYREG_PRT2_PS
PinThrottleVolt__SHIFT EQU 3
PinThrottleVolt__SLW EQU CYREG_PRT2_SLW

; UartDebug_BUART
UartDebug_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UartDebug_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UartDebug_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UartDebug_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UartDebug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UartDebug_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UartDebug_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UartDebug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UartDebug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UartDebug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UartDebug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UartDebug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UartDebug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UartDebug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UartDebug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UartDebug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UartDebug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UartDebug_BUART_sTX_TxSts__0__MASK EQU 0x01
UartDebug_BUART_sTX_TxSts__0__POS EQU 0
UartDebug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UartDebug_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UartDebug_BUART_sTX_TxSts__1__MASK EQU 0x02
UartDebug_BUART_sTX_TxSts__1__POS EQU 1
UartDebug_BUART_sTX_TxSts__2__MASK EQU 0x04
UartDebug_BUART_sTX_TxSts__2__POS EQU 2
UartDebug_BUART_sTX_TxSts__3__MASK EQU 0x08
UartDebug_BUART_sTX_TxSts__3__POS EQU 3
UartDebug_BUART_sTX_TxSts__MASK EQU 0x0F
UartDebug_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UartDebug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UartDebug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1

; AdcSar_ADC_SAR
AdcSar_ADC_SAR__CLK EQU CYREG_SAR0_CLK
AdcSar_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
AdcSar_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
AdcSar_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
AdcSar_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
AdcSar_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
AdcSar_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
AdcSar_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
AdcSar_ADC_SAR__CSR7 EQU CYREG_SAR0_CSR7
AdcSar_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
AdcSar_ADC_SAR__PM_ACT_MSK EQU 0x01
AdcSar_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
AdcSar_ADC_SAR__PM_STBY_MSK EQU 0x01
AdcSar_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
AdcSar_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
AdcSar_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
AdcSar_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
AdcSar_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
AdcSar_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
AdcSar_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR0
AdcSar_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR1
AdcSar_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
AdcSar_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; AdcSar_theACLK
AdcSar_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
AdcSar_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
AdcSar_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
AdcSar_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
AdcSar_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
AdcSar_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
AdcSar_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
AdcSar_theACLK__PM_ACT_MSK EQU 0x01
AdcSar_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
AdcSar_theACLK__PM_STBY_MSK EQU 0x01

; PinUartDebugTx
PinUartDebugTx__0__MASK EQU 0x04
PinUartDebugTx__0__PC EQU CYREG_PRT4_PC2
PinUartDebugTx__0__PORT EQU 4
PinUartDebugTx__0__SHIFT EQU 2
PinUartDebugTx__AG EQU CYREG_PRT4_AG
PinUartDebugTx__AMUX EQU CYREG_PRT4_AMUX
PinUartDebugTx__BIE EQU CYREG_PRT4_BIE
PinUartDebugTx__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PinUartDebugTx__BYP EQU CYREG_PRT4_BYP
PinUartDebugTx__CTL EQU CYREG_PRT4_CTL
PinUartDebugTx__DM0 EQU CYREG_PRT4_DM0
PinUartDebugTx__DM1 EQU CYREG_PRT4_DM1
PinUartDebugTx__DM2 EQU CYREG_PRT4_DM2
PinUartDebugTx__DR EQU CYREG_PRT4_DR
PinUartDebugTx__INP_DIS EQU CYREG_PRT4_INP_DIS
PinUartDebugTx__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PinUartDebugTx__LCD_EN EQU CYREG_PRT4_LCD_EN
PinUartDebugTx__MASK EQU 0x04
PinUartDebugTx__PORT EQU 4
PinUartDebugTx__PRT EQU CYREG_PRT4_PRT
PinUartDebugTx__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PinUartDebugTx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PinUartDebugTx__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PinUartDebugTx__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PinUartDebugTx__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PinUartDebugTx__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PinUartDebugTx__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PinUartDebugTx__PS EQU CYREG_PRT4_PS
PinUartDebugTx__SHIFT EQU 2
PinUartDebugTx__SLW EQU CYREG_PRT4_SLW

; PinXbeeIsSleep
PinXbeeIsSleep__0__MASK EQU 0x20
PinXbeeIsSleep__0__PC EQU CYREG_PRT1_PC5
PinXbeeIsSleep__0__PORT EQU 1
PinXbeeIsSleep__0__SHIFT EQU 5
PinXbeeIsSleep__AG EQU CYREG_PRT1_AG
PinXbeeIsSleep__AMUX EQU CYREG_PRT1_AMUX
PinXbeeIsSleep__BIE EQU CYREG_PRT1_BIE
PinXbeeIsSleep__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PinXbeeIsSleep__BYP EQU CYREG_PRT1_BYP
PinXbeeIsSleep__CTL EQU CYREG_PRT1_CTL
PinXbeeIsSleep__DM0 EQU CYREG_PRT1_DM0
PinXbeeIsSleep__DM1 EQU CYREG_PRT1_DM1
PinXbeeIsSleep__DM2 EQU CYREG_PRT1_DM2
PinXbeeIsSleep__DR EQU CYREG_PRT1_DR
PinXbeeIsSleep__INP_DIS EQU CYREG_PRT1_INP_DIS
PinXbeeIsSleep__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PinXbeeIsSleep__LCD_EN EQU CYREG_PRT1_LCD_EN
PinXbeeIsSleep__MASK EQU 0x20
PinXbeeIsSleep__PORT EQU 1
PinXbeeIsSleep__PRT EQU CYREG_PRT1_PRT
PinXbeeIsSleep__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PinXbeeIsSleep__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PinXbeeIsSleep__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PinXbeeIsSleep__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PinXbeeIsSleep__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PinXbeeIsSleep__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PinXbeeIsSleep__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PinXbeeIsSleep__PS EQU CYREG_PRT1_PS
PinXbeeIsSleep__SHIFT EQU 5
PinXbeeIsSleep__SLW EQU CYREG_PRT1_SLW

; UartXbee_BUART
UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UartXbee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
UartXbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UartXbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UartXbee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
UartXbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UartXbee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
UartXbee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UartXbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UartXbee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
UartXbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UartXbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UartXbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UartXbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UartXbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UartXbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UartXbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UartXbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UartXbee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UartXbee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UartXbee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UartXbee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UartXbee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UartXbee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UartXbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UartXbee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UartXbee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UartXbee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UartXbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UartXbee_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UartXbee_BUART_sRX_RxSts__3__MASK EQU 0x08
UartXbee_BUART_sRX_RxSts__3__POS EQU 3
UartXbee_BUART_sRX_RxSts__4__MASK EQU 0x10
UartXbee_BUART_sRX_RxSts__4__POS EQU 4
UartXbee_BUART_sRX_RxSts__5__MASK EQU 0x20
UartXbee_BUART_sRX_RxSts__5__POS EQU 5
UartXbee_BUART_sRX_RxSts__MASK EQU 0x38
UartXbee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UartXbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UartXbee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UartXbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UartXbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UartXbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UartXbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UartXbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UartXbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UartXbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UartXbee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UartXbee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UartXbee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UartXbee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UartXbee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UartXbee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UartXbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UartXbee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UartXbee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UartXbee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UartXbee_BUART_sTX_TxSts__0__MASK EQU 0x01
UartXbee_BUART_sTX_TxSts__0__POS EQU 0
UartXbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UartXbee_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UartXbee_BUART_sTX_TxSts__1__MASK EQU 0x02
UartXbee_BUART_sTX_TxSts__1__POS EQU 1
UartXbee_BUART_sTX_TxSts__2__MASK EQU 0x04
UartXbee_BUART_sTX_TxSts__2__POS EQU 2
UartXbee_BUART_sTX_TxSts__3__MASK EQU 0x08
UartXbee_BUART_sTX_TxSts__3__POS EQU 3
UartXbee_BUART_sTX_TxSts__MASK EQU 0x0F
UartXbee_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UartXbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UartXbee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1

; PinLedInRange
PinLedInRange__0__MASK EQU 0x20
PinLedInRange__0__PC EQU CYREG_PRT12_PC5
PinLedInRange__0__PORT EQU 12
PinLedInRange__0__SHIFT EQU 5
PinLedInRange__AG EQU CYREG_PRT12_AG
PinLedInRange__BIE EQU CYREG_PRT12_BIE
PinLedInRange__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PinLedInRange__BYP EQU CYREG_PRT12_BYP
PinLedInRange__DM0 EQU CYREG_PRT12_DM0
PinLedInRange__DM1 EQU CYREG_PRT12_DM1
PinLedInRange__DM2 EQU CYREG_PRT12_DM2
PinLedInRange__DR EQU CYREG_PRT12_DR
PinLedInRange__INP_DIS EQU CYREG_PRT12_INP_DIS
PinLedInRange__MASK EQU 0x20
PinLedInRange__PORT EQU 12
PinLedInRange__PRT EQU CYREG_PRT12_PRT
PinLedInRange__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PinLedInRange__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PinLedInRange__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PinLedInRange__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PinLedInRange__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PinLedInRange__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PinLedInRange__PS EQU CYREG_PRT12_PS
PinLedInRange__SHIFT EQU 5
PinLedInRange__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PinLedInRange__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PinLedInRange__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PinLedInRange__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PinLedInRange__SLW EQU CYREG_PRT12_SLW

; PinLedMotorOn
PinLedMotorOn__0__MASK EQU 0x10
PinLedMotorOn__0__PC EQU CYREG_PRT12_PC4
PinLedMotorOn__0__PORT EQU 12
PinLedMotorOn__0__SHIFT EQU 4
PinLedMotorOn__AG EQU CYREG_PRT12_AG
PinLedMotorOn__BIE EQU CYREG_PRT12_BIE
PinLedMotorOn__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PinLedMotorOn__BYP EQU CYREG_PRT12_BYP
PinLedMotorOn__DM0 EQU CYREG_PRT12_DM0
PinLedMotorOn__DM1 EQU CYREG_PRT12_DM1
PinLedMotorOn__DM2 EQU CYREG_PRT12_DM2
PinLedMotorOn__DR EQU CYREG_PRT12_DR
PinLedMotorOn__INP_DIS EQU CYREG_PRT12_INP_DIS
PinLedMotorOn__MASK EQU 0x10
PinLedMotorOn__PORT EQU 12
PinLedMotorOn__PRT EQU CYREG_PRT12_PRT
PinLedMotorOn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PinLedMotorOn__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PinLedMotorOn__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PinLedMotorOn__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PinLedMotorOn__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PinLedMotorOn__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PinLedMotorOn__PS EQU CYREG_PRT12_PS
PinLedMotorOn__SHIFT EQU 4
PinLedMotorOn__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PinLedMotorOn__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PinLedMotorOn__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PinLedMotorOn__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PinLedMotorOn__SLW EQU CYREG_PRT12_SLW

; PinUartXbeeRx
PinUartXbeeRx__0__MASK EQU 0x20
PinUartXbeeRx__0__PC EQU CYREG_PRT3_PC5
PinUartXbeeRx__0__PORT EQU 3
PinUartXbeeRx__0__SHIFT EQU 5
PinUartXbeeRx__AG EQU CYREG_PRT3_AG
PinUartXbeeRx__AMUX EQU CYREG_PRT3_AMUX
PinUartXbeeRx__BIE EQU CYREG_PRT3_BIE
PinUartXbeeRx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PinUartXbeeRx__BYP EQU CYREG_PRT3_BYP
PinUartXbeeRx__CTL EQU CYREG_PRT3_CTL
PinUartXbeeRx__DM0 EQU CYREG_PRT3_DM0
PinUartXbeeRx__DM1 EQU CYREG_PRT3_DM1
PinUartXbeeRx__DM2 EQU CYREG_PRT3_DM2
PinUartXbeeRx__DR EQU CYREG_PRT3_DR
PinUartXbeeRx__INP_DIS EQU CYREG_PRT3_INP_DIS
PinUartXbeeRx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PinUartXbeeRx__LCD_EN EQU CYREG_PRT3_LCD_EN
PinUartXbeeRx__MASK EQU 0x20
PinUartXbeeRx__PORT EQU 3
PinUartXbeeRx__PRT EQU CYREG_PRT3_PRT
PinUartXbeeRx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PinUartXbeeRx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PinUartXbeeRx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PinUartXbeeRx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PinUartXbeeRx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PinUartXbeeRx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PinUartXbeeRx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PinUartXbeeRx__PS EQU CYREG_PRT3_PS
PinUartXbeeRx__SHIFT EQU 5
PinUartXbeeRx__SLW EQU CYREG_PRT3_SLW

; PinUartXbeeTx
PinUartXbeeTx__0__MASK EQU 0x10
PinUartXbeeTx__0__PC EQU CYREG_PRT3_PC4
PinUartXbeeTx__0__PORT EQU 3
PinUartXbeeTx__0__SHIFT EQU 4
PinUartXbeeTx__AG EQU CYREG_PRT3_AG
PinUartXbeeTx__AMUX EQU CYREG_PRT3_AMUX
PinUartXbeeTx__BIE EQU CYREG_PRT3_BIE
PinUartXbeeTx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PinUartXbeeTx__BYP EQU CYREG_PRT3_BYP
PinUartXbeeTx__CTL EQU CYREG_PRT3_CTL
PinUartXbeeTx__DM0 EQU CYREG_PRT3_DM0
PinUartXbeeTx__DM1 EQU CYREG_PRT3_DM1
PinUartXbeeTx__DM2 EQU CYREG_PRT3_DM2
PinUartXbeeTx__DR EQU CYREG_PRT3_DR
PinUartXbeeTx__INP_DIS EQU CYREG_PRT3_INP_DIS
PinUartXbeeTx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PinUartXbeeTx__LCD_EN EQU CYREG_PRT3_LCD_EN
PinUartXbeeTx__MASK EQU 0x10
PinUartXbeeTx__PORT EQU 3
PinUartXbeeTx__PRT EQU CYREG_PRT3_PRT
PinUartXbeeTx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PinUartXbeeTx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PinUartXbeeTx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PinUartXbeeTx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PinUartXbeeTx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PinUartXbeeTx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PinUartXbeeTx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PinUartXbeeTx__PS EQU CYREG_PRT3_PS
PinUartXbeeTx__SHIFT EQU 4
PinUartXbeeTx__SLW EQU CYREG_PRT3_SLW

; PinXbeeSleep
PinXbeeSleep__0__MASK EQU 0x10
PinXbeeSleep__0__PC EQU CYREG_PRT4_PC4
PinXbeeSleep__0__PORT EQU 4
PinXbeeSleep__0__SHIFT EQU 4
PinXbeeSleep__AG EQU CYREG_PRT4_AG
PinXbeeSleep__AMUX EQU CYREG_PRT4_AMUX
PinXbeeSleep__BIE EQU CYREG_PRT4_BIE
PinXbeeSleep__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PinXbeeSleep__BYP EQU CYREG_PRT4_BYP
PinXbeeSleep__CTL EQU CYREG_PRT4_CTL
PinXbeeSleep__DM0 EQU CYREG_PRT4_DM0
PinXbeeSleep__DM1 EQU CYREG_PRT4_DM1
PinXbeeSleep__DM2 EQU CYREG_PRT4_DM2
PinXbeeSleep__DR EQU CYREG_PRT4_DR
PinXbeeSleep__INP_DIS EQU CYREG_PRT4_INP_DIS
PinXbeeSleep__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PinXbeeSleep__LCD_EN EQU CYREG_PRT4_LCD_EN
PinXbeeSleep__MASK EQU 0x10
PinXbeeSleep__PORT EQU 4
PinXbeeSleep__PRT EQU CYREG_PRT4_PRT
PinXbeeSleep__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PinXbeeSleep__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PinXbeeSleep__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PinXbeeSleep__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PinXbeeSleep__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PinXbeeSleep__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PinXbeeSleep__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PinXbeeSleep__PS EQU CYREG_PRT4_PS
PinXbeeSleep__SHIFT EQU 4
PinXbeeSleep__SLW EQU CYREG_PRT4_SLW

; IsrMainTick
IsrMainTick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IsrMainTick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IsrMainTick__INTC_MASK EQU 0x10000
IsrMainTick__INTC_NUMBER EQU 16
IsrMainTick__INTC_PRIOR_NUM EQU 7
IsrMainTick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
IsrMainTick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IsrMainTick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinBattVolt
PinBattVolt__0__MASK EQU 0x20
PinBattVolt__0__PC EQU CYREG_PRT0_PC5
PinBattVolt__0__PORT EQU 0
PinBattVolt__0__SHIFT EQU 5
PinBattVolt__AG EQU CYREG_PRT0_AG
PinBattVolt__AMUX EQU CYREG_PRT0_AMUX
PinBattVolt__BIE EQU CYREG_PRT0_BIE
PinBattVolt__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PinBattVolt__BYP EQU CYREG_PRT0_BYP
PinBattVolt__CTL EQU CYREG_PRT0_CTL
PinBattVolt__DM0 EQU CYREG_PRT0_DM0
PinBattVolt__DM1 EQU CYREG_PRT0_DM1
PinBattVolt__DM2 EQU CYREG_PRT0_DM2
PinBattVolt__DR EQU CYREG_PRT0_DR
PinBattVolt__INP_DIS EQU CYREG_PRT0_INP_DIS
PinBattVolt__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PinBattVolt__LCD_EN EQU CYREG_PRT0_LCD_EN
PinBattVolt__MASK EQU 0x20
PinBattVolt__PORT EQU 0
PinBattVolt__PRT EQU CYREG_PRT0_PRT
PinBattVolt__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PinBattVolt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PinBattVolt__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PinBattVolt__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PinBattVolt__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PinBattVolt__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PinBattVolt__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PinBattVolt__PS EQU CYREG_PRT0_PS
PinBattVolt__SHIFT EQU 5
PinBattVolt__SLW EQU CYREG_PRT0_SLW

; PinLedAlarm
PinLedAlarm__0__MASK EQU 0x80
PinLedAlarm__0__PC EQU CYREG_PRT2_PC7
PinLedAlarm__0__PORT EQU 2
PinLedAlarm__0__SHIFT EQU 7
PinLedAlarm__AG EQU CYREG_PRT2_AG
PinLedAlarm__AMUX EQU CYREG_PRT2_AMUX
PinLedAlarm__BIE EQU CYREG_PRT2_BIE
PinLedAlarm__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinLedAlarm__BYP EQU CYREG_PRT2_BYP
PinLedAlarm__CTL EQU CYREG_PRT2_CTL
PinLedAlarm__DM0 EQU CYREG_PRT2_DM0
PinLedAlarm__DM1 EQU CYREG_PRT2_DM1
PinLedAlarm__DM2 EQU CYREG_PRT2_DM2
PinLedAlarm__DR EQU CYREG_PRT2_DR
PinLedAlarm__INP_DIS EQU CYREG_PRT2_INP_DIS
PinLedAlarm__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinLedAlarm__LCD_EN EQU CYREG_PRT2_LCD_EN
PinLedAlarm__MASK EQU 0x80
PinLedAlarm__PORT EQU 2
PinLedAlarm__PRT EQU CYREG_PRT2_PRT
PinLedAlarm__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinLedAlarm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinLedAlarm__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinLedAlarm__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinLedAlarm__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinLedAlarm__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinLedAlarm__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinLedAlarm__PS EQU CYREG_PRT2_PS
PinLedAlarm__SHIFT EQU 7
PinLedAlarm__SLW EQU CYREG_PRT2_SLW

; AdcSar_IRQ
AdcSar_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
AdcSar_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
AdcSar_IRQ__INTC_MASK EQU 0x400
AdcSar_IRQ__INTC_NUMBER EQU 10
AdcSar_IRQ__INTC_PRIOR_NUM EQU 7
AdcSar_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
AdcSar_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
AdcSar_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinDebug
PinDebug__0__MASK EQU 0x08
PinDebug__0__PC EQU CYREG_PRT4_PC3
PinDebug__0__PORT EQU 4
PinDebug__0__SHIFT EQU 3
PinDebug__AG EQU CYREG_PRT4_AG
PinDebug__AMUX EQU CYREG_PRT4_AMUX
PinDebug__BIE EQU CYREG_PRT4_BIE
PinDebug__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PinDebug__BYP EQU CYREG_PRT4_BYP
PinDebug__CTL EQU CYREG_PRT4_CTL
PinDebug__DM0 EQU CYREG_PRT4_DM0
PinDebug__DM1 EQU CYREG_PRT4_DM1
PinDebug__DM2 EQU CYREG_PRT4_DM2
PinDebug__DR EQU CYREG_PRT4_DR
PinDebug__INP_DIS EQU CYREG_PRT4_INP_DIS
PinDebug__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PinDebug__LCD_EN EQU CYREG_PRT4_LCD_EN
PinDebug__MASK EQU 0x08
PinDebug__PORT EQU 4
PinDebug__PRT EQU CYREG_PRT4_PRT
PinDebug__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PinDebug__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PinDebug__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PinDebug__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PinDebug__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PinDebug__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PinDebug__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PinDebug__PS EQU CYREG_PRT4_PS
PinDebug__SHIFT EQU 3
PinDebug__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E136069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0400
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
