TimeQuest Timing Analyzer report for student
Mon Oct 16 19:14:42 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'IN_CLK'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
 65. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
 69. Slow 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 71. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'IN_CLK'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. MTBF Summary
 83. Synchronizer Summary
 84. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
109. Fast 1200mV 0C Model Setup Summary
110. Fast 1200mV 0C Model Hold Summary
111. Fast 1200mV 0C Model Recovery Summary
112. Fast 1200mV 0C Model Removal Summary
113. Fast 1200mV 0C Model Minimum Pulse Width Summary
114. Fast 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
115. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
116. Fast 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
118. Fast 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
119. Fast 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
121. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'IN_CLK'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
126. Setup Times
127. Hold Times
128. Clock to Output Times
129. Minimum Clock to Output Times
130. Propagation Delay
131. Minimum Propagation Delay
132. MTBF Summary
133. Synchronizer Summary
134. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
159. Multicorner Timing Analysis Summary
160. Setup Times
161. Hold Times
162. Clock to Output Times
163. Minimum Clock to Output Times
164. Propagation Delay
165. Minimum Propagation Delay
166. Board Trace Model Assignments
167. Input Transition Times
168. Slow Corner Signal Integrity Metrics
169. Fast Corner Signal Integrity Metrics
170. Setup Transfers
171. Hold Transfers
172. Recovery Transfers
173. Removal Transfers
174. Report TCCS
175. Report RSKM
176. Unconstrained Paths
177. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; student                                             ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C10E144C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; system.sdc    ; OK     ; Mon Oct 16 19:14:41 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                     ; Targets                                                                      ;
+--------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; altera_reserved_tck                                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                            ; { altera_reserved_tck }                                                      ;
; IN_CLK                                                                   ; Base      ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                            ; { IN_CLK }                                                                   ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 74.074  ; 13.5 MHz  ; 0.000 ; 37.037 ; 50.00      ; 80        ; 27          ;       ;        ;           ;            ; false    ; IN_CLK ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0] ; { sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 9.259   ; 108.0 MHz ; 0.000 ; 4.629  ; 50.00      ; 10        ; 27          ;       ;        ;           ;            ; false    ; IN_CLK ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0] ; { sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+--------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; 93.09 MHz  ; 93.09 MHz       ; altera_reserved_tck                                                      ;      ;
; 190.84 MHz ; 190.84 MHz      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 333.56 MHz ; 333.56 MHz      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.019  ; 0.000         ;
; altera_reserved_tck                                                      ; 44.629 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 71.076 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                      ; 0.452 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.453 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.905 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.388 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.346  ; 0.000         ;
; IN_CLK                                                                   ; 12.385 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.756 ; 0.000         ;
; altera_reserved_tck                                                      ; 49.460 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 4.019 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.150      ;
; 4.019 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.150      ;
; 4.020 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.149      ;
; 4.020 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.149      ;
; 4.021 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.148      ;
; 4.021 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.148      ;
; 4.022 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.147      ;
; 4.022 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.147      ;
; 4.023 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.146      ;
; 4.025 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 5.144      ;
; 4.207 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.962      ;
; 4.207 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.962      ;
; 4.208 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.961      ;
; 4.208 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.961      ;
; 4.211 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.958      ;
; 4.355 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.814      ;
; 4.355 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.814      ;
; 4.356 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.813      ;
; 4.356 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.813      ;
; 4.359 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.810      ;
; 4.368 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.801      ;
; 4.368 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.801      ;
; 4.369 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.800      ;
; 4.369 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.800      ;
; 4.370 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.799      ;
; 4.370 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.799      ;
; 4.371 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.798      ;
; 4.371 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.798      ;
; 4.372 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.797      ;
; 4.374 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.795      ;
; 4.519 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.650      ;
; 4.519 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.650      ;
; 4.520 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.649      ;
; 4.520 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.649      ;
; 4.523 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.646      ;
; 4.667 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.502      ;
; 4.667 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.502      ;
; 4.668 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.501      ;
; 4.668 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.501      ;
; 4.671 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.498      ;
; 4.693 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.477      ;
; 4.695 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.475      ;
; 4.695 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.475      ;
; 4.695 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.475      ;
; 4.695 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.475      ;
; 4.697 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.473      ;
; 4.697 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.473      ;
; 4.697 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.473      ;
; 4.881 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.289      ;
; 4.883 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.287      ;
; 4.883 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.287      ;
; 4.883 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.287      ;
; 4.955 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.214      ;
; 4.955 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.214      ;
; 4.956 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.214      ;
; 4.956 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.214      ;
; 4.956 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.213      ;
; 4.956 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.213      ;
; 4.957 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.213      ;
; 4.957 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.213      ;
; 4.959 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 4.210      ;
; 4.960 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.210      ;
; 4.966 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.204      ;
; 4.967 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.203      ;
; 4.968 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.202      ;
; 4.969 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.201      ;
; 4.970 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.200      ;
; 4.970 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.200      ;
; 4.972 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.198      ;
; 4.972 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.198      ;
; 5.029 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.141      ;
; 5.031 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.139      ;
; 5.031 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.139      ;
; 5.031 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.139      ;
; 5.134 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.036      ;
; 5.134 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.036      ;
; 5.135 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.035      ;
; 5.135 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.035      ;
; 5.138 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.032      ;
; 5.145 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.025      ;
; 5.146 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.024      ;
; 5.149 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.021      ;
; 5.149 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 4.021      ;
; 5.229 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 3.940      ;
; 5.229 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 3.940      ;
; 5.230 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 3.939      ;
; 5.230 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 3.939      ;
; 5.233 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.091     ; 3.936      ;
; 5.279 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.891      ;
; 5.280 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.890      ;
; 5.283 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.887      ;
; 5.283 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.887      ;
; 5.286 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.884      ;
; 5.286 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.884      ;
; 5.287 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.883      ;
; 5.287 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.883      ;
; 5.290 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.880      ;
; 5.337 ; adc_controller:adc_ctrl_inst|row_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.833      ;
; 5.337 ; adc_controller:adc_ctrl_inst|row_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.833      ;
; 5.338 ; adc_controller:adc_ctrl_inst|row_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.090     ; 3.832      ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.615      ;
; 45.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.973      ;
; 45.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.860      ;
; 45.390 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.858      ;
; 45.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.795      ;
; 45.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.599      ;
; 45.779 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.469      ;
; 46.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.948      ;
; 46.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.885      ;
; 46.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.857      ;
; 46.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.854      ;
; 46.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.638      ;
; 46.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.468      ;
; 46.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.394      ;
; 46.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.271      ;
; 47.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.113      ;
; 47.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.592      ;
; 48.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.245      ;
; 94.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.187      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.044      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.730      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.730      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.730      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.730      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.730      ;
; 95.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.587      ;
; 95.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.587      ;
; 95.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.587      ;
; 95.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.587      ;
; 95.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.587      ;
; 95.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.577      ;
; 95.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.577      ;
; 95.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.577      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.506      ;
; 95.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.440      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.430      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.430      ;
; 95.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.427      ;
; 95.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.427      ;
; 95.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.427      ;
; 95.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.426      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.434      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.434      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.434      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.406      ;
; 95.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.396      ;
; 95.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.396      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.393      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.393      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.393      ;
; 95.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.392      ;
; 95.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.389      ;
; 95.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.386      ;
; 95.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.386      ;
; 95.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.386      ;
; 95.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.355      ;
; 95.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.352      ;
; 95.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.352      ;
; 95.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.352      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.292      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.204      ;
; 95.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.192      ;
; 95.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.182      ;
; 95.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.182      ;
; 95.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.188      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.179      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.179      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.179      ;
; 95.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.178      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.154      ;
; 95.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.141      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.141      ;
; 95.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.140      ;
; 95.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.138      ;
; 95.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.138      ;
; 95.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.138      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.116      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.116      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 71.076 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.918      ;
; 71.184 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.810      ;
; 71.221 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.773      ;
; 71.333 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.661      ;
; 71.345 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.648      ;
; 71.366 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.628      ;
; 71.444 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.549      ;
; 71.456 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.537      ;
; 71.460 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.533      ;
; 71.479 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.515      ;
; 71.490 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.503      ;
; 71.494 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.499      ;
; 71.502 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.491      ;
; 71.513 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.481      ;
; 71.539 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.454      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.583 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.410      ;
; 71.589 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.404      ;
; 71.589 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.404      ;
; 71.601 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.392      ;
; 71.605 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.388      ;
; 71.636 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.357      ;
; 71.639 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.354      ;
; 71.640 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.353      ;
; 71.688 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.305      ;
; 71.734 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.259      ;
; 71.735 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.258      ;
; 71.735 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.258      ;
; 71.750 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.243      ;
; 71.752 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 2.241      ;
; 71.896 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.081     ; 2.098      ;
; 72.154 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.839      ;
; 72.188 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.805      ;
; 72.335 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.658      ;
; 72.337 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.656      ;
; 72.338 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.655      ;
; 72.338 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.655      ;
; 72.339 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.654      ;
; 72.719 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|hw_reset_ff  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.082     ; 1.274      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.778      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.788      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.517 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.812      ;
; 0.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.830      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.852      ;
; 0.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.860      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.663 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.957      ;
; 0.667 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.961      ;
; 0.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.983      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.987      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.990      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.994      ;
; 0.704 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.997      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.000      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.000      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.005      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.925 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|hw_reset_ff  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 1.135 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.137 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.431      ;
; 1.137 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.431      ;
; 1.139 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.433      ;
; 1.274 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.568      ;
; 1.317 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.611      ;
; 1.479 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.773      ;
; 1.481 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.775      ;
; 1.489 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.783      ;
; 1.489 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.783      ;
; 1.490 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.784      ;
; 1.506 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.800      ;
; 1.508 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.802      ;
; 1.508 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.802      ;
; 1.602 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.896      ;
; 1.620 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.914      ;
; 1.629 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.923      ;
; 1.630 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.924      ;
; 1.647 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.941      ;
; 1.647 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.941      ;
; 1.649 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.943      ;
; 1.689 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.983      ;
; 1.742 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.036      ;
; 1.759 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.053      ;
; 1.767 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.061      ;
; 1.769 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.063      ;
; 1.786 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.080      ;
; 1.788 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.082      ;
; 1.811 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.105      ;
; 1.830 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.124      ;
; 1.951 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.245      ;
; 1.969 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.263      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.077 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.091 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.385      ;
; 2.108 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.402      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.779      ;
; 0.486 ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.779      ;
; 0.486 ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.779      ;
; 0.486 ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.779      ;
; 0.499 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; adc_controller:adc_ctrl_inst|oddeven_mstb[0]                                                                                                                                                                                  ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[0]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.797      ;
; 0.509 ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|adc_clk_ff                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.804      ;
; 0.536 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.829      ;
; 0.624 ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.917      ;
; 0.642 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.652 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.945      ;
; 0.698 ; adc_controller:adc_ctrl_inst|vert_sync_mstb[0]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.993      ;
; 0.714 ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.006      ;
; 0.742 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.037      ;
; 0.747 ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.752 ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.049      ;
; 0.756 ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.757 ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.051      ;
; 0.758 ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.052      ;
; 0.763 ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.770 ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.069      ;
; 0.794 ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.087      ;
; 0.796 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.089      ;
; 0.811 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.104      ;
; 0.832 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.125      ;
; 0.833 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.126      ;
; 0.833 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.126      ;
; 0.835 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.128      ;
; 0.839 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.132      ;
; 0.917 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.210      ;
; 0.934 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.227      ;
; 0.963 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.256      ;
; 0.969 ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.263      ;
; 0.979 ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.272      ;
; 1.048 ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.342      ;
; 1.098 ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.102 ; reset_generator:rst_gen_inst|hw_reset_ff                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; -0.002       ; 0.189      ; 1.521      ;
; 1.107 ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.403      ;
; 1.110 ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.404      ;
; 1.110 ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.404      ;
; 1.115 ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.340      ;
; 96.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.720      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.341      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.329      ;
; 96.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.333      ;
; 97.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.446      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.191      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.126      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.058      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.959      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.959      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.959      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.792      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.388  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.682      ;
; 1.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.858      ;
; 1.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.858      ;
; 1.563  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.858      ;
; 1.661  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.955      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.736  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.034      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.038      ;
; 1.934  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.229      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.080      ;
; 2.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.094      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 2.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.097      ;
; 3.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.417      ;
; 51.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.415      ; 2.194      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_clk_ff                                                                                                                                                                                       ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|comp_sync_mstb[0]                                                                                                                                                                                ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_blanc_ff                                                                                                                                                                                     ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_clk_ff                                                                                                                                                                                       ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|oddeven_mstb[0]                                                                                                                                                                                  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|vert_sync_mstb[0]                                                                                                                                                                                ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3]  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]  ;
; 4.349 ; 4.569        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; 4.349 ; 4.569        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ;
; 4.349 ; 4.569        ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'IN_CLK'                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+
; 12.385 ; 12.385       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; IN_CLK~input|o                                                                     ;
; 12.395 ; 12.395       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.395 ; 12.395       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 12.395 ; 12.395       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.408 ; 12.408       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; IN_CLK~input|i                                                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; IN_CLK~input|i                                                                     ;
; 12.591 ; 12.591       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.602 ; 12.602       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.602 ; 12.602       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 12.602 ; 12.602       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.615 ; 12.615       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; IN_CLK~input|o                                                                     ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; IN_CLK ; Rise       ; IN_CLK                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 36.756 ; 36.976       ; 0.220          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 36.907 ; 37.095       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 36.908 ; 37.096       ; 0.188          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
; 37.004 ; 37.004       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|inclk[0] ;
; 37.004 ; 37.004       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|outclk   ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|hw_reset_ff|clk                                                             ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[0]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[1]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[2]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[3]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[4]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[5]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[6]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[7]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|hw_reset_ff|clk                                                             ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[0]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[1]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[2]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[3]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[4]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[5]|clk                                                            ;
; 37.047 ; 37.047       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[6]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[7]|clk                                                            ;
; 37.068 ; 37.068       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|inclk[0] ;
; 37.068 ; 37.068       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|outclk   ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.460 ; 49.680       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                    ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                     ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                   ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                   ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                   ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                   ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                   ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                          ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                         ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                    ;
; 49.521 ; 49.709       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                    ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]                                                ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.702  ; 2.792  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.718  ; 6.729  ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.554  ; 0.865  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; -0.001 ; 0.306  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.554  ; 0.865  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.015  ; 0.340  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; -0.177 ; 0.129  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.036  ; 0.372  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.548  ; 0.843  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.459  ; 0.768  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; -0.013 ; 0.350  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; -2.339 ; -2.147 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.488  ; 0.705  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; -2.298 ; -2.119 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.509  ; 1.387  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.878 ; -1.043 ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.912  ; 0.627  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; 0.727  ; 0.430  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.194  ; -0.108 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.712  ; 0.396  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; 0.912  ; 0.627  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.692  ; 0.366  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.195  ; -0.088 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.285  ; -0.014 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; 0.755  ; 0.415  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; 2.979  ; 2.802  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.270  ; 0.073  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; 2.922  ; 2.747  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.216 ; 12.698 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 9.431  ; 9.296  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 9.939  ; 9.805  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 9.137  ; 9.039  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 10.945 ; 10.834 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 10.612 ; 10.412 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 9.826  ; 9.608  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 10.402 ; 10.261 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 10.945 ; 10.834 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 9.800  ; 9.647  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 9.999  ; 9.844  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 10.716 ; 10.652 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 9.898  ; 9.844  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.971  ; 10.456 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 9.009  ; 8.878  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 9.497  ; 9.367  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 8.727  ; 8.631  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 9.362  ; 9.177  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 10.143 ; 9.949  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 9.388  ; 9.177  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 9.946  ; 9.810  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 10.461 ; 10.354 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 9.362  ; 9.214  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 9.560  ; 9.411  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 10.242 ; 10.180 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 9.455  ; 9.402  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 4.087 ; 4.303 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 4.059 ; 4.270 ;    ;
+------------+-------------+----+-------+-------+----+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.086 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                          ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.086                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] ;                        ;              ;                  ; 8.086        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.295                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;                        ;              ;                  ; 8.295        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.295                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9] ;                        ;              ;                  ; 8.295        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.295                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5] ;                        ;              ;                  ; 8.295        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.295                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;                        ;              ;                  ; 8.295        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.295                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;                        ;              ;                  ; 8.295        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.296                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;                        ;              ;                  ; 8.296        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.297                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;                        ;              ;                  ; 8.297        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.297                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;                        ;              ;                  ; 8.297        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.297                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8] ;                        ;              ;                  ; 8.297        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.297                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] ;                        ;              ;                  ; 8.297        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.297                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;                        ;              ;                  ; 8.297        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.297                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;                        ;              ;                  ; 8.297        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.298                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6] ;                        ;              ;                  ; 8.298        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.298                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4] ;                        ;              ;                  ; 8.298        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                              ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note ;
+------------+-----------------+--------------------------------------------------------------------------+------+
; 100.2 MHz  ; 100.2 MHz       ; altera_reserved_tck                                                      ;      ;
; 201.41 MHz ; 201.41 MHz      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 364.17 MHz ; 364.17 MHz      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.294  ; 0.000         ;
; altera_reserved_tck                                                      ; 45.010 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 71.328 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                      ; 0.401 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.401 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.200 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.286 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.344  ; 0.000         ;
; IN_CLK                                                                   ; 12.383 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.754 ; 0.000         ;
; altera_reserved_tck                                                      ; 49.325 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                         ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 4.294 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.884      ;
; 4.295 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.883      ;
; 4.295 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.883      ;
; 4.295 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.883      ;
; 4.296 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.882      ;
; 4.296 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.882      ;
; 4.297 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.881      ;
; 4.297 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.881      ;
; 4.297 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.881      ;
; 4.298 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.880      ;
; 4.471 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.707      ;
; 4.472 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.706      ;
; 4.472 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.706      ;
; 4.472 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.706      ;
; 4.473 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.705      ;
; 4.608 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.570      ;
; 4.609 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.569      ;
; 4.609 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.569      ;
; 4.609 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.569      ;
; 4.610 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.568      ;
; 4.641 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.537      ;
; 4.642 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.536      ;
; 4.642 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.536      ;
; 4.642 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.536      ;
; 4.643 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.535      ;
; 4.644 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.534      ;
; 4.645 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.533      ;
; 4.645 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.533      ;
; 4.645 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.533      ;
; 4.646 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.532      ;
; 4.780 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.398      ;
; 4.781 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.397      ;
; 4.781 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.397      ;
; 4.781 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.397      ;
; 4.782 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.396      ;
; 4.895 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.285      ;
; 4.896 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.284      ;
; 4.897 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.283      ;
; 4.897 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.283      ;
; 4.897 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.283      ;
; 4.898 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.282      ;
; 4.899 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.281      ;
; 4.899 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.281      ;
; 4.917 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.261      ;
; 4.918 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.260      ;
; 4.918 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.260      ;
; 4.918 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.260      ;
; 4.919 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 4.259      ;
; 5.072 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.108      ;
; 5.073 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.107      ;
; 5.074 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.106      ;
; 5.074 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 4.106      ;
; 5.192 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.986      ;
; 5.193 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.985      ;
; 5.193 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.985      ;
; 5.193 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.985      ;
; 5.194 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.984      ;
; 5.209 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.971      ;
; 5.210 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.970      ;
; 5.211 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.969      ;
; 5.211 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.969      ;
; 5.242 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.938      ;
; 5.243 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.937      ;
; 5.244 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.936      ;
; 5.244 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.936      ;
; 5.245 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.935      ;
; 5.246 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.934      ;
; 5.247 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.933      ;
; 5.247 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.933      ;
; 5.260 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.919      ;
; 5.261 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.918      ;
; 5.261 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.918      ;
; 5.261 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.918      ;
; 5.262 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.917      ;
; 5.381 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.799      ;
; 5.382 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.798      ;
; 5.383 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.797      ;
; 5.383 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.797      ;
; 5.418 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.761      ;
; 5.419 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.760      ;
; 5.419 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.760      ;
; 5.419 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.760      ;
; 5.420 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.759      ;
; 5.445 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.733      ;
; 5.446 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.732      ;
; 5.446 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.732      ;
; 5.446 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.732      ;
; 5.447 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.083     ; 3.731      ;
; 5.518 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.662      ;
; 5.519 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.661      ;
; 5.520 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.660      ;
; 5.520 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.081     ; 3.660      ;
; 5.559 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.620      ;
; 5.560 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.619      ;
; 5.560 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.619      ;
; 5.560 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.619      ;
; 5.561 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.618      ;
; 5.589 ; adc_controller:adc_ctrl_inst|row_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.590      ;
; 5.590 ; adc_controller:adc_ctrl_inst|row_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.589      ;
; 5.590 ; adc_controller:adc_ctrl_inst|row_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.082     ; 3.589      ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 5.386      ;
; 45.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 4.734      ;
; 45.736 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 4.662      ;
; 45.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 4.632      ;
; 45.814 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 4.584      ;
; 45.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 4.406      ;
; 46.120 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.397      ; 4.279      ;
; 46.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.392      ; 3.641      ;
; 46.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.392      ; 3.585      ;
; 46.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.565      ;
; 46.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.559      ;
; 46.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.392      ; 3.473      ;
; 47.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 3.301      ;
; 47.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.173      ;
; 47.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.109      ;
; 47.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 2.971      ;
; 47.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.393      ; 2.470      ;
; 49.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 1.126      ;
; 95.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.862      ;
; 95.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.723      ;
; 95.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.507      ;
; 95.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.507      ;
; 95.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.507      ;
; 95.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.507      ;
; 95.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.507      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.368      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.368      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.368      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.368      ;
; 95.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.368      ;
; 95.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.366      ;
; 95.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.366      ;
; 95.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.366      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.251      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.227      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.227      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.227      ;
; 95.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.211      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.210      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.210      ;
; 95.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.208      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.207      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.207      ;
; 95.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.206      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.168      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.164      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.164      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.164      ;
; 95.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.136      ;
; 95.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.135      ;
; 95.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.135      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.133      ;
; 95.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.132      ;
; 95.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.132      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.131      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.093      ;
; 95.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.089      ;
; 95.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.089      ;
; 95.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.089      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.980      ;
; 95.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.955      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.922      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.922      ;
; 96.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.918      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.877      ;
; 96.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.880      ;
; 96.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.865      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 71.328 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.676      ;
; 71.448 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.556      ;
; 71.453 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.551      ;
; 71.576 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.428      ;
; 71.579 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.425      ;
; 71.611 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.392      ;
; 71.678 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.325      ;
; 71.689 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.314      ;
; 71.702 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.301      ;
; 71.703 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.301      ;
; 71.705 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 2.299      ;
; 71.736 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.267      ;
; 71.739 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.264      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.770 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.233      ;
; 71.803 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.200      ;
; 71.809 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.194      ;
; 71.814 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.189      ;
; 71.827 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.176      ;
; 71.827 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.176      ;
; 71.863 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.140      ;
; 71.864 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.139      ;
; 71.866 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.137      ;
; 71.937 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.066      ;
; 71.940 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.063      ;
; 71.942 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.061      ;
; 71.952 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.051      ;
; 71.952 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.051      ;
; 71.954 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 2.049      ;
; 72.066 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.072     ; 1.938      ;
; 72.340 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.663      ;
; 72.348 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.655      ;
; 72.486 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.517      ;
; 72.486 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.517      ;
; 72.509 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.494      ;
; 72.511 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.492      ;
; 72.512 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.491      ;
; 72.823 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|hw_reset_ff  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.073     ; 1.180      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.715      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.769      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.781      ;
; 0.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.799      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.854      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.619 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.621 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.891      ;
; 0.623 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.890      ;
; 0.626 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.894      ;
; 0.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.899      ;
; 0.633 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.904      ;
; 0.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.903      ;
; 0.636 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.903      ;
; 0.642 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.912      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.684      ;
; 0.447 ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.715      ;
; 0.448 ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.717      ;
; 0.461 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.729      ;
; 0.464 ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.732      ;
; 0.468 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[0]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; adc_controller:adc_ctrl_inst|oddeven_mstb[0]                                                                                                                                                                                  ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.477 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|adc_clk_ff                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.746      ;
; 0.506 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.774      ;
; 0.577 ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.845      ;
; 0.598 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.609 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.877      ;
; 0.644 ; adc_controller:adc_ctrl_inst|vert_sync_mstb[0]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.913      ;
; 0.657 ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.923      ;
; 0.690 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.960      ;
; 0.698 ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.977      ;
; 0.716 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.984      ;
; 0.721 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.989      ;
; 0.723 ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.991      ;
; 0.723 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.991      ;
; 0.738 ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.006      ;
; 0.741 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.009      ;
; 0.743 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.011      ;
; 0.743 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.012      ;
; 0.745 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.013      ;
; 0.751 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.019      ;
; 0.778 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.046      ;
; 0.858 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.126      ;
; 0.865 ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.134      ;
; 0.866 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.134      ;
; 0.867 ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.135      ;
; 0.901 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.169      ;
; 0.947 ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.217      ;
; 0.985 ; reset_generator:rst_gen_inst|hw_reset_ff                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; -0.002       ; 0.166      ; 1.364      ;
; 1.014 ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.282      ;
; 1.016 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.285      ;
; 1.021 ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.295      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.857 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|hw_reset_ff  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.124      ;
; 1.047 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.050 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.052 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.054 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.191 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.459      ;
; 1.217 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.485      ;
; 1.349 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.617      ;
; 1.350 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.618      ;
; 1.361 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.629      ;
; 1.363 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.631      ;
; 1.366 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.634      ;
; 1.379 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.647      ;
; 1.380 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.648      ;
; 1.380 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.648      ;
; 1.454 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.722      ;
; 1.471 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.739      ;
; 1.484 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.752      ;
; 1.489 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.757      ;
; 1.501 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.769      ;
; 1.502 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.770      ;
; 1.511 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.779      ;
; 1.537 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.805      ;
; 1.580 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.848      ;
; 1.593 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.861      ;
; 1.610 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.878      ;
; 1.612 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.880      ;
; 1.623 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.891      ;
; 1.633 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.901      ;
; 1.641 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.909      ;
; 1.660 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.928      ;
; 1.764 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.032      ;
; 1.781 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.049      ;
; 1.890 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.158      ;
; 1.903 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.171      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
; 1.931 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.198      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 2.196      ;
; 96.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.494      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.109      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.101      ;
; 96.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.098      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.294      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.054      ;
; 97.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.977      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.916      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.832      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.832      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.832      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.619      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.286  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.554      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.672      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.672      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.672      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.761      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.834      ;
; 1.582  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.988      ;
; 2.575  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.845      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.846      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.594  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.861      ;
; 2.854  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.125      ;
; 51.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.553      ; 1.977      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3]  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_blanc_ff                                                                                                                                                                                     ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_clk_ff                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8]  ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9]  ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_clk_ff                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'IN_CLK'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+
; 12.383 ; 12.383       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.383 ; 12.383       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 12.383 ; 12.383       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.385 ; 12.385       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; IN_CLK~input|o                                                                     ;
; 12.402 ; 12.402       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; IN_CLK~input|i                                                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; IN_CLK~input|i                                                                     ;
; 12.598 ; 12.598       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.615 ; 12.615       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; IN_CLK~input|o                                                                     ;
; 12.615 ; 12.615       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.615 ; 12.615       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 12.615 ; 12.615       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; IN_CLK ; Rise       ; IN_CLK                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 36.754 ; 36.970       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 36.755 ; 36.971       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 36.915 ; 37.099       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 36.916 ; 37.100       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
; 37.002 ; 37.002       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|inclk[0] ;
; 37.002 ; 37.002       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|outclk   ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|hw_reset_ff|clk                                                             ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[0]|clk                                                            ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[1]|clk                                                            ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[2]|clk                                                            ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[3]|clk                                                            ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[4]|clk                                                            ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[5]|clk                                                            ;
; 37.024 ; 37.024       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[6]|clk                                                            ;
; 37.025 ; 37.025       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[7]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|hw_reset_ff|clk                                                             ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[0]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[1]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[2]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[3]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[4]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[5]|clk                                                            ;
; 37.048 ; 37.048       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[6]|clk                                                            ;
; 37.049 ; 37.049       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[7]|clk                                                            ;
; 37.070 ; 37.070       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|inclk[0] ;
; 37.070 ; 37.070       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|outclk   ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 71.587 ; 74.074       ; 2.487          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.325 ; 49.541       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                    ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                      ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                      ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                      ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                      ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                          ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                    ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                   ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16]                                                ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                 ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]                                                ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                ;
; 49.374 ; 49.558       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.737  ; 2.799  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.674  ; 6.685  ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.539  ; 0.721  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; 0.006  ; 0.203  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.535  ; 0.721  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.023  ; 0.229  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; -0.142 ; 0.026  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.044  ; 0.260  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.539  ; 0.681  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.450  ; 0.624  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; 0.014  ; 0.230  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; -2.050 ; -1.761 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.509  ; 0.544  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; -2.006 ; -1.744 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.253  ; 1.096  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.045 ; -1.274 ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.794  ; 0.638  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; 0.637  ; 0.443  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.129  ; -0.055 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.621  ; 0.418  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; 0.794  ; 0.638  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.601  ; 0.388  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.121  ; -0.016 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.210  ; 0.038  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; 0.645  ; 0.442  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; 2.619  ; 2.347  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.167  ; 0.141  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; 2.561  ; 2.306  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.823 ; 12.298 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 8.837  ; 8.638  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 9.319  ; 9.102  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 8.573  ; 8.381  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 10.238 ; 10.027 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 9.960  ; 9.657  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 9.221  ; 8.912  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 9.769  ; 9.531  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 10.238 ; 10.027 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 9.208  ; 8.943  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 9.400  ; 9.121  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 10.023 ; 9.869  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 9.262  ; 9.137  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+-------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+-------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.631 ; 10.112 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 8.463 ; 8.270  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 8.926 ; 8.716  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 8.209 ; 8.023  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 8.818 ; 8.533  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 9.540 ; 9.248  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 8.831 ; 8.533  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 9.362 ; 9.134  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 9.806 ; 9.603  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 8.818 ; 8.562  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 9.009 ; 8.740  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 9.600 ; 9.451  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 8.868 ; 8.747  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+-------+--------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 4.015 ; 4.279 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 3.990 ; 4.247 ;    ;
+------------+-------------+----+-------+-------+----+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.185 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                          ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.185                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] ;                        ;              ;                  ; 8.185        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.390                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;                        ;              ;                  ; 8.390        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;                        ;              ;                  ; 8.391        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.392                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;                        ;              ;                  ; 8.392        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.393                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;                        ;              ;                  ; 8.393        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.393                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8] ;                        ;              ;                  ; 8.393        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.393                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4] ;                        ;              ;                  ; 8.393        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.393                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;                        ;              ;                  ; 8.393        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.394                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6] ;                        ;              ;                  ; 8.394        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 6.989  ; 0.000         ;
; altera_reserved_tck                                                      ; 48.040 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 72.802 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                      ; 0.186 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.186 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.400 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.579 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.427  ; 0.000         ;
; IN_CLK                                                                   ; 11.947 ; 0.000         ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.834 ; 0.000         ;
; altera_reserved_tck                                                      ; 49.280 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                         ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 6.989 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.208      ;
; 6.990 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.207      ;
; 6.990 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.207      ;
; 6.991 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.206      ;
; 6.991 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.206      ;
; 6.998 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.199      ;
; 6.999 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.198      ;
; 6.999 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.198      ;
; 7.000 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.197      ;
; 7.000 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.197      ;
; 7.074 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.123      ;
; 7.075 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.122      ;
; 7.075 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.122      ;
; 7.076 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.121      ;
; 7.076 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.121      ;
; 7.128 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.069      ;
; 7.129 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.068      ;
; 7.129 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.068      ;
; 7.130 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.067      ;
; 7.130 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.067      ;
; 7.133 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.064      ;
; 7.134 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.063      ;
; 7.134 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.063      ;
; 7.135 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.062      ;
; 7.135 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.062      ;
; 7.149 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.048      ;
; 7.150 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.047      ;
; 7.150 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.047      ;
; 7.151 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.046      ;
; 7.151 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 2.046      ;
; 7.214 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.983      ;
; 7.215 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.982      ;
; 7.215 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.982      ;
; 7.216 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.981      ;
; 7.216 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.981      ;
; 7.259 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.940      ;
; 7.261 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.938      ;
; 7.265 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.934      ;
; 7.265 ; adc_controller:adc_ctrl_inst|col_cnt[5] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.934      ;
; 7.268 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.931      ;
; 7.270 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.929      ;
; 7.274 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.925      ;
; 7.274 ; adc_controller:adc_ctrl_inst|col_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.925      ;
; 7.289 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.908      ;
; 7.290 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.907      ;
; 7.290 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.907      ;
; 7.291 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.906      ;
; 7.291 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.906      ;
; 7.344 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.855      ;
; 7.346 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.853      ;
; 7.350 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.849      ;
; 7.350 ; adc_controller:adc_ctrl_inst|col_cnt[4] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.849      ;
; 7.398 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.801      ;
; 7.400 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.799      ;
; 7.401 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.796      ;
; 7.402 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.795      ;
; 7.402 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.795      ;
; 7.403 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.794      ;
; 7.403 ; adc_controller:adc_ctrl_inst|col_cnt[9] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.794      ;
; 7.403 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.796      ;
; 7.404 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.795      ;
; 7.404 ; adc_controller:adc_ctrl_inst|col_cnt[3] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.795      ;
; 7.405 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.794      ;
; 7.409 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.790      ;
; 7.409 ; adc_controller:adc_ctrl_inst|col_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.790      ;
; 7.419 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.780      ;
; 7.421 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.778      ;
; 7.425 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.774      ;
; 7.425 ; adc_controller:adc_ctrl_inst|col_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.774      ;
; 7.441 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.758      ;
; 7.441 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.758      ;
; 7.441 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.758      ;
; 7.443 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.756      ;
; 7.445 ; adc_controller:adc_ctrl_inst|row_cnt[7] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.754      ;
; 7.484 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.715      ;
; 7.486 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.713      ;
; 7.490 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.709      ;
; 7.490 ; adc_controller:adc_ctrl_inst|col_cnt[2] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.709      ;
; 7.524 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.675      ;
; 7.525 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.674      ;
; 7.525 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.674      ;
; 7.526 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.673      ;
; 7.526 ; adc_controller:adc_ctrl_inst|row_cnt[6] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.673      ;
; 7.536 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.661      ;
; 7.537 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.660      ;
; 7.537 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.660      ;
; 7.538 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.659      ;
; 7.538 ; adc_controller:adc_ctrl_inst|col_cnt[8] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.049     ; 1.659      ;
; 7.559 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.640      ;
; 7.561 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.638      ;
; 7.565 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.634      ;
; 7.565 ; adc_controller:adc_ctrl_inst|col_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.634      ;
; 7.583 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.616      ;
; 7.583 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.616      ;
; 7.583 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.616      ;
; 7.585 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.614      ;
; 7.587 ; adc_controller:adc_ctrl_inst|row_cnt[1] ; adc_controller:adc_ctrl_inst|video_data_rg[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.612      ;
; 7.609 ; adc_controller:adc_ctrl_inst|row_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.590      ;
; 7.609 ; adc_controller:adc_ctrl_inst|row_cnt[0] ; adc_controller:adc_ctrl_inst|video_data_rg[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.590      ;
; 7.609 ; adc_controller:adc_ctrl_inst|row_cnt[0] ; adc_controller:adc_ctrl_inst|dac_blanc_ff     ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 9.259        ; -0.047     ; 1.590      ;
+-------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 2.419      ;
; 48.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 2.120      ;
; 48.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 2.090      ;
; 48.385 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.474      ; 2.076      ;
; 48.392 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.474      ; 2.069      ;
; 48.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 1.990      ;
; 48.527 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.475      ; 1.935      ;
; 48.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 1.660      ;
; 48.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.471      ; 1.658      ;
; 48.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 1.638      ;
; 48.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 1.632      ;
; 48.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.471      ; 1.594      ;
; 48.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.477      ; 1.544      ;
; 48.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 1.515      ;
; 49.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 1.443      ;
; 49.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 1.362      ;
; 49.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.471      ; 1.156      ;
; 49.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 0.528      ;
; 97.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.201      ;
; 97.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.139      ;
; 97.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.071      ;
; 97.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.071      ;
; 97.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.071      ;
; 97.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.071      ;
; 97.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.071      ;
; 97.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.019      ;
; 97.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.019      ;
; 97.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.019      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.009      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.009      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.009      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.009      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.009      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.964      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.961      ;
; 97.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.957      ;
; 97.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.957      ;
; 97.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.956      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.955      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.955      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.957      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.957      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.957      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.934      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.929      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.924      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.924      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.924      ;
; 98.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.896      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.896      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.895      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.894      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.894      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.873      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.863      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.863      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.863      ;
; 98.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.822      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.817      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.817      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                               ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.787      ;
; 98.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.784      ;
; 98.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.776      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.774      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 72.802 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.224      ;
; 72.816 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.210      ;
; 72.873 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.153      ;
; 72.884 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.142      ;
; 72.895 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.130      ;
; 72.940 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.086      ;
; 72.943 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.082      ;
; 72.951 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.075      ;
; 72.953 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.072      ;
; 72.959 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.066      ;
; 72.962 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.063      ;
; 72.966 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.059      ;
; 72.967 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.058      ;
; 72.973 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.052      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 72.997 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 1.027      ;
; 73.010 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.015      ;
; 73.010 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 1.015      ;
; 73.020 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.035     ; 1.006      ;
; 73.030 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.995      ;
; 73.031 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.994      ;
; 73.033 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.992      ;
; 73.033 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.992      ;
; 73.035 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.990      ;
; 73.041 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.984      ;
; 73.077 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.948      ;
; 73.078 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.947      ;
; 73.079 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.946      ;
; 73.108 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.917      ;
; 73.109 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.916      ;
; 73.145 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.880      ;
; 73.241 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.784      ;
; 73.271 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.754      ;
; 73.313 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.712      ;
; 73.314 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.711      ;
; 73.315 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.710      ;
; 73.335 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.690      ;
; 73.336 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.036     ; 0.689      ;
; 73.496 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|hw_reset_ff  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.074       ; -0.037     ; 0.528      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.334      ;
; 0.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.347      ;
; 0.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.347      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[0]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; adc_controller:adc_ctrl_inst|oddeven_mstb[0]                                                                                                                                                                                  ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|adc_clk_ff                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.328      ;
; 0.214 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.335      ;
; 0.251 ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.371      ;
; 0.253 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.380      ;
; 0.265 ; adc_controller:adc_ctrl_inst|vert_sync_mstb[0]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.388      ;
; 0.274 ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.392      ;
; 0.295 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.432      ;
; 0.317 ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.438      ;
; 0.327 ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.448      ;
; 0.338 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.461      ;
; 0.362 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.483      ;
; 0.366 ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.487      ;
; 0.370 ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.492      ;
; 0.372 ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.493      ;
; 0.381 ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.501      ;
; 0.445 ; reset_generator:rst_gen_inst|hw_reset_ff                                                                                                                                                                                      ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; -0.002       ; 0.090      ; 0.637      ;
; 0.447 ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.570      ;
; 0.451 ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.582      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.346 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|hw_reset_ff  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.465      ;
; 0.445 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.565      ;
; 0.446 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.505 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.527 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.594 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.595 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.595 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.606 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.607 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.608 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.610 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.658 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.778      ;
; 0.661 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.664 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.784      ;
; 0.671 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.674 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.794      ;
; 0.675 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.795      ;
; 0.687 ; reset_generator:rst_gen_inst|timer_cnt[6] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.808      ;
; 0.718 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.838      ;
; 0.725 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.845      ;
; 0.728 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.731 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.851      ;
; 0.738 ; reset_generator:rst_gen_inst|timer_cnt[5] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.858      ;
; 0.741 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.861      ;
; 0.754 ; reset_generator:rst_gen_inst|timer_cnt[4] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.875      ;
; 0.805 ; reset_generator:rst_gen_inst|timer_cnt[3] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.926      ;
; 0.818 ; reset_generator:rst_gen_inst|timer_cnt[2] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.939      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[1] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[2] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[4] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[5] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; reset_generator:rst_gen_inst|timer_cnt[7] ; reset_generator:rst_gen_inst|timer_cnt[6] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.872 ; reset_generator:rst_gen_inst|timer_cnt[1] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.993      ;
; 0.885 ; reset_generator:rst_gen_inst|timer_cnt[0] ; reset_generator:rst_gen_inst|timer_cnt[7] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.006      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 1.060      ;
; 98.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.597      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.453      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.445      ;
; 98.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.442      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.104      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.996      ;
; 98.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.982      ;
; 99.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.928      ;
; 99.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.871      ;
; 99.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.871      ;
; 99.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.871      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
; 99.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.794      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.658  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.780      ;
; 0.658  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.780      ;
; 0.658  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.780      ;
; 0.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.822      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.856      ;
; 0.741  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.857      ;
; 0.826  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.947      ;
; 1.257  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.380      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.383      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.269  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.388      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.506      ;
; 50.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.551      ; 0.937      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_clk_ff                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                      ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                      ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                      ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                      ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|comp_sync_mstb[0]                                                                                                                                                                                ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_blanc_ff                                                                                                                                                                                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_clk_ff                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                      ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|oddeven_mstb[0]                                                                                                                                                                                  ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                  ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                         ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|pulse[1]                                                                                                                                                                                         ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|vert_sync_mstb[0]                                                                                                                                                                                ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]                                                                                                                                                                               ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]                                                                                                                                                                               ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                       ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                       ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_blanc_ff                                                                                                                                                                                     ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|dac_clk_ff                                                                                                                                                                                       ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[0]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[1]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[2]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[3]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[4]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[5]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[6]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; adc_controller:adc_ctrl_inst|video_data_rg[7]                                                                                                                                                                                 ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[0]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[1]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[2]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[3]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[4]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[5]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[6]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; dac_controller:dac_ctrl_inst|dac_data_rg[7]                                                                                                                                                                                   ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;
; 4.428 ; 4.644        ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; 4.428 ; 4.612        ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'IN_CLK'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+
; 11.947 ; 11.947       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; IN_CLK~input|o                                                                     ;
; 11.949 ; 11.949       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 11.956 ; 11.956       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 11.956 ; 11.956       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 11.956 ; 11.956       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; IN_CLK~input|i                                                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; IN_CLK ; Rise       ; IN_CLK~input|i                                                                     ;
; 13.043 ; 13.043       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 13.043 ; 13.043       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 13.043 ; 13.043       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 13.050 ; 13.050       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 13.053 ; 13.053       ; 0.000          ; High Pulse Width ; IN_CLK ; Rise       ; IN_CLK~input|o                                                                     ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; IN_CLK ; Rise       ; IN_CLK                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 36.834 ; 37.018       ; 0.184          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
; 36.836 ; 37.052       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 36.837 ; 37.053       ; 0.216          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|hw_reset_ff|clk                                                             ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[0]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[1]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[2]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[3]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[4]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[5]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[6]|clk                                                            ;
; 37.014 ; 37.014       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[7]|clk                                                            ;
; 37.036 ; 37.036       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|inclk[0] ;
; 37.036 ; 37.036       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|outclk   ;
; 37.038 ; 37.038       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|inclk[0] ;
; 37.038 ; 37.038       ; 0.000          ; Low Pulse Width  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sys_clk_inst|global_buf_clk_13_mhz|global_buf_altclkctrl_uhi_component|clkctrl1|outclk   ;
; 37.058 ; 37.058       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[7]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|hw_reset_ff|clk                                                             ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[0]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[1]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[2]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[3]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[4]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[5]|clk                                                            ;
; 37.059 ; 37.059       ; 0.000          ; High Pulse Width ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rst_gen_inst|timer_cnt[6]|clk                                                            ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|hw_reset_ff                                                 ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[0]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[1]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[2]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[3]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[4]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[5]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[6]                                                ;
; 72.074 ; 74.074       ; 2.000          ; Min Period       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_generator:rst_gen_inst|timer_cnt[7]                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.280 ; 49.496       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                    ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                 ;
; 49.323 ; 49.507       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg                                                   ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                  ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                 ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                     ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                     ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                     ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                          ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                          ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                          ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                          ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                            ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                            ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                            ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                       ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                     ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ;
; 49.324 ; 49.508       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                   ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                   ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                   ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                   ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                        ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                        ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                        ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                          ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                          ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                          ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                          ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                            ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                            ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                         ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.895  ; 1.456  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.539  ; 2.998  ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.235  ; 1.040  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; -0.036 ; 0.743  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.235  ; 1.040  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; -0.041 ; 0.731  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; -0.106 ; 0.689  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; -0.023 ; 0.757  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.193  ; 0.977  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.182  ; 0.990  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; -0.015 ; 0.811  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; -1.097 ; -0.614 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.164  ; 0.951  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; -1.067 ; -0.605 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.896  ; 0.405  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.136 ; -0.599 ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.435  ; -0.343 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; 0.363  ; -0.407 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.103  ; -0.692 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.368  ; -0.395 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; 0.435  ; -0.343 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.351  ; -0.420 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.144  ; -0.631 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.154  ; -0.644 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; 0.348  ; -0.460 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; 1.385  ; 0.906  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.179  ; -0.593 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; 1.352  ; 0.886  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.093 ; 6.538 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 4.459 ; 4.536 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 4.699 ; 4.802 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 4.333 ; 4.402 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 5.205 ; 5.443 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 4.981 ; 5.129 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 4.604 ; 4.720 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 4.897 ; 5.099 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 5.205 ; 5.443 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 4.611 ; 4.725 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 4.685 ; 4.870 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 5.126 ; 5.369 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 4.701 ; 4.872 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 4.958 ; 5.404 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 4.263 ; 4.337 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 4.495 ; 4.593 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 4.142 ; 4.208 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 4.402 ; 4.514 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 4.765 ; 4.907 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 4.402 ; 4.514 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 4.686 ; 4.884 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 4.979 ; 5.208 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 4.409 ; 4.519 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 4.483 ; 4.664 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 4.904 ; 5.137 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 4.495 ; 4.660 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 2.067 ; 2.679 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 2.053 ; 2.666 ;    ;
+------------+-------------+----+-------+-------+----+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.772 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                          ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17] ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]  ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.772                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[0] ;                        ;              ;                  ; 8.772        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.834                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1] ;                        ;              ;                  ; 8.834        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.834                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5] ;                        ;              ;                  ; 8.834        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12] ;                        ;              ;                  ; 8.835        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9] ;                        ;              ;                  ; 8.835        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3] ;                        ;              ;                  ; 8.835        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2] ;                        ;              ;                  ; 8.835        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15] ;                        ;              ;                  ; 8.835        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18] ;                        ;              ;                  ; 8.835        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.836                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23] ;                        ;              ;                  ; 8.836        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.837                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4] ;                        ;              ;                  ; 8.837        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.837                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11] ;                        ;              ;                  ; 8.837        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.837                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16] ;                        ;              ;                  ; 8.837        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.837                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20] ;                        ;              ;                  ; 8.837        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                   ; 8.838                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                      ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17] ;                        ;              ;                  ; 8.838        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17] ;                        ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.838                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7] ;                        ;              ;                  ; 8.838        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.839                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8] ;                        ;              ;                  ; 8.839        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]          ;
; Synchronization Node    ; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 8.839                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                     ;                        ; 9.259        ; 108.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6] ;                        ;              ;                  ; 8.839        ;
;  parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6] ;                        ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+---------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; 4.019  ; 0.186 ; 47.905   ; 0.579   ; 4.344               ;
;  IN_CLK                                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 11.947              ;
;  altera_reserved_tck                                                      ; 44.629 ; 0.186 ; 47.905   ; 0.579   ; 49.280              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 71.076 ; 0.187 ; N/A      ; N/A     ; 36.754              ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.019  ; 0.186 ; N/A      ; N/A     ; 4.344               ;
; Design-wide TNS                                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  IN_CLK                                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.737  ; 2.799  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.718  ; 6.729  ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.554  ; 1.040  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; 0.006  ; 0.743  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.554  ; 1.040  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.023  ; 0.731  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; -0.106 ; 0.689  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.044  ; 0.757  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.548  ; 0.977  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.459  ; 0.990  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; 0.014  ; 0.811  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; -1.097 ; -0.614 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.509  ; 0.951  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; -1.067 ; -0.605 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.509  ; 1.387  ; Rise       ; altera_reserved_tck                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.136 ; -0.599 ; Rise       ; altera_reserved_tck                                                      ;
; ADC_DATA[*]         ; IN_CLK              ; 0.912  ; 0.638  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[0]        ; IN_CLK              ; 0.727  ; 0.443  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[1]        ; IN_CLK              ; 0.194  ; -0.055 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[2]        ; IN_CLK              ; 0.712  ; 0.418  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[3]        ; IN_CLK              ; 0.912  ; 0.638  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[4]        ; IN_CLK              ; 0.692  ; 0.388  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[5]        ; IN_CLK              ; 0.195  ; -0.016 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[6]        ; IN_CLK              ; 0.285  ; 0.038  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  ADC_DATA[7]        ; IN_CLK              ; 0.755  ; 0.442  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; COMP_SYNC           ; IN_CLK              ; 2.979  ; 2.802  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; ODDEVEN             ; IN_CLK              ; 0.270  ; 0.141  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; VERT_SYNC           ; IN_CLK              ; 2.922  ; 2.747  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.216 ; 12.698 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 9.431  ; 9.296  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 9.939  ; 9.805  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 9.137  ; 9.039  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 10.945 ; 10.834 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 10.612 ; 10.412 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 9.826  ; 9.608  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 10.402 ; 10.261 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 10.945 ; 10.834 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 9.800  ; 9.647  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 9.999  ; 9.844  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 10.716 ; 10.652 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 9.898  ; 9.844  ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 4.958 ; 5.404 ; Fall       ; altera_reserved_tck                                                      ;
; ADC_CLK             ; IN_CLK              ; 4.263 ; 4.337 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_BLANC           ; IN_CLK              ; 4.495 ; 4.593 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_CLK             ; IN_CLK              ; 4.142 ; 4.208 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
; DAC_DATA[*]         ; IN_CLK              ; 4.402 ; 4.514 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[0]        ; IN_CLK              ; 4.765 ; 4.907 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[1]        ; IN_CLK              ; 4.402 ; 4.514 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[2]        ; IN_CLK              ; 4.686 ; 4.884 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[3]        ; IN_CLK              ; 4.979 ; 5.208 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[4]        ; IN_CLK              ; 4.409 ; 4.519 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[5]        ; IN_CLK              ; 4.483 ; 4.664 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[6]        ; IN_CLK              ; 4.904 ; 5.137 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  DAC_DATA[7]        ; IN_CLK              ; 4.495 ; 4.660 ; Rise       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 4.087 ; 4.303 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; BURST      ; ADC_CLAMP   ;    ; 2.053 ; 2.666 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_CLK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLAMP           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_BLANC           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA[7]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BURST                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IN_CLK                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ODDEVEN                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DATA[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; COMP_SYNC               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; VERT_SYNC               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLAMP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; DAC_BLANC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.09 V              ; -0.00119 V          ; 0.064 V                              ; 0.098 V                              ; 8.92e-10 s                  ; 2.08e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.09 V             ; -0.00119 V         ; 0.064 V                             ; 0.098 V                             ; 8.92e-10 s                 ; 2.08e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0964 V           ; 0.164 V                              ; 0.127 V                              ; 3.14e-10 s                  ; 3.99e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0964 V          ; 0.164 V                             ; 0.127 V                             ; 3.14e-10 s                 ; 3.99e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ADC_CLAMP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_CLK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; DAC_BLANC           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; DAC_DATA[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; DAC_DATA[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; DAC_DATA[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_DATA[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; DAC_DATA[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; DAC_DATA[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_DATA[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; DAC_DATA[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.87e-07 V                   ; 3.53 V              ; -0.0233 V           ; 0.38 V                               ; 0.261 V                              ; 5.09e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.87e-07 V                  ; 3.53 V             ; -0.0233 V          ; 0.38 V                              ; 0.261 V                             ; 5.09e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-08 V                   ; 3.65 V              ; -0.246 V            ; 0.406 V                              ; 0.305 V                              ; 1.57e-10 s                  ; 2.13e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-08 V                  ; 3.65 V             ; -0.246 V           ; 0.406 V                             ; 0.305 V                             ; 1.57e-10 s                 ; 2.13e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                      ; altera_reserved_tck                                                      ; 1043       ; 0        ; 36       ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; altera_reserved_tck                                                      ; false path ; 0        ; 0        ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 45         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; 0        ; 0        ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 1          ; 0        ; 0        ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 603        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                      ; altera_reserved_tck                                                      ; 1043       ; 0        ; 36       ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; altera_reserved_tck                                                      ; false path ; 0        ; 0        ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; 45         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                      ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; 0        ; 0        ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 1          ; 0        ; 0        ; 0        ;
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 603        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 51       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 51       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 16 19:14:40 2017
Info: Command: quartus_sta student -c student
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 80 -multiply_by 27 -duty_cycle 50.00 -name {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]} {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 27 -duty_cycle 50.00 -name {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]} {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.019               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    44.629               0.000 altera_reserved_tck 
    Info (332119):    71.076               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.453               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is 47.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.905               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.388               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.346               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    12.385               0.000 IN_CLK 
    Info (332119):    36.756               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.460               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.086 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.294               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    45.010               0.000 altera_reserved_tck 
    Info (332119):    71.328               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.402               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 48.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.200               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.286               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.344               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    12.383               0.000 IN_CLK 
    Info (332119):    36.754               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.325               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.185 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.989               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    48.040               0.000 altera_reserved_tck 
    Info (332119):    72.802               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.187               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 49.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.400               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.579               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.427               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    11.947               0.000 IN_CLK 
    Info (332119):    36.834               0.000 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.280               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.772 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 541 megabytes
    Info: Processing ended: Mon Oct 16 19:14:42 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


