// Generated by CIRCT unknown git version
module ddr3_controller(	// file.cleaned.mlir:2:3
  inout  [15:0]  ddr3_dq,	// file.cleaned.mlir:2:36
  inout  [1:0]   ddr3_dqs_n,	// file.cleaned.mlir:2:58
                 ddr3_dqs_p,	// file.cleaned.mlir:2:82
  input          sys_clk_i,	// file.cleaned.mlir:2:103
  input  [27:0]  app_addr,	// file.cleaned.mlir:2:123
  input  [2:0]   app_cmd,	// file.cleaned.mlir:2:143
  input          app_en,	// file.cleaned.mlir:2:161
  input  [127:0] app_wdf_data,	// file.cleaned.mlir:2:178
  input          app_wdf_end,	// file.cleaned.mlir:2:203
  input  [15:0]  app_wdf_mask,	// file.cleaned.mlir:2:225
  input          app_wdf_wren,	// file.cleaned.mlir:2:249
                 app_sr_req,	// file.cleaned.mlir:2:272
                 app_ref_req,	// file.cleaned.mlir:2:293
                 app_zq_req,	// file.cleaned.mlir:2:315
                 sys_rst,	// file.cleaned.mlir:2:336
  output [13:0]  ddr3_addr,	// file.cleaned.mlir:2:355
  output [2:0]   ddr3_ba,	// file.cleaned.mlir:2:376
  output         ddr3_ras_n,	// file.cleaned.mlir:2:394
                 ddr3_cas_n,	// file.cleaned.mlir:2:415
                 ddr3_we_n,	// file.cleaned.mlir:2:436
                 ddr3_reset_n,	// file.cleaned.mlir:2:456
                 ddr3_ck_p,	// file.cleaned.mlir:2:479
                 ddr3_ck_n,	// file.cleaned.mlir:2:499
                 ddr3_cke,	// file.cleaned.mlir:2:519
                 ddr3_cs_n,	// file.cleaned.mlir:2:538
  output [1:0]   ddr3_dm,	// file.cleaned.mlir:2:558
  output         ddr3_odt,	// file.cleaned.mlir:2:576
  output [127:0] app_rd_data,	// file.cleaned.mlir:2:595
  output         app_rd_data_end,	// file.cleaned.mlir:2:619
                 app_rd_data_valid,	// file.cleaned.mlir:2:645
                 app_rdy,	// file.cleaned.mlir:2:673
                 app_wdf_rdy,	// file.cleaned.mlir:2:691
                 app_sr_active,	// file.cleaned.mlir:2:713
                 app_ref_ack,	// file.cleaned.mlir:2:737
                 app_zq_ack,	// file.cleaned.mlir:2:759
                 ui_clk,	// file.cleaned.mlir:2:780
                 ui_clk_sync_rst,	// file.cleaned.mlir:2:797
                 init_calib_complete,	// file.cleaned.mlir:2:823
  output [11:0]  device_temp	// file.cleaned.mlir:2:853
);

  assign ddr3_addr = 14'h0;	// file.cleaned.mlir:8:15, :9:5
  assign ddr3_ba = 3'h0;	// file.cleaned.mlir:7:14, :9:5
  assign ddr3_ras_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_cas_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_we_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_reset_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_ck_p = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_ck_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_cke = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_cs_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_dm = 2'h0;	// file.cleaned.mlir:5:14, :9:5
  assign ddr3_odt = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_rd_data = 128'h0;	// file.cleaned.mlir:4:16, :9:5
  assign app_rd_data_end = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_rd_data_valid = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_rdy = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_wdf_rdy = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_sr_active = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_ref_ack = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_zq_ack = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ui_clk = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ui_clk_sync_rst = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign init_calib_complete = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign device_temp = 12'h0;	// file.cleaned.mlir:3:15, :9:5
endmodule

