`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  7 2022 16:12:00 CEST (Sep  7 2022 14:12:00 UTC)

module fir_Add_3Ux1U_4U_4(in2, in1, out1);
  input [2:0] in2;
  input in1;
  output [3:0] out1;
  wire [2:0] in2;
  wire in1;
  wire [3:0] out1;
  wire inc_add_23_2_1_n_0, inc_add_23_2_1_n_2;
  XNOR2X1 inc_add_23_2_1_g30(.A (in2[2]), .B (inc_add_23_2_1_n_2), .Y
       (out1[2]));
  NOR2BX1 inc_add_23_2_1_g31(.AN (in2[2]), .B (inc_add_23_2_1_n_2), .Y
       (out1[3]));
  XNOR2X1 inc_add_23_2_1_g32(.A (in2[1]), .B (inc_add_23_2_1_n_0), .Y
       (out1[1]));
  NAND2BX1 inc_add_23_2_1_g33(.AN (inc_add_23_2_1_n_0), .B (in2[1]), .Y
       (inc_add_23_2_1_n_2));
  XOR2XL inc_add_23_2_1_g34(.A (in2[0]), .B (in1), .Y (out1[0]));
  NAND2X1 inc_add_23_2_1_g35(.A (in2[0]), .B (in1), .Y
       (inc_add_23_2_1_n_0));
endmodule


