
Please use 'source' command instead of run this csh directly
USAGE:
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh [version]
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh [@ver | -help]


Please use 'source' command instead of run this csh directly
USAGE:
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh [version]
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh [@ver | -help]


Please use 'source' command instead of run this csh directly
USAGE:
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh [version]
  source /home/m110/m110063553/FPGA/Lab1_PCflow/vcs_dut.csh [@ver | -help]

Platform = amd64
Calibre integrated...

Warning-[UNKWN_IGOPTS] Unknown option(s) ignored
  Unknown option(s) '-top ' passed to 'vlogan' command line is(are) ignored.
  Please make sure that there are no typos in the option(s) passed, or the 
  options are only applicable to VCS at elaboration step. Also check 'vlogan 
  -help' for supported options. 

                         Chronologic VCS (TM)
Version Q-2020.03-SP2-10-T-20220405_Full64 -- Wed Apr 19 14:40:18 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Note-[ZEBUUC_INCR_PASS] ZEBU UC Incr-recompile check passes
  The design and all other inputs have not changed, so recompile is not 
  necessary.
  To force recompile the design, please use switch -noIncrComp .

CPU time: .183 seconds to compile

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Doing common elaboration 

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
Version Q-2020.03-SP2-10-T-20220405_Full64 -- Wed Apr 19 14:40:20 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

UNIZFE: Got HW top: top
Top Level Modules:
       top
TimeScale is 1 ps / 1 ps

Warning-[PCWM-W] Port connection width mismatch
./src/top.v, 14
"RSA_IP #(WIDTH) RSA_IP1( .IN_P (cnt_temp1),  .IN_Q (cnt_temp2),  .IN_E (cnt_temp3),  .OUT_N (OUT_N),  .OUT_D (OUT_D));"
  The following 4-bit expression is connected to 8-bit port "IN_E" of module 
  "RSA_IP", instance "RSA_IP1".
  Expression: cnt_temp3
  Instantiated module defined at: "./src/RSA_IP.v", 8
  Use +lint=PCWM for more details.

Info: Invoking Simon...
[UFE_FLOW]: RhinoDB Rtl Population based on design traversal started
[UFE_FLOW]: Trying to load NameDB library without path: libNameDB.so
Info: Simon VCS Start
                                SIMON
Version Q-2020.03-SP2-10-T-20220405_Full64 -- Wed Apr 19 14:40:20 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Note-[SM_NATIVE_FORCE_ON] Native force is ON
  Simon native force/release handling is ON


Warning-[SM_SRI] Simon Run Ignored
  As there is no change in design Simon Run is ignored in increment compile 
  mode. To run it afresh use noIncrementCompile option

=======================================================
VCS pre-synth CPU Time        : 0.30 sec
VCS pre-synth Wall-Clock Time : 0.00 sec
VCS pre-synth Current Memory  : 369 MB
SIMON Master CPU Time         : 0.02 sec
SIMON Total  CPU Time         : 0.02 sec
SIMON Master Wall-Clock Time  : 0.02 sec
SIMON Master Current Memory   : 371 MB
SIMON Master Peak Memory      : 371 MB
SIMON CGroup Memory           : 396 MB
SIMON Distribution            : 0.00,0.00,0.00,0.00 sec
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
CPU time: .436 seconds to compile
