{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 17:53:50 2017 " "Info: Processing started: Wed Sep 13 17:53:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MarioSound EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"MarioSound\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a8 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a16 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a0 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a24 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a0 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a0 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a48 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a40 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a32 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a56 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a0 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a1 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a9 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a17 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a1 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a25 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a1 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a49 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a41 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a33 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a57 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a1 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a10 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a2 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a26 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a2 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a2 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a50 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a42 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a34 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a58 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a2 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a3 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a11 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a19 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a3 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a27 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a3 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a51 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a43 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a35 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a59 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a3 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a12 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a20 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a4 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a28 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a4 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a4 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a52 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a44 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a36 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a60 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a4 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a5 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a13 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a21 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a5 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a29 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a5 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a53 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a45 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a37 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a61 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a5 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a14 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a22 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a6 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a30 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a6 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a6 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a54 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a46 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a38 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a62 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a6 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a7 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a15 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a23 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a7 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a31 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a7 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a55 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a47 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a39 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a63 " "Info: Atom \"themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a7 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/" 0 { } { { 0 { 0 ""} 0 2589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/" 0 { } { { 0 { 0 ""} 0 2590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/" 0 { } { { 0 { 0 ""} 0 2591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_IN (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_IN } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/" 0 { } { { 0 { 0 ""} 0 825 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MODE\[0\] " "Warning: Node \"MODE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MODE\[1\] " "Warning: Node \"MODE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MODE\[2\] " "Warning: Node \"MODE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PLAY_Ena " "Warning: Node \"PLAY_Ena\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLAY_Ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REC_Ena " "Warning: Node \"REC_Ena\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "REC_Ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.494 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 5.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 1 MEM M4K_X52_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.419 ns) 2.398 ns themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8 2 COMB LAB_X24_Y19 1 " "Info: 2: + IC(1.891 ns) + CELL(0.419 ns) = 2.398 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.959 ns themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9 3 COMB LAB_X24_Y19 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 2.959 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'themeRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.524 ns mux_CASE:inst7\|Mux5~1 4 COMB LAB_X24_Y19 1 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 3.524 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'mux_CASE:inst7\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 4.550 ns mux_CASE:inst7\|Mux5~2 5 COMB LAB_X28_Y19 16 " "Info: 5: + IC(0.588 ns) + CELL(0.438 ns) = 4.550 ns; Loc. = LAB_X28_Y19; Fanout = 16; COMB Node = 'mux_CASE:inst7\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.142 ns) 5.494 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a7~porta_address_reg2 6 MEM M4K_X26_Y19 1 " "Info: 6: + IC(0.802 ns) + CELL(0.142 ns) = 5.494 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/MarioSound/db/altsyncram_gp81.tdf" 182 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 32.69 % ) " "Info: Total cell delay = 1.796 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.698 ns ( 67.31 % ) " "Info: Total interconnect delay = 3.698 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst2|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_ADC_CHIP 0 " "Info: Pin \"CLK_ADC_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACs_POWERDOWNn_CHIP 0 " "Info: Pin \"DACs_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_PDACs_CHIP 0 " "Info: Pin \"CLK_PDACs_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VOLTAGE_TRANSLATORS_ENAn_CHIP 0 " "Info: Pin \"VOLTAGE_TRANSLATORS_ENAn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BIT_INPUT_MUX_CARD 0 " "Info: Pin \"BIT_INPUT_MUX_CARD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SDATA_CHIP 0 " "Info: Pin \"SDACs_SDATA_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SCLK_CHIP 0 " "Info: Pin \"SDACs_SCLK_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SLATCH_CHIP 0 " "Info: Pin \"SDACs_SLATCH_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_POWERDOWNn_CHIP 0 " "Info: Pin \"ADC_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 17:54:01 2017 " "Info: Processing ended: Wed Sep 13 17:54:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
