/ {
	compatible = "qca,ar2313";

	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "mips,mips4Kc";
			reg = <0>;
		};
	};

	ref: ref {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* 40 MHz sourced from base band controller */
		clock-frequency = <40000000>;
	};

	ahb {
		compatible = "simple-bus";
		ranges;

		#address-cells = <1>;
		#size-cells = <1>;

		apb {
			compatible = "simple-bus";
			ranges;

			#address-cells = <1>;
			#size-cells = <1>;

			uart0: uart@1c000000 {
				compatible = "qca,ar2313", "ns16550a";
				reg = <0x1c000000 0x20>;

				reg-shift = <2>;
				reg-io-width = <4>;
				big-endian;

				status = "disabled";
			};

			pll: pll-controller@1c003060 {
				compatible = "qca,ar9344-pll";
				reg = <0x1c003060 0xc>;

				clocks = <&ref>;
				clock-names = "ref";

				#clock-cells = <1>;
			};

			wdt0: wdt@18060008 {
				compatible = "qca,ar9344-wdt";
				reg = <0x18060008 0x8>;
				clocks = <&pll ATH79_CLK_CPU>;
				status = "disabled";
			};

			spi: spi@1f000000 {
				compatible = "qca,ar7100-spi", "qca,ar9344-spi";
				reg = <0x1f000000 0x1c>;

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};
		};

		mac0: mac@19000000 {
			compatible = "qca,ar9344-gmac0";
			reg = <0x18070000 0x00000100>,
			      <0x19000000 0x01000000>;
			reg-names = "gmac", "ge0";
			phy-mode = "rgmii";

			status = "disabled";
		};
	};
};
