
Dual_Core__High_Level_Arch_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090fc  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0810939c  0810939c  0001939c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810961c  0810961c  0001961c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08109624  08109624  00019624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08109628  08109628  00019628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  10000000  0810962c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002e0  10000078  081096a4  00020078  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  10000358  081096a4  00020358  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001cfc7  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000037c7  00000000  00000000  0003d06f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000017b8  00000000  00000000  00040838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001640  00000000  00000000  00041ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f93d  00000000  00000000  00043630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ffb3  00000000  00000000  00082f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a0fc2  00000000  00000000  000a2f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00243ee2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006844  00000000  00000000  00243f34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000078 	.word	0x10000078
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08109384 	.word	0x08109384

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	1000007c 	.word	0x1000007c
 81002dc:	08109384 	.word	0x08109384

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_drsub>:
 8100380:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100384:	e002      	b.n	810038c <__adddf3>
 8100386:	bf00      	nop

08100388 <__aeabi_dsub>:
 8100388:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810038c <__adddf3>:
 810038c:	b530      	push	{r4, r5, lr}
 810038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8100392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8100396:	ea94 0f05 	teq	r4, r5
 810039a:	bf08      	it	eq
 810039c:	ea90 0f02 	teqeq	r0, r2
 81003a0:	bf1f      	itttt	ne
 81003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003b2:	f000 80e2 	beq.w	810057a <__adddf3+0x1ee>
 81003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003be:	bfb8      	it	lt
 81003c0:	426d      	neglt	r5, r5
 81003c2:	dd0c      	ble.n	81003de <__adddf3+0x52>
 81003c4:	442c      	add	r4, r5
 81003c6:	ea80 0202 	eor.w	r2, r0, r2
 81003ca:	ea81 0303 	eor.w	r3, r1, r3
 81003ce:	ea82 0000 	eor.w	r0, r2, r0
 81003d2:	ea83 0101 	eor.w	r1, r3, r1
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	2d36      	cmp	r5, #54	; 0x36
 81003e0:	bf88      	it	hi
 81003e2:	bd30      	pophi	{r4, r5, pc}
 81003e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 81003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 81003f4:	d002      	beq.n	81003fc <__adddf3+0x70>
 81003f6:	4240      	negs	r0, r0
 81003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81003fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100408:	d002      	beq.n	8100410 <__adddf3+0x84>
 810040a:	4252      	negs	r2, r2
 810040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100410:	ea94 0f05 	teq	r4, r5
 8100414:	f000 80a7 	beq.w	8100566 <__adddf3+0x1da>
 8100418:	f1a4 0401 	sub.w	r4, r4, #1
 810041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100420:	db0d      	blt.n	810043e <__adddf3+0xb2>
 8100422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100426:	fa22 f205 	lsr.w	r2, r2, r5
 810042a:	1880      	adds	r0, r0, r2
 810042c:	f141 0100 	adc.w	r1, r1, #0
 8100430:	fa03 f20e 	lsl.w	r2, r3, lr
 8100434:	1880      	adds	r0, r0, r2
 8100436:	fa43 f305 	asr.w	r3, r3, r5
 810043a:	4159      	adcs	r1, r3
 810043c:	e00e      	b.n	810045c <__adddf3+0xd0>
 810043e:	f1a5 0520 	sub.w	r5, r5, #32
 8100442:	f10e 0e20 	add.w	lr, lr, #32
 8100446:	2a01      	cmp	r2, #1
 8100448:	fa03 fc0e 	lsl.w	ip, r3, lr
 810044c:	bf28      	it	cs
 810044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100452:	fa43 f305 	asr.w	r3, r3, r5
 8100456:	18c0      	adds	r0, r0, r3
 8100458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100460:	d507      	bpl.n	8100472 <__adddf3+0xe6>
 8100462:	f04f 0e00 	mov.w	lr, #0
 8100466:	f1dc 0c00 	rsbs	ip, ip, #0
 810046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100472:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100476:	d31b      	bcc.n	81004b0 <__adddf3+0x124>
 8100478:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810047c:	d30c      	bcc.n	8100498 <__adddf3+0x10c>
 810047e:	0849      	lsrs	r1, r1, #1
 8100480:	ea5f 0030 	movs.w	r0, r0, rrx
 8100484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100488:	f104 0401 	add.w	r4, r4, #1
 810048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8100490:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8100494:	f080 809a 	bcs.w	81005cc <__adddf3+0x240>
 8100498:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 810049c:	bf08      	it	eq
 810049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004a2:	f150 0000 	adcs.w	r0, r0, #0
 81004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004aa:	ea41 0105 	orr.w	r1, r1, r5
 81004ae:	bd30      	pop	{r4, r5, pc}
 81004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004b4:	4140      	adcs	r0, r0
 81004b6:	eb41 0101 	adc.w	r1, r1, r1
 81004ba:	3c01      	subs	r4, #1
 81004bc:	bf28      	it	cs
 81004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004c2:	d2e9      	bcs.n	8100498 <__adddf3+0x10c>
 81004c4:	f091 0f00 	teq	r1, #0
 81004c8:	bf04      	itt	eq
 81004ca:	4601      	moveq	r1, r0
 81004cc:	2000      	moveq	r0, #0
 81004ce:	fab1 f381 	clz	r3, r1
 81004d2:	bf08      	it	eq
 81004d4:	3320      	addeq	r3, #32
 81004d6:	f1a3 030b 	sub.w	r3, r3, #11
 81004da:	f1b3 0220 	subs.w	r2, r3, #32
 81004de:	da0c      	bge.n	81004fa <__adddf3+0x16e>
 81004e0:	320c      	adds	r2, #12
 81004e2:	dd08      	ble.n	81004f6 <__adddf3+0x16a>
 81004e4:	f102 0c14 	add.w	ip, r2, #20
 81004e8:	f1c2 020c 	rsb	r2, r2, #12
 81004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 81004f0:	fa21 f102 	lsr.w	r1, r1, r2
 81004f4:	e00c      	b.n	8100510 <__adddf3+0x184>
 81004f6:	f102 0214 	add.w	r2, r2, #20
 81004fa:	bfd8      	it	le
 81004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8100500:	fa01 f102 	lsl.w	r1, r1, r2
 8100504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100508:	bfdc      	itt	le
 810050a:	ea41 010c 	orrle.w	r1, r1, ip
 810050e:	4090      	lslle	r0, r2
 8100510:	1ae4      	subs	r4, r4, r3
 8100512:	bfa2      	ittt	ge
 8100514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100518:	4329      	orrge	r1, r5
 810051a:	bd30      	popge	{r4, r5, pc}
 810051c:	ea6f 0404 	mvn.w	r4, r4
 8100520:	3c1f      	subs	r4, #31
 8100522:	da1c      	bge.n	810055e <__adddf3+0x1d2>
 8100524:	340c      	adds	r4, #12
 8100526:	dc0e      	bgt.n	8100546 <__adddf3+0x1ba>
 8100528:	f104 0414 	add.w	r4, r4, #20
 810052c:	f1c4 0220 	rsb	r2, r4, #32
 8100530:	fa20 f004 	lsr.w	r0, r0, r4
 8100534:	fa01 f302 	lsl.w	r3, r1, r2
 8100538:	ea40 0003 	orr.w	r0, r0, r3
 810053c:	fa21 f304 	lsr.w	r3, r1, r4
 8100540:	ea45 0103 	orr.w	r1, r5, r3
 8100544:	bd30      	pop	{r4, r5, pc}
 8100546:	f1c4 040c 	rsb	r4, r4, #12
 810054a:	f1c4 0220 	rsb	r2, r4, #32
 810054e:	fa20 f002 	lsr.w	r0, r0, r2
 8100552:	fa01 f304 	lsl.w	r3, r1, r4
 8100556:	ea40 0003 	orr.w	r0, r0, r3
 810055a:	4629      	mov	r1, r5
 810055c:	bd30      	pop	{r4, r5, pc}
 810055e:	fa21 f004 	lsr.w	r0, r1, r4
 8100562:	4629      	mov	r1, r5
 8100564:	bd30      	pop	{r4, r5, pc}
 8100566:	f094 0f00 	teq	r4, #0
 810056a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810056e:	bf06      	itte	eq
 8100570:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100574:	3401      	addeq	r4, #1
 8100576:	3d01      	subne	r5, #1
 8100578:	e74e      	b.n	8100418 <__adddf3+0x8c>
 810057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810057e:	bf18      	it	ne
 8100580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100584:	d029      	beq.n	81005da <__adddf3+0x24e>
 8100586:	ea94 0f05 	teq	r4, r5
 810058a:	bf08      	it	eq
 810058c:	ea90 0f02 	teqeq	r0, r2
 8100590:	d005      	beq.n	810059e <__adddf3+0x212>
 8100592:	ea54 0c00 	orrs.w	ip, r4, r0
 8100596:	bf04      	itt	eq
 8100598:	4619      	moveq	r1, r3
 810059a:	4610      	moveq	r0, r2
 810059c:	bd30      	pop	{r4, r5, pc}
 810059e:	ea91 0f03 	teq	r1, r3
 81005a2:	bf1e      	ittt	ne
 81005a4:	2100      	movne	r1, #0
 81005a6:	2000      	movne	r0, #0
 81005a8:	bd30      	popne	{r4, r5, pc}
 81005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005ae:	d105      	bne.n	81005bc <__adddf3+0x230>
 81005b0:	0040      	lsls	r0, r0, #1
 81005b2:	4149      	adcs	r1, r1
 81005b4:	bf28      	it	cs
 81005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ba:	bd30      	pop	{r4, r5, pc}
 81005bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005c0:	bf3c      	itt	cc
 81005c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005c6:	bd30      	popcc	{r4, r5, pc}
 81005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005d4:	f04f 0000 	mov.w	r0, #0
 81005d8:	bd30      	pop	{r4, r5, pc}
 81005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005de:	bf1a      	itte	ne
 81005e0:	4619      	movne	r1, r3
 81005e2:	4610      	movne	r0, r2
 81005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005e8:	bf1c      	itt	ne
 81005ea:	460b      	movne	r3, r1
 81005ec:	4602      	movne	r2, r0
 81005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 81005f2:	bf06      	itte	eq
 81005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 81005f8:	ea91 0f03 	teqeq	r1, r3
 81005fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100600:	bd30      	pop	{r4, r5, pc}
 8100602:	bf00      	nop

08100604 <__aeabi_ui2d>:
 8100604:	f090 0f00 	teq	r0, #0
 8100608:	bf04      	itt	eq
 810060a:	2100      	moveq	r1, #0
 810060c:	4770      	bxeq	lr
 810060e:	b530      	push	{r4, r5, lr}
 8100610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100618:	f04f 0500 	mov.w	r5, #0
 810061c:	f04f 0100 	mov.w	r1, #0
 8100620:	e750      	b.n	81004c4 <__adddf3+0x138>
 8100622:	bf00      	nop

08100624 <__aeabi_i2d>:
 8100624:	f090 0f00 	teq	r0, #0
 8100628:	bf04      	itt	eq
 810062a:	2100      	moveq	r1, #0
 810062c:	4770      	bxeq	lr
 810062e:	b530      	push	{r4, r5, lr}
 8100630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100638:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810063c:	bf48      	it	mi
 810063e:	4240      	negmi	r0, r0
 8100640:	f04f 0100 	mov.w	r1, #0
 8100644:	e73e      	b.n	81004c4 <__adddf3+0x138>
 8100646:	bf00      	nop

08100648 <__aeabi_f2d>:
 8100648:	0042      	lsls	r2, r0, #1
 810064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100656:	bf1f      	itttt	ne
 8100658:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810065c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100660:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100664:	4770      	bxne	lr
 8100666:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810066a:	bf08      	it	eq
 810066c:	4770      	bxeq	lr
 810066e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100672:	bf04      	itt	eq
 8100674:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100678:	4770      	bxeq	lr
 810067a:	b530      	push	{r4, r5, lr}
 810067c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100680:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100688:	e71c      	b.n	81004c4 <__adddf3+0x138>
 810068a:	bf00      	nop

0810068c <__aeabi_ul2d>:
 810068c:	ea50 0201 	orrs.w	r2, r0, r1
 8100690:	bf08      	it	eq
 8100692:	4770      	bxeq	lr
 8100694:	b530      	push	{r4, r5, lr}
 8100696:	f04f 0500 	mov.w	r5, #0
 810069a:	e00a      	b.n	81006b2 <__aeabi_l2d+0x16>

0810069c <__aeabi_l2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006aa:	d502      	bpl.n	81006b2 <__aeabi_l2d+0x16>
 81006ac:	4240      	negs	r0, r0
 81006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006be:	f43f aed8 	beq.w	8100472 <__adddf3+0xe6>
 81006c2:	f04f 0203 	mov.w	r2, #3
 81006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006ca:	bf18      	it	ne
 81006cc:	3203      	addne	r2, #3
 81006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006d2:	bf18      	it	ne
 81006d4:	3203      	addne	r2, #3
 81006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006da:	f1c2 0320 	rsb	r3, r2, #32
 81006de:	fa00 fc03 	lsl.w	ip, r0, r3
 81006e2:	fa20 f002 	lsr.w	r0, r0, r2
 81006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006ea:	ea40 000e 	orr.w	r0, r0, lr
 81006ee:	fa21 f102 	lsr.w	r1, r1, r2
 81006f2:	4414      	add	r4, r2
 81006f4:	e6bd      	b.n	8100472 <__adddf3+0xe6>
 81006f6:	bf00      	nop

081006f8 <__gedf2>:
 81006f8:	f04f 3cff 	mov.w	ip, #4294967295
 81006fc:	e006      	b.n	810070c <__cmpdf2+0x4>
 81006fe:	bf00      	nop

08100700 <__ledf2>:
 8100700:	f04f 0c01 	mov.w	ip, #1
 8100704:	e002      	b.n	810070c <__cmpdf2+0x4>
 8100706:	bf00      	nop

08100708 <__cmpdf2>:
 8100708:	f04f 0c01 	mov.w	ip, #1
 810070c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100710:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100714:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100718:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 810071c:	bf18      	it	ne
 810071e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100722:	d01b      	beq.n	810075c <__cmpdf2+0x54>
 8100724:	b001      	add	sp, #4
 8100726:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 810072a:	bf0c      	ite	eq
 810072c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100730:	ea91 0f03 	teqne	r1, r3
 8100734:	bf02      	ittt	eq
 8100736:	ea90 0f02 	teqeq	r0, r2
 810073a:	2000      	moveq	r0, #0
 810073c:	4770      	bxeq	lr
 810073e:	f110 0f00 	cmn.w	r0, #0
 8100742:	ea91 0f03 	teq	r1, r3
 8100746:	bf58      	it	pl
 8100748:	4299      	cmppl	r1, r3
 810074a:	bf08      	it	eq
 810074c:	4290      	cmpeq	r0, r2
 810074e:	bf2c      	ite	cs
 8100750:	17d8      	asrcs	r0, r3, #31
 8100752:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100756:	f040 0001 	orr.w	r0, r0, #1
 810075a:	4770      	bx	lr
 810075c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100760:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100764:	d102      	bne.n	810076c <__cmpdf2+0x64>
 8100766:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 810076a:	d107      	bne.n	810077c <__cmpdf2+0x74>
 810076c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100770:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100774:	d1d6      	bne.n	8100724 <__cmpdf2+0x1c>
 8100776:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 810077a:	d0d3      	beq.n	8100724 <__cmpdf2+0x1c>
 810077c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100780:	4770      	bx	lr
 8100782:	bf00      	nop

08100784 <__aeabi_cdrcmple>:
 8100784:	4684      	mov	ip, r0
 8100786:	4610      	mov	r0, r2
 8100788:	4662      	mov	r2, ip
 810078a:	468c      	mov	ip, r1
 810078c:	4619      	mov	r1, r3
 810078e:	4663      	mov	r3, ip
 8100790:	e000      	b.n	8100794 <__aeabi_cdcmpeq>
 8100792:	bf00      	nop

08100794 <__aeabi_cdcmpeq>:
 8100794:	b501      	push	{r0, lr}
 8100796:	f7ff ffb7 	bl	8100708 <__cmpdf2>
 810079a:	2800      	cmp	r0, #0
 810079c:	bf48      	it	mi
 810079e:	f110 0f00 	cmnmi.w	r0, #0
 81007a2:	bd01      	pop	{r0, pc}

081007a4 <__aeabi_dcmpeq>:
 81007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007a8:	f7ff fff4 	bl	8100794 <__aeabi_cdcmpeq>
 81007ac:	bf0c      	ite	eq
 81007ae:	2001      	moveq	r0, #1
 81007b0:	2000      	movne	r0, #0
 81007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 81007b6:	bf00      	nop

081007b8 <__aeabi_dcmplt>:
 81007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007bc:	f7ff ffea 	bl	8100794 <__aeabi_cdcmpeq>
 81007c0:	bf34      	ite	cc
 81007c2:	2001      	movcc	r0, #1
 81007c4:	2000      	movcs	r0, #0
 81007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 81007ca:	bf00      	nop

081007cc <__aeabi_dcmple>:
 81007cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007d0:	f7ff ffe0 	bl	8100794 <__aeabi_cdcmpeq>
 81007d4:	bf94      	ite	ls
 81007d6:	2001      	movls	r0, #1
 81007d8:	2000      	movhi	r0, #0
 81007da:	f85d fb08 	ldr.w	pc, [sp], #8
 81007de:	bf00      	nop

081007e0 <__aeabi_dcmpge>:
 81007e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007e4:	f7ff ffce 	bl	8100784 <__aeabi_cdrcmple>
 81007e8:	bf94      	ite	ls
 81007ea:	2001      	movls	r0, #1
 81007ec:	2000      	movhi	r0, #0
 81007ee:	f85d fb08 	ldr.w	pc, [sp], #8
 81007f2:	bf00      	nop

081007f4 <__aeabi_dcmpgt>:
 81007f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007f8:	f7ff ffc4 	bl	8100784 <__aeabi_cdrcmple>
 81007fc:	bf34      	ite	cc
 81007fe:	2001      	movcc	r0, #1
 8100800:	2000      	movcs	r0, #0
 8100802:	f85d fb08 	ldr.w	pc, [sp], #8
 8100806:	bf00      	nop

08100808 <__aeabi_d2iz>:
 8100808:	ea4f 0241 	mov.w	r2, r1, lsl #1
 810080c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100810:	d215      	bcs.n	810083e <__aeabi_d2iz+0x36>
 8100812:	d511      	bpl.n	8100838 <__aeabi_d2iz+0x30>
 8100814:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100818:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 810081c:	d912      	bls.n	8100844 <__aeabi_d2iz+0x3c>
 810081e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100822:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100826:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 810082a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 810082e:	fa23 f002 	lsr.w	r0, r3, r2
 8100832:	bf18      	it	ne
 8100834:	4240      	negne	r0, r0
 8100836:	4770      	bx	lr
 8100838:	f04f 0000 	mov.w	r0, #0
 810083c:	4770      	bx	lr
 810083e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100842:	d105      	bne.n	8100850 <__aeabi_d2iz+0x48>
 8100844:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100848:	bf08      	it	eq
 810084a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 810084e:	4770      	bx	lr
 8100850:	f04f 0000 	mov.w	r0, #0
 8100854:	4770      	bx	lr
 8100856:	bf00      	nop

08100858 <__aeabi_uldivmod>:
 8100858:	b953      	cbnz	r3, 8100870 <__aeabi_uldivmod+0x18>
 810085a:	b94a      	cbnz	r2, 8100870 <__aeabi_uldivmod+0x18>
 810085c:	2900      	cmp	r1, #0
 810085e:	bf08      	it	eq
 8100860:	2800      	cmpeq	r0, #0
 8100862:	bf1c      	itt	ne
 8100864:	f04f 31ff 	movne.w	r1, #4294967295
 8100868:	f04f 30ff 	movne.w	r0, #4294967295
 810086c:	f000 b974 	b.w	8100b58 <__aeabi_idiv0>
 8100870:	f1ad 0c08 	sub.w	ip, sp, #8
 8100874:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100878:	f000 f806 	bl	8100888 <__udivmoddi4>
 810087c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100880:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100884:	b004      	add	sp, #16
 8100886:	4770      	bx	lr

08100888 <__udivmoddi4>:
 8100888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810088c:	9d08      	ldr	r5, [sp, #32]
 810088e:	4604      	mov	r4, r0
 8100890:	468e      	mov	lr, r1
 8100892:	2b00      	cmp	r3, #0
 8100894:	d14d      	bne.n	8100932 <__udivmoddi4+0xaa>
 8100896:	428a      	cmp	r2, r1
 8100898:	4694      	mov	ip, r2
 810089a:	d969      	bls.n	8100970 <__udivmoddi4+0xe8>
 810089c:	fab2 f282 	clz	r2, r2
 81008a0:	b152      	cbz	r2, 81008b8 <__udivmoddi4+0x30>
 81008a2:	fa01 f302 	lsl.w	r3, r1, r2
 81008a6:	f1c2 0120 	rsb	r1, r2, #32
 81008aa:	fa20 f101 	lsr.w	r1, r0, r1
 81008ae:	fa0c fc02 	lsl.w	ip, ip, r2
 81008b2:	ea41 0e03 	orr.w	lr, r1, r3
 81008b6:	4094      	lsls	r4, r2
 81008b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 81008bc:	0c21      	lsrs	r1, r4, #16
 81008be:	fbbe f6f8 	udiv	r6, lr, r8
 81008c2:	fa1f f78c 	uxth.w	r7, ip
 81008c6:	fb08 e316 	mls	r3, r8, r6, lr
 81008ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 81008ce:	fb06 f107 	mul.w	r1, r6, r7
 81008d2:	4299      	cmp	r1, r3
 81008d4:	d90a      	bls.n	81008ec <__udivmoddi4+0x64>
 81008d6:	eb1c 0303 	adds.w	r3, ip, r3
 81008da:	f106 30ff 	add.w	r0, r6, #4294967295
 81008de:	f080 811f 	bcs.w	8100b20 <__udivmoddi4+0x298>
 81008e2:	4299      	cmp	r1, r3
 81008e4:	f240 811c 	bls.w	8100b20 <__udivmoddi4+0x298>
 81008e8:	3e02      	subs	r6, #2
 81008ea:	4463      	add	r3, ip
 81008ec:	1a5b      	subs	r3, r3, r1
 81008ee:	b2a4      	uxth	r4, r4
 81008f0:	fbb3 f0f8 	udiv	r0, r3, r8
 81008f4:	fb08 3310 	mls	r3, r8, r0, r3
 81008f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 81008fc:	fb00 f707 	mul.w	r7, r0, r7
 8100900:	42a7      	cmp	r7, r4
 8100902:	d90a      	bls.n	810091a <__udivmoddi4+0x92>
 8100904:	eb1c 0404 	adds.w	r4, ip, r4
 8100908:	f100 33ff 	add.w	r3, r0, #4294967295
 810090c:	f080 810a 	bcs.w	8100b24 <__udivmoddi4+0x29c>
 8100910:	42a7      	cmp	r7, r4
 8100912:	f240 8107 	bls.w	8100b24 <__udivmoddi4+0x29c>
 8100916:	4464      	add	r4, ip
 8100918:	3802      	subs	r0, #2
 810091a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 810091e:	1be4      	subs	r4, r4, r7
 8100920:	2600      	movs	r6, #0
 8100922:	b11d      	cbz	r5, 810092c <__udivmoddi4+0xa4>
 8100924:	40d4      	lsrs	r4, r2
 8100926:	2300      	movs	r3, #0
 8100928:	e9c5 4300 	strd	r4, r3, [r5]
 810092c:	4631      	mov	r1, r6
 810092e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100932:	428b      	cmp	r3, r1
 8100934:	d909      	bls.n	810094a <__udivmoddi4+0xc2>
 8100936:	2d00      	cmp	r5, #0
 8100938:	f000 80ef 	beq.w	8100b1a <__udivmoddi4+0x292>
 810093c:	2600      	movs	r6, #0
 810093e:	e9c5 0100 	strd	r0, r1, [r5]
 8100942:	4630      	mov	r0, r6
 8100944:	4631      	mov	r1, r6
 8100946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810094a:	fab3 f683 	clz	r6, r3
 810094e:	2e00      	cmp	r6, #0
 8100950:	d14a      	bne.n	81009e8 <__udivmoddi4+0x160>
 8100952:	428b      	cmp	r3, r1
 8100954:	d302      	bcc.n	810095c <__udivmoddi4+0xd4>
 8100956:	4282      	cmp	r2, r0
 8100958:	f200 80f9 	bhi.w	8100b4e <__udivmoddi4+0x2c6>
 810095c:	1a84      	subs	r4, r0, r2
 810095e:	eb61 0303 	sbc.w	r3, r1, r3
 8100962:	2001      	movs	r0, #1
 8100964:	469e      	mov	lr, r3
 8100966:	2d00      	cmp	r5, #0
 8100968:	d0e0      	beq.n	810092c <__udivmoddi4+0xa4>
 810096a:	e9c5 4e00 	strd	r4, lr, [r5]
 810096e:	e7dd      	b.n	810092c <__udivmoddi4+0xa4>
 8100970:	b902      	cbnz	r2, 8100974 <__udivmoddi4+0xec>
 8100972:	deff      	udf	#255	; 0xff
 8100974:	fab2 f282 	clz	r2, r2
 8100978:	2a00      	cmp	r2, #0
 810097a:	f040 8092 	bne.w	8100aa2 <__udivmoddi4+0x21a>
 810097e:	eba1 010c 	sub.w	r1, r1, ip
 8100982:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100986:	fa1f fe8c 	uxth.w	lr, ip
 810098a:	2601      	movs	r6, #1
 810098c:	0c20      	lsrs	r0, r4, #16
 810098e:	fbb1 f3f7 	udiv	r3, r1, r7
 8100992:	fb07 1113 	mls	r1, r7, r3, r1
 8100996:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 810099a:	fb0e f003 	mul.w	r0, lr, r3
 810099e:	4288      	cmp	r0, r1
 81009a0:	d908      	bls.n	81009b4 <__udivmoddi4+0x12c>
 81009a2:	eb1c 0101 	adds.w	r1, ip, r1
 81009a6:	f103 38ff 	add.w	r8, r3, #4294967295
 81009aa:	d202      	bcs.n	81009b2 <__udivmoddi4+0x12a>
 81009ac:	4288      	cmp	r0, r1
 81009ae:	f200 80cb 	bhi.w	8100b48 <__udivmoddi4+0x2c0>
 81009b2:	4643      	mov	r3, r8
 81009b4:	1a09      	subs	r1, r1, r0
 81009b6:	b2a4      	uxth	r4, r4
 81009b8:	fbb1 f0f7 	udiv	r0, r1, r7
 81009bc:	fb07 1110 	mls	r1, r7, r0, r1
 81009c0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 81009c4:	fb0e fe00 	mul.w	lr, lr, r0
 81009c8:	45a6      	cmp	lr, r4
 81009ca:	d908      	bls.n	81009de <__udivmoddi4+0x156>
 81009cc:	eb1c 0404 	adds.w	r4, ip, r4
 81009d0:	f100 31ff 	add.w	r1, r0, #4294967295
 81009d4:	d202      	bcs.n	81009dc <__udivmoddi4+0x154>
 81009d6:	45a6      	cmp	lr, r4
 81009d8:	f200 80bb 	bhi.w	8100b52 <__udivmoddi4+0x2ca>
 81009dc:	4608      	mov	r0, r1
 81009de:	eba4 040e 	sub.w	r4, r4, lr
 81009e2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 81009e6:	e79c      	b.n	8100922 <__udivmoddi4+0x9a>
 81009e8:	f1c6 0720 	rsb	r7, r6, #32
 81009ec:	40b3      	lsls	r3, r6
 81009ee:	fa22 fc07 	lsr.w	ip, r2, r7
 81009f2:	ea4c 0c03 	orr.w	ip, ip, r3
 81009f6:	fa20 f407 	lsr.w	r4, r0, r7
 81009fa:	fa01 f306 	lsl.w	r3, r1, r6
 81009fe:	431c      	orrs	r4, r3
 8100a00:	40f9      	lsrs	r1, r7
 8100a02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100a06:	fa00 f306 	lsl.w	r3, r0, r6
 8100a0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8100a0e:	0c20      	lsrs	r0, r4, #16
 8100a10:	fa1f fe8c 	uxth.w	lr, ip
 8100a14:	fb09 1118 	mls	r1, r9, r8, r1
 8100a18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100a1c:	fb08 f00e 	mul.w	r0, r8, lr
 8100a20:	4288      	cmp	r0, r1
 8100a22:	fa02 f206 	lsl.w	r2, r2, r6
 8100a26:	d90b      	bls.n	8100a40 <__udivmoddi4+0x1b8>
 8100a28:	eb1c 0101 	adds.w	r1, ip, r1
 8100a2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8100a30:	f080 8088 	bcs.w	8100b44 <__udivmoddi4+0x2bc>
 8100a34:	4288      	cmp	r0, r1
 8100a36:	f240 8085 	bls.w	8100b44 <__udivmoddi4+0x2bc>
 8100a3a:	f1a8 0802 	sub.w	r8, r8, #2
 8100a3e:	4461      	add	r1, ip
 8100a40:	1a09      	subs	r1, r1, r0
 8100a42:	b2a4      	uxth	r4, r4
 8100a44:	fbb1 f0f9 	udiv	r0, r1, r9
 8100a48:	fb09 1110 	mls	r1, r9, r0, r1
 8100a4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100a50:	fb00 fe0e 	mul.w	lr, r0, lr
 8100a54:	458e      	cmp	lr, r1
 8100a56:	d908      	bls.n	8100a6a <__udivmoddi4+0x1e2>
 8100a58:	eb1c 0101 	adds.w	r1, ip, r1
 8100a5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8100a60:	d26c      	bcs.n	8100b3c <__udivmoddi4+0x2b4>
 8100a62:	458e      	cmp	lr, r1
 8100a64:	d96a      	bls.n	8100b3c <__udivmoddi4+0x2b4>
 8100a66:	3802      	subs	r0, #2
 8100a68:	4461      	add	r1, ip
 8100a6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8100a6e:	fba0 9402 	umull	r9, r4, r0, r2
 8100a72:	eba1 010e 	sub.w	r1, r1, lr
 8100a76:	42a1      	cmp	r1, r4
 8100a78:	46c8      	mov	r8, r9
 8100a7a:	46a6      	mov	lr, r4
 8100a7c:	d356      	bcc.n	8100b2c <__udivmoddi4+0x2a4>
 8100a7e:	d053      	beq.n	8100b28 <__udivmoddi4+0x2a0>
 8100a80:	b15d      	cbz	r5, 8100a9a <__udivmoddi4+0x212>
 8100a82:	ebb3 0208 	subs.w	r2, r3, r8
 8100a86:	eb61 010e 	sbc.w	r1, r1, lr
 8100a8a:	fa01 f707 	lsl.w	r7, r1, r7
 8100a8e:	fa22 f306 	lsr.w	r3, r2, r6
 8100a92:	40f1      	lsrs	r1, r6
 8100a94:	431f      	orrs	r7, r3
 8100a96:	e9c5 7100 	strd	r7, r1, [r5]
 8100a9a:	2600      	movs	r6, #0
 8100a9c:	4631      	mov	r1, r6
 8100a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100aa2:	f1c2 0320 	rsb	r3, r2, #32
 8100aa6:	40d8      	lsrs	r0, r3
 8100aa8:	fa0c fc02 	lsl.w	ip, ip, r2
 8100aac:	fa21 f303 	lsr.w	r3, r1, r3
 8100ab0:	4091      	lsls	r1, r2
 8100ab2:	4301      	orrs	r1, r0
 8100ab4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100ab8:	fa1f fe8c 	uxth.w	lr, ip
 8100abc:	fbb3 f0f7 	udiv	r0, r3, r7
 8100ac0:	fb07 3610 	mls	r6, r7, r0, r3
 8100ac4:	0c0b      	lsrs	r3, r1, #16
 8100ac6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8100aca:	fb00 f60e 	mul.w	r6, r0, lr
 8100ace:	429e      	cmp	r6, r3
 8100ad0:	fa04 f402 	lsl.w	r4, r4, r2
 8100ad4:	d908      	bls.n	8100ae8 <__udivmoddi4+0x260>
 8100ad6:	eb1c 0303 	adds.w	r3, ip, r3
 8100ada:	f100 38ff 	add.w	r8, r0, #4294967295
 8100ade:	d22f      	bcs.n	8100b40 <__udivmoddi4+0x2b8>
 8100ae0:	429e      	cmp	r6, r3
 8100ae2:	d92d      	bls.n	8100b40 <__udivmoddi4+0x2b8>
 8100ae4:	3802      	subs	r0, #2
 8100ae6:	4463      	add	r3, ip
 8100ae8:	1b9b      	subs	r3, r3, r6
 8100aea:	b289      	uxth	r1, r1
 8100aec:	fbb3 f6f7 	udiv	r6, r3, r7
 8100af0:	fb07 3316 	mls	r3, r7, r6, r3
 8100af4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100af8:	fb06 f30e 	mul.w	r3, r6, lr
 8100afc:	428b      	cmp	r3, r1
 8100afe:	d908      	bls.n	8100b12 <__udivmoddi4+0x28a>
 8100b00:	eb1c 0101 	adds.w	r1, ip, r1
 8100b04:	f106 38ff 	add.w	r8, r6, #4294967295
 8100b08:	d216      	bcs.n	8100b38 <__udivmoddi4+0x2b0>
 8100b0a:	428b      	cmp	r3, r1
 8100b0c:	d914      	bls.n	8100b38 <__udivmoddi4+0x2b0>
 8100b0e:	3e02      	subs	r6, #2
 8100b10:	4461      	add	r1, ip
 8100b12:	1ac9      	subs	r1, r1, r3
 8100b14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100b18:	e738      	b.n	810098c <__udivmoddi4+0x104>
 8100b1a:	462e      	mov	r6, r5
 8100b1c:	4628      	mov	r0, r5
 8100b1e:	e705      	b.n	810092c <__udivmoddi4+0xa4>
 8100b20:	4606      	mov	r6, r0
 8100b22:	e6e3      	b.n	81008ec <__udivmoddi4+0x64>
 8100b24:	4618      	mov	r0, r3
 8100b26:	e6f8      	b.n	810091a <__udivmoddi4+0x92>
 8100b28:	454b      	cmp	r3, r9
 8100b2a:	d2a9      	bcs.n	8100a80 <__udivmoddi4+0x1f8>
 8100b2c:	ebb9 0802 	subs.w	r8, r9, r2
 8100b30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8100b34:	3801      	subs	r0, #1
 8100b36:	e7a3      	b.n	8100a80 <__udivmoddi4+0x1f8>
 8100b38:	4646      	mov	r6, r8
 8100b3a:	e7ea      	b.n	8100b12 <__udivmoddi4+0x28a>
 8100b3c:	4620      	mov	r0, r4
 8100b3e:	e794      	b.n	8100a6a <__udivmoddi4+0x1e2>
 8100b40:	4640      	mov	r0, r8
 8100b42:	e7d1      	b.n	8100ae8 <__udivmoddi4+0x260>
 8100b44:	46d0      	mov	r8, sl
 8100b46:	e77b      	b.n	8100a40 <__udivmoddi4+0x1b8>
 8100b48:	3b02      	subs	r3, #2
 8100b4a:	4461      	add	r1, ip
 8100b4c:	e732      	b.n	81009b4 <__udivmoddi4+0x12c>
 8100b4e:	4630      	mov	r0, r6
 8100b50:	e709      	b.n	8100966 <__udivmoddi4+0xde>
 8100b52:	4464      	add	r4, ip
 8100b54:	3802      	subs	r0, #2
 8100b56:	e742      	b.n	81009de <__udivmoddi4+0x156>

08100b58 <__aeabi_idiv0>:
 8100b58:	4770      	bx	lr
 8100b5a:	bf00      	nop

08100b5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100b5c:	b480      	push	{r7}
 8100b5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100b60:	4b09      	ldr	r3, [pc, #36]	; (8100b88 <SystemInit+0x2c>)
 8100b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100b66:	4a08      	ldr	r2, [pc, #32]	; (8100b88 <SystemInit+0x2c>)
 8100b68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100b6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100b70:	4b05      	ldr	r3, [pc, #20]	; (8100b88 <SystemInit+0x2c>)
 8100b72:	691b      	ldr	r3, [r3, #16]
 8100b74:	4a04      	ldr	r2, [pc, #16]	; (8100b88 <SystemInit+0x2c>)
 8100b76:	f043 0310 	orr.w	r3, r3, #16
 8100b7a:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100b7c:	bf00      	nop
 8100b7e:	46bd      	mov	sp, r7
 8100b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b84:	4770      	bx	lr
 8100b86:	bf00      	nop
 8100b88:	e000ed00 	.word	0xe000ed00

08100b8c <start_PWM>:
#include "level_2/init_CM4.h"


void start_PWM(void)
/* start_PWM: Function which initialises the PWM TIMERs 2,13,14. */
{
 8100b8c:	b580      	push	{r7, lr}
 8100b8e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8100b90:	2100      	movs	r1, #0
 8100b92:	4808      	ldr	r0, [pc, #32]	; (8100bb4 <start_PWM+0x28>)
 8100b94:	f005 feae 	bl	81068f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8100b98:	2100      	movs	r1, #0
 8100b9a:	4807      	ldr	r0, [pc, #28]	; (8100bb8 <start_PWM+0x2c>)
 8100b9c:	f005 feaa 	bl	81068f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8100ba0:	2108      	movs	r1, #8
 8100ba2:	4806      	ldr	r0, [pc, #24]	; (8100bbc <start_PWM+0x30>)
 8100ba4:	f005 fea6 	bl	81068f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8100ba8:	210c      	movs	r1, #12
 8100baa:	4804      	ldr	r0, [pc, #16]	; (8100bbc <start_PWM+0x30>)
 8100bac:	f005 fea2 	bl	81068f4 <HAL_TIM_PWM_Start>
}
 8100bb0:	bf00      	nop
 8100bb2:	bd80      	pop	{r7, pc}
 8100bb4:	10000218 	.word	0x10000218
 8100bb8:	10000264 	.word	0x10000264
 8100bbc:	10000134 	.word	0x10000134

08100bc0 <init_Movement>:

void init_Movement(void)
/* start_Movement: Function which initialises the motors and servos */
{
 8100bc0:	b580      	push	{r7, lr}
 8100bc2:	af00      	add	r7, sp, #0
	initMotors();
 8100bc4:	f000 f85c 	bl	8100c80 <initMotors>
	set_Enable_Power();
 8100bc8:	f001 f848 	bl	8101c5c <set_Enable_Power>
	start_PWM();
 8100bcc:	f7ff ffde 	bl	8100b8c <start_PWM>
}
 8100bd0:	bf00      	nop
 8100bd2:	bd80      	pop	{r7, pc}

08100bd4 <init_MX_init>:

void init_MX_init(void)
/* start_MX_init: Function which initialises the STM32H peripherals */
{
 8100bd4:	b580      	push	{r7, lr}
 8100bd6:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8100bd8:	f000 fd7c 	bl	81016d4 <MX_ADC1_Init>
	MX_TIM2_Init();
 8100bdc:	f001 f878 	bl	8101cd0 <MX_TIM2_Init>
	MX_TIM3_Init();
 8100be0:	f001 f8da 	bl	8101d98 <MX_TIM3_Init>
	MX_TIM4_Init();
 8100be4:	f001 f92e 	bl	8101e44 <MX_TIM4_Init>
	MX_TIM13_Init();
 8100be8:	f001 f982 	bl	8101ef0 <MX_TIM13_Init>
	MX_TIM14_Init();
 8100bec:	f001 f9ce 	bl	8101f8c <MX_TIM14_Init>
}
 8100bf0:	bf00      	nop
 8100bf2:	bd80      	pop	{r7, pc}

08100bf4 <init_Start_Up>:
void init_Start_Up(void)
/* init_Start_Up: Function to initialise the whole system and set inital values to PWMs
 *	The microcontroller peripherals. The Motors and Servos.
 *	Homes the servos.
 */
{
 8100bf4:	b580      	push	{r7, lr}
 8100bf6:	af00      	add	r7, sp, #0
	send_msg((uint8_t*)"\rInitialising Micro-controller Signals\n\r");
 8100bf8:	481a      	ldr	r0, [pc, #104]	; (8100c64 <init_Start_Up+0x70>)
 8100bfa:	f001 fcd9 	bl	81025b0 <send_msg>
	init_MX_init();
 8100bfe:	f7ff ffe9 	bl	8100bd4 <init_MX_init>
	HAL_Delay(50);
 8100c02:	2032      	movs	r0, #50	; 0x32
 8100c04:	f001 fde0 	bl	81027c8 <HAL_Delay>

	send_msg((uint8_t*)"\rEnabling movement signals\n\r");
 8100c08:	4817      	ldr	r0, [pc, #92]	; (8100c68 <init_Start_Up+0x74>)
 8100c0a:	f001 fcd1 	bl	81025b0 <send_msg>
	init_Movement();
 8100c0e:	f7ff ffd7 	bl	8100bc0 <init_Movement>
	HAL_Delay(50);
 8100c12:	2032      	movs	r0, #50	; 0x32
 8100c14:	f001 fdd8 	bl	81027c8 <HAL_Delay>

	send_msg((uint8_t*)"\rHoming Motors\n\r");
 8100c18:	4814      	ldr	r0, [pc, #80]	; (8100c6c <init_Start_Up+0x78>)
 8100c1a:	f001 fcc9 	bl	81025b0 <send_msg>
	HAL_Delay(50);
 8100c1e:	2032      	movs	r0, #50	; 0x32
 8100c20:	f001 fdd2 	bl	81027c8 <HAL_Delay>

	HomeMotors(1, 1); // homing motors
 8100c24:	2101      	movs	r1, #1
 8100c26:	2001      	movs	r0, #1
 8100c28:	f000 f860 	bl	8100cec <HomeMotors>

	send_msg((uint8_t*)"\rMotors Homed\n\r");
 8100c2c:	4810      	ldr	r0, [pc, #64]	; (8100c70 <init_Start_Up+0x7c>)
 8100c2e:	f001 fcbf 	bl	81025b0 <send_msg>
	HAL_Delay(50);
 8100c32:	2032      	movs	r0, #50	; 0x32
 8100c34:	f001 fdc8 	bl	81027c8 <HAL_Delay>

	send_msg((uint8_t*)"\rHoming servos\n\r");
 8100c38:	480e      	ldr	r0, [pc, #56]	; (8100c74 <init_Start_Up+0x80>)
 8100c3a:	f001 fcb9 	bl	81025b0 <send_msg>
	HAL_Delay(50);
 8100c3e:	2032      	movs	r0, #50	; 0x32
 8100c40:	f001 fdc2 	bl	81027c8 <HAL_Delay>

	set_Slide_Servo(SLIDE_CLOSED);
 8100c44:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8100c48:	f000 fb9a 	bl	8101380 <set_Slide_Servo>
	set_Rotate_Servo(ROTATE_NEUTRAL);
 8100c4c:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8100c78 <init_Start_Up+0x84>
 8100c50:	f000 fb60 	bl	8101314 <set_Rotate_Servo>
	send_msg((uint8_t*)"\rServos Homed\n\r");
 8100c54:	4809      	ldr	r0, [pc, #36]	; (8100c7c <init_Start_Up+0x88>)
 8100c56:	f001 fcab 	bl	81025b0 <send_msg>
	HAL_Delay(50);
 8100c5a:	2032      	movs	r0, #50	; 0x32
 8100c5c:	f001 fdb4 	bl	81027c8 <HAL_Delay>

}
 8100c60:	bf00      	nop
 8100c62:	bd80      	pop	{r7, pc}
 8100c64:	0810939c 	.word	0x0810939c
 8100c68:	081093c8 	.word	0x081093c8
 8100c6c:	081093e8 	.word	0x081093e8
 8100c70:	081093fc 	.word	0x081093fc
 8100c74:	0810940c 	.word	0x0810940c
 8100c78:	40a9999a 	.word	0x40a9999a
 8100c7c:	08109420 	.word	0x08109420

08100c80 <initMotors>:
 *      Author: Pascal
 */
#include "level_3/motor_master.h"

void initMotors()
{
 8100c80:	b580      	push	{r7, lr}
 8100c82:	af00      	add	r7, sp, #0
	initMotorX();
 8100c84:	f000 f860 	bl	8100d48 <initMotorX>
	initMotorZ();
 8100c88:	f000 f9ce 	bl	8101028 <initMotorZ>
}
 8100c8c:	bf00      	nop
 8100c8e:	bd80      	pop	{r7, pc}

08100c90 <move_to_X_and_Z>:

uint8_t move_to_X_and_Z(int16_t posX, int16_t posZ)
{
 8100c90:	b580      	push	{r7, lr}
 8100c92:	b082      	sub	sp, #8
 8100c94:	af00      	add	r7, sp, #0
 8100c96:	4603      	mov	r3, r0
 8100c98:	460a      	mov	r2, r1
 8100c9a:	80fb      	strh	r3, [r7, #6]
 8100c9c:	4613      	mov	r3, r2
 8100c9e:	80bb      	strh	r3, [r7, #4]
	move_to_posX(posX);
 8100ca0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100ca4:	4618      	mov	r0, r3
 8100ca6:	f7ff fcbd 	bl	8100624 <__aeabi_i2d>
 8100caa:	4602      	mov	r2, r0
 8100cac:	460b      	mov	r3, r1
 8100cae:	ec43 2b10 	vmov	d0, r2, r3
 8100cb2:	f000 f891 	bl	8100dd8 <move_to_posX>
	send_msg((uint8_t*)"\r**** Motor X is at the final position! ****\n\r");
 8100cb6:	480b      	ldr	r0, [pc, #44]	; (8100ce4 <move_to_X_and_Z+0x54>)
 8100cb8:	f001 fc7a 	bl	81025b0 <send_msg>

	move_to_posZ(posZ);
 8100cbc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8100cc0:	4618      	mov	r0, r3
 8100cc2:	f7ff fcaf 	bl	8100624 <__aeabi_i2d>
 8100cc6:	4602      	mov	r2, r0
 8100cc8:	460b      	mov	r3, r1
 8100cca:	ec43 2b10 	vmov	d0, r2, r3
 8100cce:	f000 f9f3 	bl	81010b8 <move_to_posZ>
	send_msg((uint8_t*)"\r**** Motor Z is at the final position! ****\n\r");
 8100cd2:	4805      	ldr	r0, [pc, #20]	; (8100ce8 <move_to_X_and_Z+0x58>)
 8100cd4:	f001 fc6c 	bl	81025b0 <send_msg>

	return 1;
 8100cd8:	2301      	movs	r3, #1
}
 8100cda:	4618      	mov	r0, r3
 8100cdc:	3708      	adds	r7, #8
 8100cde:	46bd      	mov	sp, r7
 8100ce0:	bd80      	pop	{r7, pc}
 8100ce2:	bf00      	nop
 8100ce4:	08109430 	.word	0x08109430
 8100ce8:	08109460 	.word	0x08109460

08100cec <HomeMotors>:

uint8_t HomeMotors(uint8_t homeX, uint8_t homeZ)
{
 8100cec:	b580      	push	{r7, lr}
 8100cee:	b082      	sub	sp, #8
 8100cf0:	af00      	add	r7, sp, #0
 8100cf2:	4603      	mov	r3, r0
 8100cf4:	460a      	mov	r2, r1
 8100cf6:	71fb      	strb	r3, [r7, #7]
 8100cf8:	4613      	mov	r3, r2
 8100cfa:	71bb      	strb	r3, [r7, #6]
	send_msg((uint8_t*)"\r#### HOMING Motor X №###\n\r");
 8100cfc:	480e      	ldr	r0, [pc, #56]	; (8100d38 <HomeMotors+0x4c>)
 8100cfe:	f001 fc57 	bl	81025b0 <send_msg>
	if (homeX)
 8100d02:	79fb      	ldrb	r3, [r7, #7]
 8100d04:	2b00      	cmp	r3, #0
 8100d06:	d001      	beq.n	8100d0c <HomeMotors+0x20>
	{
		homeMotorX();
 8100d08:	f000 f82e 	bl	8100d68 <homeMotorX>
	}
	send_msg((uint8_t*)"\r######## Motor X is at HOME ########\n\r");
 8100d0c:	480b      	ldr	r0, [pc, #44]	; (8100d3c <HomeMotors+0x50>)
 8100d0e:	f001 fc4f 	bl	81025b0 <send_msg>

	HAL_Delay(250);
 8100d12:	20fa      	movs	r0, #250	; 0xfa
 8100d14:	f001 fd58 	bl	81027c8 <HAL_Delay>
	send_msg((uint8_t*)"\r#### HOMING Motor Z ####\n\r");
 8100d18:	4809      	ldr	r0, [pc, #36]	; (8100d40 <HomeMotors+0x54>)
 8100d1a:	f001 fc49 	bl	81025b0 <send_msg>
	if (homeZ)
 8100d1e:	79bb      	ldrb	r3, [r7, #6]
 8100d20:	2b00      	cmp	r3, #0
 8100d22:	d001      	beq.n	8100d28 <HomeMotors+0x3c>
	{
		homeMotorZ();
 8100d24:	f000 f990 	bl	8101048 <homeMotorZ>
	}
	send_msg((uint8_t*)"\r######## Motor Z is at HOME ########\n\r");
 8100d28:	4806      	ldr	r0, [pc, #24]	; (8100d44 <HomeMotors+0x58>)
 8100d2a:	f001 fc41 	bl	81025b0 <send_msg>
	return 1;
 8100d2e:	2301      	movs	r3, #1
}
 8100d30:	4618      	mov	r0, r3
 8100d32:	3708      	adds	r7, #8
 8100d34:	46bd      	mov	sp, r7
 8100d36:	bd80      	pop	{r7, pc}
 8100d38:	08109490 	.word	0x08109490
 8100d3c:	081094b0 	.word	0x081094b0
 8100d40:	081094d8 	.word	0x081094d8
 8100d44:	081094f4 	.word	0x081094f4

08100d48 <initMotorX>:
uint8_t i_X = 0;
uint8_t once_X = 1;

void initMotorX()
/* Initialises the necessary timers for motor X */
{
 8100d48:	b580      	push	{r7, lr}
 8100d4a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8100d4c:	2108      	movs	r1, #8
 8100d4e:	4804      	ldr	r0, [pc, #16]	; (8100d60 <initMotorX+0x18>)
 8100d50:	f005 fdd0 	bl	81068f4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8100d54:	213c      	movs	r1, #60	; 0x3c
 8100d56:	4803      	ldr	r0, [pc, #12]	; (8100d64 <initMotorX+0x1c>)
 8100d58:	f005 ff80 	bl	8106c5c <HAL_TIM_Encoder_Start_IT>
}
 8100d5c:	bf00      	nop
 8100d5e:	bd80      	pop	{r7, pc}
 8100d60:	10000134 	.word	0x10000134
 8100d64:	10000180 	.word	0x10000180

08100d68 <homeMotorX>:

uint8_t homeMotorX()
/* homeMotorX: Moves the motor to the home position */
{
 8100d68:	b580      	push	{r7, lr}
 8100d6a:	af00      	add	r7, sp, #0

	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 130); 	// set PWM of motor
 8100d6c:	4b15      	ldr	r3, [pc, #84]	; (8100dc4 <homeMotorX+0x5c>)
 8100d6e:	681b      	ldr	r3, [r3, #0]
 8100d70:	2282      	movs	r2, #130	; 0x82
 8100d72:	63da      	str	r2, [r3, #60]	; 0x3c

	set_Direction_X(); 									// counter-clockwise  | towards HOME TODO:Change name
 8100d74:	f000 ff12 	bl	8101b9c <set_Direction_X>
	set_Ready_X(); 										// enables motor X TODO:Change name
 8100d78:	f000 ff28 	bl	8101bcc <set_Ready_X>

	while (!get_Homing_X())
 8100d7c:	bf00      	nop
 8100d7e:	f000 ff85 	bl	8101c8c <get_Homing_X>
 8100d82:	4603      	mov	r3, r0
 8100d84:	2b00      	cmp	r3, #0
 8100d86:	d0fa      	beq.n	8100d7e <homeMotorX+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 0); 	// set PWM of motor
 8100d88:	4b0e      	ldr	r3, [pc, #56]	; (8100dc4 <homeMotorX+0x5c>)
 8100d8a:	681b      	ldr	r3, [r3, #0]
 8100d8c:	2200      	movs	r2, #0
 8100d8e:	63da      	str	r2, [r3, #60]	; 0x3c
	reset_Ready_X(); 									// disables motor
 8100d90:	f000 ff28 	bl	8101be4 <reset_Ready_X>
	HAL_Delay(1000);
 8100d94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100d98:	f001 fd16 	bl	81027c8 <HAL_Delay>
	/* Initialise variables */
	position_mm_X = 0.0;
 8100d9c:	490a      	ldr	r1, [pc, #40]	; (8100dc8 <homeMotorX+0x60>)
 8100d9e:	f04f 0200 	mov.w	r2, #0
 8100da2:	f04f 0300 	mov.w	r3, #0
 8100da6:	e9c1 2300 	strd	r2, r3, [r1]
	counterX = 0;
 8100daa:	4b08      	ldr	r3, [pc, #32]	; (8100dcc <homeMotorX+0x64>)
 8100dac:	2200      	movs	r2, #0
 8100dae:	601a      	str	r2, [r3, #0]
	i_X = 0;
 8100db0:	4b07      	ldr	r3, [pc, #28]	; (8100dd0 <homeMotorX+0x68>)
 8100db2:	2200      	movs	r2, #0
 8100db4:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3, 0); 					// reset timer
 8100db6:	4b07      	ldr	r3, [pc, #28]	; (8100dd4 <homeMotorX+0x6c>)
 8100db8:	681b      	ldr	r3, [r3, #0]
 8100dba:	2200      	movs	r2, #0
 8100dbc:	625a      	str	r2, [r3, #36]	; 0x24
	return 1;
 8100dbe:	2301      	movs	r3, #1
}
 8100dc0:	4618      	mov	r0, r3
 8100dc2:	bd80      	pop	{r7, pc}
 8100dc4:	10000134 	.word	0x10000134
 8100dc8:	10000098 	.word	0x10000098
 8100dcc:	10000094 	.word	0x10000094
 8100dd0:	100000a4 	.word	0x100000a4
 8100dd4:	10000180 	.word	0x10000180

08100dd8 <move_to_posX>:
/* move_to_posX: Moves the motor to a position X cm away from the home position
 *
 * @param posX: Centimetres away from the home position
 *  RANGE posX:  TODO: Determine it
 */
{
 8100dd8:	b580      	push	{r7, lr}
 8100dda:	b084      	sub	sp, #16
 8100ddc:	af00      	add	r7, sp, #0
 8100dde:	ed87 0b00 	vstr	d0, [r7]
	counterX = __HAL_TIM_GET_COUNTER(&htim3);					// get timer value
 8100de2:	4b86      	ldr	r3, [pc, #536]	; (8100ffc <move_to_posX+0x224>)
 8100de4:	681b      	ldr	r3, [r3, #0]
 8100de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100de8:	4a85      	ldr	r2, [pc, #532]	; (8101000 <move_to_posX+0x228>)
 8100dea:	6013      	str	r3, [r2, #0]
	position_mm_X = (double) ((counterX / 3855) + (i_X * 17)); 	// get position
 8100dec:	4b84      	ldr	r3, [pc, #528]	; (8101000 <move_to_posX+0x228>)
 8100dee:	681b      	ldr	r3, [r3, #0]
 8100df0:	4a84      	ldr	r2, [pc, #528]	; (8101004 <move_to_posX+0x22c>)
 8100df2:	fba2 2303 	umull	r2, r3, r2, r3
 8100df6:	0ada      	lsrs	r2, r3, #11
 8100df8:	4b83      	ldr	r3, [pc, #524]	; (8101008 <move_to_posX+0x230>)
 8100dfa:	781b      	ldrb	r3, [r3, #0]
 8100dfc:	4619      	mov	r1, r3
 8100dfe:	460b      	mov	r3, r1
 8100e00:	011b      	lsls	r3, r3, #4
 8100e02:	440b      	add	r3, r1
 8100e04:	4413      	add	r3, r2
 8100e06:	4618      	mov	r0, r3
 8100e08:	f7ff fbfc 	bl	8100604 <__aeabi_ui2d>
 8100e0c:	4602      	mov	r2, r0
 8100e0e:	460b      	mov	r3, r1
 8100e10:	497e      	ldr	r1, [pc, #504]	; (810100c <move_to_posX+0x234>)
 8100e12:	e9c1 2300 	strd	r2, r3, [r1]
	double delta = posX - position_mm_X;						// calculate delta
 8100e16:	4b7d      	ldr	r3, [pc, #500]	; (810100c <move_to_posX+0x234>)
 8100e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100e1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8100e20:	f7ff fab2 	bl	8100388 <__aeabi_dsub>
 8100e24:	4602      	mov	r2, r0
 8100e26:	460b      	mov	r3, r1
 8100e28:	e9c7 2302 	strd	r2, r3, [r7, #8]
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 130); 			// adjust speed (prev val 140) 120 is a bit slow, but safe speed for not crashing during testing
 8100e2c:	4b78      	ldr	r3, [pc, #480]	; (8101010 <move_to_posX+0x238>)
 8100e2e:	681b      	ldr	r3, [r3, #0]
 8100e30:	2282      	movs	r2, #130	; 0x82
 8100e32:	63da      	str	r2, [r3, #60]	; 0x3c

	set_Ready_X(); 												// enable motor
 8100e34:	f000 feca 	bl	8101bcc <set_Ready_X>
	while (abs(delta) > 1.5) 										// accuracy of movement TODO: prove it
 8100e38:	e0ca      	b.n	8100fd0 <move_to_posX+0x1f8>
	{
		if (delta > 0){
 8100e3a:	f04f 0200 	mov.w	r2, #0
 8100e3e:	f04f 0300 	mov.w	r3, #0
 8100e42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100e46:	f7ff fcd5 	bl	81007f4 <__aeabi_dcmpgt>
 8100e4a:	4603      	mov	r3, r0
 8100e4c:	2b00      	cmp	r3, #0
 8100e4e:	d002      	beq.n	8100e56 <move_to_posX+0x7e>
			reset_Direction_X();} 								// clockwise | towards END
 8100e50:	f000 feb0 	bl	8101bb4 <reset_Direction_X>
 8100e54:	e00d      	b.n	8100e72 <move_to_posX+0x9a>
		else if (delta < 0){
 8100e56:	f04f 0200 	mov.w	r2, #0
 8100e5a:	f04f 0300 	mov.w	r3, #0
 8100e5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100e62:	f7ff fca9 	bl	81007b8 <__aeabi_dcmplt>
 8100e66:	4603      	mov	r3, r0
 8100e68:	2b00      	cmp	r3, #0
 8100e6a:	d100      	bne.n	8100e6e <move_to_posX+0x96>
			set_Direction_X();}  								// counter-clockwise | towards HOME
		else{
			break;}
 8100e6c:	e0bb      	b.n	8100fe6 <move_to_posX+0x20e>
			set_Direction_X();}  								// counter-clockwise | towards HOME
 8100e6e:	f000 fe95 	bl	8101b9c <set_Direction_X>

		counterX = __HAL_TIM_GET_COUNTER(&htim3);				// update counter
 8100e72:	4b62      	ldr	r3, [pc, #392]	; (8100ffc <move_to_posX+0x224>)
 8100e74:	681b      	ldr	r3, [r3, #0]
 8100e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100e78:	4a61      	ldr	r2, [pc, #388]	; (8101000 <move_to_posX+0x228>)
 8100e7a:	6013      	str	r3, [r2, #0]
		/* Some Magic */
		if (counterX > 61680 && delta > 0 && once_X){
 8100e7c:	4b60      	ldr	r3, [pc, #384]	; (8101000 <move_to_posX+0x228>)
 8100e7e:	681b      	ldr	r3, [r3, #0]
 8100e80:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 8100e84:	4293      	cmp	r3, r2
 8100e86:	d912      	bls.n	8100eae <move_to_posX+0xd6>
 8100e88:	f04f 0200 	mov.w	r2, #0
 8100e8c:	f04f 0300 	mov.w	r3, #0
 8100e90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100e94:	f7ff fcae 	bl	81007f4 <__aeabi_dcmpgt>
 8100e98:	4603      	mov	r3, r0
 8100e9a:	2b00      	cmp	r3, #0
 8100e9c:	d007      	beq.n	8100eae <move_to_posX+0xd6>
 8100e9e:	4b5d      	ldr	r3, [pc, #372]	; (8101014 <move_to_posX+0x23c>)
 8100ea0:	781b      	ldrb	r3, [r3, #0]
 8100ea2:	2b00      	cmp	r3, #0
 8100ea4:	d003      	beq.n	8100eae <move_to_posX+0xd6>
			once_X = 0;}
 8100ea6:	4b5b      	ldr	r3, [pc, #364]	; (8101014 <move_to_posX+0x23c>)
 8100ea8:	2200      	movs	r2, #0
 8100eaa:	701a      	strb	r2, [r3, #0]
 8100eac:	e051      	b.n	8100f52 <move_to_posX+0x17a>
		else if (counterX < 3855 && delta > 0 && !once_X){
 8100eae:	4b54      	ldr	r3, [pc, #336]	; (8101000 <move_to_posX+0x228>)
 8100eb0:	681b      	ldr	r3, [r3, #0]
 8100eb2:	f640 720e 	movw	r2, #3854	; 0xf0e
 8100eb6:	4293      	cmp	r3, r2
 8100eb8:	d818      	bhi.n	8100eec <move_to_posX+0x114>
 8100eba:	f04f 0200 	mov.w	r2, #0
 8100ebe:	f04f 0300 	mov.w	r3, #0
 8100ec2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100ec6:	f7ff fc95 	bl	81007f4 <__aeabi_dcmpgt>
 8100eca:	4603      	mov	r3, r0
 8100ecc:	2b00      	cmp	r3, #0
 8100ece:	d00d      	beq.n	8100eec <move_to_posX+0x114>
 8100ed0:	4b50      	ldr	r3, [pc, #320]	; (8101014 <move_to_posX+0x23c>)
 8100ed2:	781b      	ldrb	r3, [r3, #0]
 8100ed4:	2b00      	cmp	r3, #0
 8100ed6:	d109      	bne.n	8100eec <move_to_posX+0x114>
			once_X = 1, i_X += 1;}
 8100ed8:	4b4e      	ldr	r3, [pc, #312]	; (8101014 <move_to_posX+0x23c>)
 8100eda:	2201      	movs	r2, #1
 8100edc:	701a      	strb	r2, [r3, #0]
 8100ede:	4b4a      	ldr	r3, [pc, #296]	; (8101008 <move_to_posX+0x230>)
 8100ee0:	781b      	ldrb	r3, [r3, #0]
 8100ee2:	3301      	adds	r3, #1
 8100ee4:	b2da      	uxtb	r2, r3
 8100ee6:	4b48      	ldr	r3, [pc, #288]	; (8101008 <move_to_posX+0x230>)
 8100ee8:	701a      	strb	r2, [r3, #0]
 8100eea:	e032      	b.n	8100f52 <move_to_posX+0x17a>
		else if (counterX < 3855 && delta < 0){
 8100eec:	4b44      	ldr	r3, [pc, #272]	; (8101000 <move_to_posX+0x228>)
 8100eee:	681b      	ldr	r3, [r3, #0]
 8100ef0:	f640 720e 	movw	r2, #3854	; 0xf0e
 8100ef4:	4293      	cmp	r3, r2
 8100ef6:	d80e      	bhi.n	8100f16 <move_to_posX+0x13e>
 8100ef8:	f04f 0200 	mov.w	r2, #0
 8100efc:	f04f 0300 	mov.w	r3, #0
 8100f00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100f04:	f7ff fc58 	bl	81007b8 <__aeabi_dcmplt>
 8100f08:	4603      	mov	r3, r0
 8100f0a:	2b00      	cmp	r3, #0
 8100f0c:	d003      	beq.n	8100f16 <move_to_posX+0x13e>
			once_X = 0;}
 8100f0e:	4b41      	ldr	r3, [pc, #260]	; (8101014 <move_to_posX+0x23c>)
 8100f10:	2200      	movs	r2, #0
 8100f12:	701a      	strb	r2, [r3, #0]
 8100f14:	e01d      	b.n	8100f52 <move_to_posX+0x17a>
		else if (counterX > 61680 && delta < 0 && !once_X){
 8100f16:	4b3a      	ldr	r3, [pc, #232]	; (8101000 <move_to_posX+0x228>)
 8100f18:	681b      	ldr	r3, [r3, #0]
 8100f1a:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 8100f1e:	4293      	cmp	r3, r2
 8100f20:	d917      	bls.n	8100f52 <move_to_posX+0x17a>
 8100f22:	f04f 0200 	mov.w	r2, #0
 8100f26:	f04f 0300 	mov.w	r3, #0
 8100f2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100f2e:	f7ff fc43 	bl	81007b8 <__aeabi_dcmplt>
 8100f32:	4603      	mov	r3, r0
 8100f34:	2b00      	cmp	r3, #0
 8100f36:	d00c      	beq.n	8100f52 <move_to_posX+0x17a>
 8100f38:	4b36      	ldr	r3, [pc, #216]	; (8101014 <move_to_posX+0x23c>)
 8100f3a:	781b      	ldrb	r3, [r3, #0]
 8100f3c:	2b00      	cmp	r3, #0
 8100f3e:	d108      	bne.n	8100f52 <move_to_posX+0x17a>
			once_X = 1, i_X -= 1;}
 8100f40:	4b34      	ldr	r3, [pc, #208]	; (8101014 <move_to_posX+0x23c>)
 8100f42:	2201      	movs	r2, #1
 8100f44:	701a      	strb	r2, [r3, #0]
 8100f46:	4b30      	ldr	r3, [pc, #192]	; (8101008 <move_to_posX+0x230>)
 8100f48:	781b      	ldrb	r3, [r3, #0]
 8100f4a:	3b01      	subs	r3, #1
 8100f4c:	b2da      	uxtb	r2, r3
 8100f4e:	4b2e      	ldr	r3, [pc, #184]	; (8101008 <move_to_posX+0x230>)
 8100f50:	701a      	strb	r2, [r3, #0]
		/* End of Magic */

		position_mm_X = (double) ((counterX / 3855) + (i_X * 17));	// update position
 8100f52:	4b2b      	ldr	r3, [pc, #172]	; (8101000 <move_to_posX+0x228>)
 8100f54:	681b      	ldr	r3, [r3, #0]
 8100f56:	4a2b      	ldr	r2, [pc, #172]	; (8101004 <move_to_posX+0x22c>)
 8100f58:	fba2 2303 	umull	r2, r3, r2, r3
 8100f5c:	0ada      	lsrs	r2, r3, #11
 8100f5e:	4b2a      	ldr	r3, [pc, #168]	; (8101008 <move_to_posX+0x230>)
 8100f60:	781b      	ldrb	r3, [r3, #0]
 8100f62:	4619      	mov	r1, r3
 8100f64:	460b      	mov	r3, r1
 8100f66:	011b      	lsls	r3, r3, #4
 8100f68:	440b      	add	r3, r1
 8100f6a:	4413      	add	r3, r2
 8100f6c:	4618      	mov	r0, r3
 8100f6e:	f7ff fb49 	bl	8100604 <__aeabi_ui2d>
 8100f72:	4602      	mov	r2, r0
 8100f74:	460b      	mov	r3, r1
 8100f76:	4925      	ldr	r1, [pc, #148]	; (810100c <move_to_posX+0x234>)
 8100f78:	e9c1 2300 	strd	r2, r3, [r1]
		delta = posX - position_mm_X;								// update delta
 8100f7c:	4b23      	ldr	r3, [pc, #140]	; (810100c <move_to_posX+0x234>)
 8100f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100f82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8100f86:	f7ff f9ff 	bl	8100388 <__aeabi_dsub>
 8100f8a:	4602      	mov	r2, r0
 8100f8c:	460b      	mov	r3, r1
 8100f8e:	e9c7 2302 	strd	r2, r3, [r7, #8]

		// limit msg sending every Nth operation
		if (msg_counter_x % 200000 == 0)							// TODO: move 10 to a define freq of msging
 8100f92:	4b21      	ldr	r3, [pc, #132]	; (8101018 <move_to_posX+0x240>)
 8100f94:	681a      	ldr	r2, [r3, #0]
 8100f96:	4b21      	ldr	r3, [pc, #132]	; (810101c <move_to_posX+0x244>)
 8100f98:	fb83 1302 	smull	r1, r3, r3, r2
 8100f9c:	1399      	asrs	r1, r3, #14
 8100f9e:	17d3      	asrs	r3, r2, #31
 8100fa0:	1acb      	subs	r3, r1, r3
 8100fa2:	491f      	ldr	r1, [pc, #124]	; (8101020 <move_to_posX+0x248>)
 8100fa4:	fb01 f303 	mul.w	r3, r1, r3
 8100fa8:	1ad3      	subs	r3, r2, r3
 8100faa:	2b00      	cmp	r3, #0
 8100fac:	d10b      	bne.n	8100fc6 <move_to_posX+0x1ee>
		{
			send_msg_data((uint8_t*)"\rCurrently @ Pos X: %d\n\r", (int)position_mm_X);
 8100fae:	4b17      	ldr	r3, [pc, #92]	; (810100c <move_to_posX+0x234>)
 8100fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100fb4:	4610      	mov	r0, r2
 8100fb6:	4619      	mov	r1, r3
 8100fb8:	f7ff fc26 	bl	8100808 <__aeabi_d2iz>
 8100fbc:	4603      	mov	r3, r0
 8100fbe:	4619      	mov	r1, r3
 8100fc0:	4818      	ldr	r0, [pc, #96]	; (8101024 <move_to_posX+0x24c>)
 8100fc2:	f001 fb0c 	bl	81025de <send_msg_data>
		}
		msg_counter_x++;
 8100fc6:	4b14      	ldr	r3, [pc, #80]	; (8101018 <move_to_posX+0x240>)
 8100fc8:	681b      	ldr	r3, [r3, #0]
 8100fca:	3301      	adds	r3, #1
 8100fcc:	4a12      	ldr	r2, [pc, #72]	; (8101018 <move_to_posX+0x240>)
 8100fce:	6013      	str	r3, [r2, #0]
	while (abs(delta) > 1.5) 										// accuracy of movement TODO: prove it
 8100fd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8100fd4:	f7ff fc18 	bl	8100808 <__aeabi_d2iz>
 8100fd8:	4603      	mov	r3, r0
 8100fda:	2b00      	cmp	r3, #0
 8100fdc:	bfb8      	it	lt
 8100fde:	425b      	neglt	r3, r3
 8100fe0:	2b01      	cmp	r3, #1
 8100fe2:	f73f af2a 	bgt.w	8100e3a <move_to_posX+0x62>

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 0);					// set PWM to 0
 8100fe6:	4b0a      	ldr	r3, [pc, #40]	; (8101010 <move_to_posX+0x238>)
 8100fe8:	681b      	ldr	r3, [r3, #0]
 8100fea:	2200      	movs	r2, #0
 8100fec:	63da      	str	r2, [r3, #60]	; 0x3c
	reset_Ready_X();
 8100fee:	f000 fdf9 	bl	8101be4 <reset_Ready_X>
	return 1;
 8100ff2:	2301      	movs	r3, #1
}
 8100ff4:	4618      	mov	r0, r3
 8100ff6:	3710      	adds	r7, #16
 8100ff8:	46bd      	mov	sp, r7
 8100ffa:	bd80      	pop	{r7, pc}
 8100ffc:	10000180 	.word	0x10000180
 8101000:	10000094 	.word	0x10000094
 8101004:	88008801 	.word	0x88008801
 8101008:	100000a4 	.word	0x100000a4
 810100c:	10000098 	.word	0x10000098
 8101010:	10000134 	.word	0x10000134
 8101014:	10000008 	.word	0x10000008
 8101018:	100000a0 	.word	0x100000a0
 810101c:	14f8b589 	.word	0x14f8b589
 8101020:	00030d40 	.word	0x00030d40
 8101024:	0810951c 	.word	0x0810951c

08101028 <initMotorZ>:
uint8_t i_Z = 0;
uint8_t once_Z = 1;

void initMotorZ()
/* Initialises the necessary timers for motor Z */
{
 8101028:	b580      	push	{r7, lr}
 810102a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 810102c:	210c      	movs	r1, #12
 810102e:	4804      	ldr	r0, [pc, #16]	; (8101040 <initMotorZ+0x18>)
 8101030:	f005 fc60 	bl	81068f4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8101034:	213c      	movs	r1, #60	; 0x3c
 8101036:	4803      	ldr	r0, [pc, #12]	; (8101044 <initMotorZ+0x1c>)
 8101038:	f005 fe10 	bl	8106c5c <HAL_TIM_Encoder_Start_IT>
}
 810103c:	bf00      	nop
 810103e:	bd80      	pop	{r7, pc}
 8101040:	10000134 	.word	0x10000134
 8101044:	100001cc 	.word	0x100001cc

08101048 <homeMotorZ>:

uint8_t homeMotorZ()
/* homeMotorZ: Moves the motor to the home position */
{
 8101048:	b580      	push	{r7, lr}
 810104a:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 115); 	// set PWM of motor
 810104c:	4b15      	ldr	r3, [pc, #84]	; (81010a4 <homeMotorZ+0x5c>)
 810104e:	681b      	ldr	r3, [r3, #0]
 8101050:	2273      	movs	r2, #115	; 0x73
 8101052:	641a      	str	r2, [r3, #64]	; 0x40

	set_Direction_Z(); 									// counter-clockwise | towards HOME TODO:Change name
 8101054:	f000 fdd2 	bl	8101bfc <set_Direction_Z>
	set_Ready_Z(); 										// enable motor TODO:Change name
 8101058:	f000 fde8 	bl	8101c2c <set_Ready_Z>


	while (!get_Homing_Z()) 							// wait until home-switch is hit
 810105c:	bf00      	nop
 810105e:	f000 fe27 	bl	8101cb0 <get_Homing_Z>
 8101062:	4603      	mov	r3, r0
 8101064:	2b00      	cmp	r3, #0
 8101066:	d0fa      	beq.n	810105e <homeMotorZ+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 0); 	// set PWM of motor
 8101068:	4b0e      	ldr	r3, [pc, #56]	; (81010a4 <homeMotorZ+0x5c>)
 810106a:	681b      	ldr	r3, [r3, #0]
 810106c:	2200      	movs	r2, #0
 810106e:	641a      	str	r2, [r3, #64]	; 0x40
	reset_Ready_Z(); 									//disable motor
 8101070:	f000 fde8 	bl	8101c44 <reset_Ready_Z>
	HAL_Delay(1000);
 8101074:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101078:	f001 fba6 	bl	81027c8 <HAL_Delay>
	/* Initialise variables */
	position_mm_Z = 0.0;
 810107c:	490a      	ldr	r1, [pc, #40]	; (81010a8 <homeMotorZ+0x60>)
 810107e:	f04f 0200 	mov.w	r2, #0
 8101082:	f04f 0300 	mov.w	r3, #0
 8101086:	e9c1 2300 	strd	r2, r3, [r1]
	counterZ = 0;
 810108a:	4b08      	ldr	r3, [pc, #32]	; (81010ac <homeMotorZ+0x64>)
 810108c:	2200      	movs	r2, #0
 810108e:	601a      	str	r2, [r3, #0]
	i_Z = 0;
 8101090:	4b07      	ldr	r3, [pc, #28]	; (81010b0 <homeMotorZ+0x68>)
 8101092:	2200      	movs	r2, #0
 8101094:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim4, 0); 					// reset timer
 8101096:	4b07      	ldr	r3, [pc, #28]	; (81010b4 <homeMotorZ+0x6c>)
 8101098:	681b      	ldr	r3, [r3, #0]
 810109a:	2200      	movs	r2, #0
 810109c:	625a      	str	r2, [r3, #36]	; 0x24
	return 1;
 810109e:	2301      	movs	r3, #1
}
 81010a0:	4618      	mov	r0, r3
 81010a2:	bd80      	pop	{r7, pc}
 81010a4:	10000134 	.word	0x10000134
 81010a8:	100000b0 	.word	0x100000b0
 81010ac:	100000a8 	.word	0x100000a8
 81010b0:	100000bc 	.word	0x100000bc
 81010b4:	100001cc 	.word	0x100001cc

081010b8 <move_to_posZ>:
/* move_to_posZ: Moves the motor to a position Z cm away from the home position
 *
 * @param posZ: Centimetres away from the home position
 *  RANGE posZ:  1 - 53 cm
 */
{
 81010b8:	b580      	push	{r7, lr}
 81010ba:	b084      	sub	sp, #16
 81010bc:	af00      	add	r7, sp, #0
 81010be:	ed87 0b00 	vstr	d0, [r7]
	counterZ = __HAL_TIM_GET_COUNTER(&htim4);					// get timer value
 81010c2:	4b89      	ldr	r3, [pc, #548]	; (81012e8 <move_to_posZ+0x230>)
 81010c4:	681b      	ldr	r3, [r3, #0]
 81010c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81010c8:	4a88      	ldr	r2, [pc, #544]	; (81012ec <move_to_posZ+0x234>)
 81010ca:	6013      	str	r3, [r2, #0]
	position_mm_Z = (double) ((counterZ / 3855) + (i_Z * 17));	// get position
 81010cc:	4b87      	ldr	r3, [pc, #540]	; (81012ec <move_to_posZ+0x234>)
 81010ce:	681b      	ldr	r3, [r3, #0]
 81010d0:	4a87      	ldr	r2, [pc, #540]	; (81012f0 <move_to_posZ+0x238>)
 81010d2:	fba2 2303 	umull	r2, r3, r2, r3
 81010d6:	0ada      	lsrs	r2, r3, #11
 81010d8:	4b86      	ldr	r3, [pc, #536]	; (81012f4 <move_to_posZ+0x23c>)
 81010da:	781b      	ldrb	r3, [r3, #0]
 81010dc:	4619      	mov	r1, r3
 81010de:	460b      	mov	r3, r1
 81010e0:	011b      	lsls	r3, r3, #4
 81010e2:	440b      	add	r3, r1
 81010e4:	4413      	add	r3, r2
 81010e6:	4618      	mov	r0, r3
 81010e8:	f7ff fa8c 	bl	8100604 <__aeabi_ui2d>
 81010ec:	4602      	mov	r2, r0
 81010ee:	460b      	mov	r3, r1
 81010f0:	4981      	ldr	r1, [pc, #516]	; (81012f8 <move_to_posZ+0x240>)
 81010f2:	e9c1 2300 	strd	r2, r3, [r1]
	double delta = posZ - position_mm_Z;						// calculate delta
 81010f6:	4b80      	ldr	r3, [pc, #512]	; (81012f8 <move_to_posZ+0x240>)
 81010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81010fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8101100:	f7ff f942 	bl	8100388 <__aeabi_dsub>
 8101104:	4602      	mov	r2, r0
 8101106:	460b      	mov	r3, r1
 8101108:	e9c7 2302 	strd	r2, r3, [r7, #8]

	set_Ready_Z(); 												// enable motor
 810110c:	f000 fd8e 	bl	8101c2c <set_Ready_Z>
	while (abs(delta) > 1.5)										// desired accuracy in cm? TODO:prove it
 8101110:	e0d3      	b.n	81012ba <move_to_posZ+0x202>
	{
		if (delta > 0)
 8101112:	f04f 0200 	mov.w	r2, #0
 8101116:	f04f 0300 	mov.w	r3, #0
 810111a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810111e:	f7ff fb69 	bl	81007f4 <__aeabi_dcmpgt>
 8101122:	4603      	mov	r3, r0
 8101124:	2b00      	cmp	r3, #0
 8101126:	d007      	beq.n	8101138 <move_to_posZ+0x80>
		{
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 380);	// adjust speed (prev val 340)
 8101128:	4b74      	ldr	r3, [pc, #464]	; (81012fc <move_to_posZ+0x244>)
 810112a:	681b      	ldr	r3, [r3, #0]
 810112c:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8101130:	641a      	str	r2, [r3, #64]	; 0x40
			reset_Direction_Z(); 								// clockwise | towards END/up
 8101132:	f000 fd6f 	bl	8101c14 <reset_Direction_Z>
 8101136:	e011      	b.n	810115c <move_to_posZ+0xa4>
		}
		else if (delta < 0)
 8101138:	f04f 0200 	mov.w	r2, #0
 810113c:	f04f 0300 	mov.w	r3, #0
 8101140:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8101144:	f7ff fb38 	bl	81007b8 <__aeabi_dcmplt>
 8101148:	4603      	mov	r3, r0
 810114a:	2b00      	cmp	r3, #0
 810114c:	d100      	bne.n	8101150 <move_to_posZ+0x98>
		{
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 100); 	// adjust speed (prev val 120)
			set_Direction_Z(); 									// counter-clockwise | towards HOME/down
		}
		else
			break;
 810114e:	e0bf      	b.n	81012d0 <move_to_posZ+0x218>
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 100); 	// adjust speed (prev val 120)
 8101150:	4b6a      	ldr	r3, [pc, #424]	; (81012fc <move_to_posZ+0x244>)
 8101152:	681b      	ldr	r3, [r3, #0]
 8101154:	2264      	movs	r2, #100	; 0x64
 8101156:	641a      	str	r2, [r3, #64]	; 0x40
			set_Direction_Z(); 									// counter-clockwise | towards HOME/down
 8101158:	f000 fd50 	bl	8101bfc <set_Direction_Z>

		counterZ = __HAL_TIM_GET_COUNTER(&htim4);				// update counter
 810115c:	4b62      	ldr	r3, [pc, #392]	; (81012e8 <move_to_posZ+0x230>)
 810115e:	681b      	ldr	r3, [r3, #0]
 8101160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101162:	4a62      	ldr	r2, [pc, #392]	; (81012ec <move_to_posZ+0x234>)
 8101164:	6013      	str	r3, [r2, #0]
		/* Some Magic */
		if (counterZ > 61680 && delta > 0 && once_Z){
 8101166:	4b61      	ldr	r3, [pc, #388]	; (81012ec <move_to_posZ+0x234>)
 8101168:	681b      	ldr	r3, [r3, #0]
 810116a:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 810116e:	4293      	cmp	r3, r2
 8101170:	d912      	bls.n	8101198 <move_to_posZ+0xe0>
 8101172:	f04f 0200 	mov.w	r2, #0
 8101176:	f04f 0300 	mov.w	r3, #0
 810117a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810117e:	f7ff fb39 	bl	81007f4 <__aeabi_dcmpgt>
 8101182:	4603      	mov	r3, r0
 8101184:	2b00      	cmp	r3, #0
 8101186:	d007      	beq.n	8101198 <move_to_posZ+0xe0>
 8101188:	4b5d      	ldr	r3, [pc, #372]	; (8101300 <move_to_posZ+0x248>)
 810118a:	781b      	ldrb	r3, [r3, #0]
 810118c:	2b00      	cmp	r3, #0
 810118e:	d003      	beq.n	8101198 <move_to_posZ+0xe0>
			once_Z = 0;}
 8101190:	4b5b      	ldr	r3, [pc, #364]	; (8101300 <move_to_posZ+0x248>)
 8101192:	2200      	movs	r2, #0
 8101194:	701a      	strb	r2, [r3, #0]
 8101196:	e051      	b.n	810123c <move_to_posZ+0x184>
		else if (counterZ < 3855 && delta > 0 && !once_Z){
 8101198:	4b54      	ldr	r3, [pc, #336]	; (81012ec <move_to_posZ+0x234>)
 810119a:	681b      	ldr	r3, [r3, #0]
 810119c:	f640 720e 	movw	r2, #3854	; 0xf0e
 81011a0:	4293      	cmp	r3, r2
 81011a2:	d818      	bhi.n	81011d6 <move_to_posZ+0x11e>
 81011a4:	f04f 0200 	mov.w	r2, #0
 81011a8:	f04f 0300 	mov.w	r3, #0
 81011ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81011b0:	f7ff fb20 	bl	81007f4 <__aeabi_dcmpgt>
 81011b4:	4603      	mov	r3, r0
 81011b6:	2b00      	cmp	r3, #0
 81011b8:	d00d      	beq.n	81011d6 <move_to_posZ+0x11e>
 81011ba:	4b51      	ldr	r3, [pc, #324]	; (8101300 <move_to_posZ+0x248>)
 81011bc:	781b      	ldrb	r3, [r3, #0]
 81011be:	2b00      	cmp	r3, #0
 81011c0:	d109      	bne.n	81011d6 <move_to_posZ+0x11e>
			once_Z = 1, i_Z += 1;}
 81011c2:	4b4f      	ldr	r3, [pc, #316]	; (8101300 <move_to_posZ+0x248>)
 81011c4:	2201      	movs	r2, #1
 81011c6:	701a      	strb	r2, [r3, #0]
 81011c8:	4b4a      	ldr	r3, [pc, #296]	; (81012f4 <move_to_posZ+0x23c>)
 81011ca:	781b      	ldrb	r3, [r3, #0]
 81011cc:	3301      	adds	r3, #1
 81011ce:	b2da      	uxtb	r2, r3
 81011d0:	4b48      	ldr	r3, [pc, #288]	; (81012f4 <move_to_posZ+0x23c>)
 81011d2:	701a      	strb	r2, [r3, #0]
 81011d4:	e032      	b.n	810123c <move_to_posZ+0x184>
		else if (counterZ < 3855 && delta < 0){
 81011d6:	4b45      	ldr	r3, [pc, #276]	; (81012ec <move_to_posZ+0x234>)
 81011d8:	681b      	ldr	r3, [r3, #0]
 81011da:	f640 720e 	movw	r2, #3854	; 0xf0e
 81011de:	4293      	cmp	r3, r2
 81011e0:	d80e      	bhi.n	8101200 <move_to_posZ+0x148>
 81011e2:	f04f 0200 	mov.w	r2, #0
 81011e6:	f04f 0300 	mov.w	r3, #0
 81011ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81011ee:	f7ff fae3 	bl	81007b8 <__aeabi_dcmplt>
 81011f2:	4603      	mov	r3, r0
 81011f4:	2b00      	cmp	r3, #0
 81011f6:	d003      	beq.n	8101200 <move_to_posZ+0x148>
			once_Z = 0;}
 81011f8:	4b41      	ldr	r3, [pc, #260]	; (8101300 <move_to_posZ+0x248>)
 81011fa:	2200      	movs	r2, #0
 81011fc:	701a      	strb	r2, [r3, #0]
 81011fe:	e01d      	b.n	810123c <move_to_posZ+0x184>
		else if (counterZ > 61680 && delta < 0 && !once_Z){
 8101200:	4b3a      	ldr	r3, [pc, #232]	; (81012ec <move_to_posZ+0x234>)
 8101202:	681b      	ldr	r3, [r3, #0]
 8101204:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 8101208:	4293      	cmp	r3, r2
 810120a:	d917      	bls.n	810123c <move_to_posZ+0x184>
 810120c:	f04f 0200 	mov.w	r2, #0
 8101210:	f04f 0300 	mov.w	r3, #0
 8101214:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8101218:	f7ff face 	bl	81007b8 <__aeabi_dcmplt>
 810121c:	4603      	mov	r3, r0
 810121e:	2b00      	cmp	r3, #0
 8101220:	d00c      	beq.n	810123c <move_to_posZ+0x184>
 8101222:	4b37      	ldr	r3, [pc, #220]	; (8101300 <move_to_posZ+0x248>)
 8101224:	781b      	ldrb	r3, [r3, #0]
 8101226:	2b00      	cmp	r3, #0
 8101228:	d108      	bne.n	810123c <move_to_posZ+0x184>
			once_Z = 1, i_Z -= 1;}
 810122a:	4b35      	ldr	r3, [pc, #212]	; (8101300 <move_to_posZ+0x248>)
 810122c:	2201      	movs	r2, #1
 810122e:	701a      	strb	r2, [r3, #0]
 8101230:	4b30      	ldr	r3, [pc, #192]	; (81012f4 <move_to_posZ+0x23c>)
 8101232:	781b      	ldrb	r3, [r3, #0]
 8101234:	3b01      	subs	r3, #1
 8101236:	b2da      	uxtb	r2, r3
 8101238:	4b2e      	ldr	r3, [pc, #184]	; (81012f4 <move_to_posZ+0x23c>)
 810123a:	701a      	strb	r2, [r3, #0]
		/* End of Magic */

		position_mm_Z = (double) ((counterZ / 3855) + (i_Z * 17));  // update position
 810123c:	4b2b      	ldr	r3, [pc, #172]	; (81012ec <move_to_posZ+0x234>)
 810123e:	681b      	ldr	r3, [r3, #0]
 8101240:	4a2b      	ldr	r2, [pc, #172]	; (81012f0 <move_to_posZ+0x238>)
 8101242:	fba2 2303 	umull	r2, r3, r2, r3
 8101246:	0ada      	lsrs	r2, r3, #11
 8101248:	4b2a      	ldr	r3, [pc, #168]	; (81012f4 <move_to_posZ+0x23c>)
 810124a:	781b      	ldrb	r3, [r3, #0]
 810124c:	4619      	mov	r1, r3
 810124e:	460b      	mov	r3, r1
 8101250:	011b      	lsls	r3, r3, #4
 8101252:	440b      	add	r3, r1
 8101254:	4413      	add	r3, r2
 8101256:	4618      	mov	r0, r3
 8101258:	f7ff f9d4 	bl	8100604 <__aeabi_ui2d>
 810125c:	4602      	mov	r2, r0
 810125e:	460b      	mov	r3, r1
 8101260:	4925      	ldr	r1, [pc, #148]	; (81012f8 <move_to_posZ+0x240>)
 8101262:	e9c1 2300 	strd	r2, r3, [r1]
		delta = posZ - position_mm_Z;								// update delta
 8101266:	4b24      	ldr	r3, [pc, #144]	; (81012f8 <move_to_posZ+0x240>)
 8101268:	e9d3 2300 	ldrd	r2, r3, [r3]
 810126c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8101270:	f7ff f88a 	bl	8100388 <__aeabi_dsub>
 8101274:	4602      	mov	r2, r0
 8101276:	460b      	mov	r3, r1
 8101278:	e9c7 2302 	strd	r2, r3, [r7, #8]

		// limit msg sending every Nth operation
		if (msg_counter_z % 200000 == 0)							// TODO: move 10 to a define freq of msging
 810127c:	4b21      	ldr	r3, [pc, #132]	; (8101304 <move_to_posZ+0x24c>)
 810127e:	681a      	ldr	r2, [r3, #0]
 8101280:	4b21      	ldr	r3, [pc, #132]	; (8101308 <move_to_posZ+0x250>)
 8101282:	fb83 1302 	smull	r1, r3, r3, r2
 8101286:	1399      	asrs	r1, r3, #14
 8101288:	17d3      	asrs	r3, r2, #31
 810128a:	1acb      	subs	r3, r1, r3
 810128c:	491f      	ldr	r1, [pc, #124]	; (810130c <move_to_posZ+0x254>)
 810128e:	fb01 f303 	mul.w	r3, r1, r3
 8101292:	1ad3      	subs	r3, r2, r3
 8101294:	2b00      	cmp	r3, #0
 8101296:	d10b      	bne.n	81012b0 <move_to_posZ+0x1f8>
		{
			send_msg_data((uint8_t*)"\rCurrently @ Pos Z: %d\n\r", (int)position_mm_Z);
 8101298:	4b17      	ldr	r3, [pc, #92]	; (81012f8 <move_to_posZ+0x240>)
 810129a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810129e:	4610      	mov	r0, r2
 81012a0:	4619      	mov	r1, r3
 81012a2:	f7ff fab1 	bl	8100808 <__aeabi_d2iz>
 81012a6:	4603      	mov	r3, r0
 81012a8:	4619      	mov	r1, r3
 81012aa:	4819      	ldr	r0, [pc, #100]	; (8101310 <move_to_posZ+0x258>)
 81012ac:	f001 f997 	bl	81025de <send_msg_data>
		}
		msg_counter_z++;
 81012b0:	4b14      	ldr	r3, [pc, #80]	; (8101304 <move_to_posZ+0x24c>)
 81012b2:	681b      	ldr	r3, [r3, #0]
 81012b4:	3301      	adds	r3, #1
 81012b6:	4a13      	ldr	r2, [pc, #76]	; (8101304 <move_to_posZ+0x24c>)
 81012b8:	6013      	str	r3, [r2, #0]
	while (abs(delta) > 1.5)										// desired accuracy in cm? TODO:prove it
 81012ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81012be:	f7ff faa3 	bl	8100808 <__aeabi_d2iz>
 81012c2:	4603      	mov	r3, r0
 81012c4:	2b00      	cmp	r3, #0
 81012c6:	bfb8      	it	lt
 81012c8:	425b      	neglt	r3, r3
 81012ca:	2b01      	cmp	r3, #1
 81012cc:	f73f af21 	bgt.w	8101112 <move_to_posZ+0x5a>

	}
	reset_Direction_Z(); 					// reverses the direction to stop it from dropping due gravity
 81012d0:	f000 fca0 	bl	8101c14 <reset_Direction_Z>
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 200); //  PWM to lower value to improve power consumption
 81012d4:	4b09      	ldr	r3, [pc, #36]	; (81012fc <move_to_posZ+0x244>)
 81012d6:	681b      	ldr	r3, [r3, #0]
 81012d8:	22c8      	movs	r2, #200	; 0xc8
 81012da:	641a      	str	r2, [r3, #64]	; 0x40
	return 1;
 81012dc:	2301      	movs	r3, #1
}
 81012de:	4618      	mov	r0, r3
 81012e0:	3710      	adds	r7, #16
 81012e2:	46bd      	mov	sp, r7
 81012e4:	bd80      	pop	{r7, pc}
 81012e6:	bf00      	nop
 81012e8:	100001cc 	.word	0x100001cc
 81012ec:	100000a8 	.word	0x100000a8
 81012f0:	88008801 	.word	0x88008801
 81012f4:	100000bc 	.word	0x100000bc
 81012f8:	100000b0 	.word	0x100000b0
 81012fc:	10000134 	.word	0x10000134
 8101300:	10000009 	.word	0x10000009
 8101304:	100000b8 	.word	0x100000b8
 8101308:	14f8b589 	.word	0x14f8b589
 810130c:	00030d40 	.word	0x00030d40
 8101310:	08109538 	.word	0x08109538

08101314 <set_Rotate_Servo>:
/* set_Rotate_Servo: Sets the angle of the servo controlling the end-effector rotator
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 23 degrees
 */
{
 8101314:	b480      	push	{r7}
 8101316:	b083      	sub	sp, #12
 8101318:	af00      	add	r7, sp, #0
 810131a:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_rotate = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 810131e:	edd7 7a01 	vldr	s15, [r7, #4]
 8101322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101326:	ee17 2a90 	vmov	r2, s15
 810132a:	4613      	mov	r3, r2
 810132c:	009b      	lsls	r3, r3, #2
 810132e:	4413      	add	r3, r2
 8101330:	005b      	lsls	r3, r3, #1
 8101332:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8101336:	4a0d      	ldr	r2, [pc, #52]	; (810136c <set_Rotate_Servo+0x58>)
 8101338:	6013      	str	r3, [r2, #0]
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 810133a:	4b0c      	ldr	r3, [pc, #48]	; (810136c <set_Rotate_Servo+0x58>)
 810133c:	681b      	ldr	r3, [r3, #0]
 810133e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8101342:	fb03 f202 	mul.w	r2, r3, r2
 8101346:	4b0a      	ldr	r3, [pc, #40]	; (8101370 <set_Rotate_Servo+0x5c>)
 8101348:	4413      	add	r3, r2
 810134a:	4a0a      	ldr	r2, [pc, #40]	; (8101374 <set_Rotate_Servo+0x60>)
 810134c:	fba2 2303 	umull	r2, r3, r2, r3
 8101350:	0a9b      	lsrs	r3, r3, #10
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
 8101352:	4a09      	ldr	r2, [pc, #36]	; (8101378 <set_Rotate_Servo+0x64>)
 8101354:	6013      	str	r3, [r2, #0]
	TIM13->CCR1 = CCR_value_rotate; 								// applying value to TIM
 8101356:	4a09      	ldr	r2, [pc, #36]	; (810137c <set_Rotate_Servo+0x68>)
 8101358:	4b07      	ldr	r3, [pc, #28]	; (8101378 <set_Rotate_Servo+0x64>)
 810135a:	681b      	ldr	r3, [r3, #0]
 810135c:	6353      	str	r3, [r2, #52]	; 0x34
}
 810135e:	bf00      	nop
 8101360:	370c      	adds	r7, #12
 8101362:	46bd      	mov	sp, r7
 8101364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101368:	4770      	bx	lr
 810136a:	bf00      	nop
 810136c:	100000c0 	.word	0x100000c0
 8101370:	fdc85f80 	.word	0xfdc85f80
 8101374:	91a2b3c5 	.word	0x91a2b3c5
 8101378:	100000c8 	.word	0x100000c8
 810137c:	40001c00 	.word	0x40001c00

08101380 <set_Slide_Servo>:
/* set_Slide_Servo: Sets the angle of the servo controlling the board opening slider
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 25 degrees
 */
{
 8101380:	b480      	push	{r7}
 8101382:	b083      	sub	sp, #12
 8101384:	af00      	add	r7, sp, #0
 8101386:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_slide = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 810138a:	edd7 7a01 	vldr	s15, [r7, #4]
 810138e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101392:	ee17 2a90 	vmov	r2, s15
 8101396:	4613      	mov	r3, r2
 8101398:	009b      	lsls	r3, r3, #2
 810139a:	4413      	add	r3, r2
 810139c:	005b      	lsls	r3, r3, #1
 810139e:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 81013a2:	4a0d      	ldr	r2, [pc, #52]	; (81013d8 <set_Slide_Servo+0x58>)
 81013a4:	6013      	str	r3, [r2, #0]
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 81013a6:	4b0c      	ldr	r3, [pc, #48]	; (81013d8 <set_Slide_Servo+0x58>)
 81013a8:	681b      	ldr	r3, [r3, #0]
 81013aa:	f64e 2260 	movw	r2, #60000	; 0xea60
 81013ae:	fb03 f202 	mul.w	r2, r3, r2
 81013b2:	4b0a      	ldr	r3, [pc, #40]	; (81013dc <set_Slide_Servo+0x5c>)
 81013b4:	4413      	add	r3, r2
 81013b6:	4a0a      	ldr	r2, [pc, #40]	; (81013e0 <set_Slide_Servo+0x60>)
 81013b8:	fba2 2303 	umull	r2, r3, r2, r3
 81013bc:	0a9b      	lsrs	r3, r3, #10
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
 81013be:	4a09      	ldr	r2, [pc, #36]	; (81013e4 <set_Slide_Servo+0x64>)
 81013c0:	6013      	str	r3, [r2, #0]
	TIM14->CCR1 = CCR_value_slide; 									// applying value to TIM
 81013c2:	4a09      	ldr	r2, [pc, #36]	; (81013e8 <set_Slide_Servo+0x68>)
 81013c4:	4b07      	ldr	r3, [pc, #28]	; (81013e4 <set_Slide_Servo+0x64>)
 81013c6:	681b      	ldr	r3, [r3, #0]
 81013c8:	6353      	str	r3, [r2, #52]	; 0x34
}
 81013ca:	bf00      	nop
 81013cc:	370c      	adds	r7, #12
 81013ce:	46bd      	mov	sp, r7
 81013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013d4:	4770      	bx	lr
 81013d6:	bf00      	nop
 81013d8:	100000c4 	.word	0x100000c4
 81013dc:	fdc85f80 	.word	0xfdc85f80
 81013e0:	91a2b3c5 	.word	0x91a2b3c5
 81013e4:	100000cc 	.word	0x100000cc
 81013e8:	40002000 	.word	0x40002000

081013ec <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 81013ec:	b480      	push	{r7}
 81013ee:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81013f0:	f3bf 8f4f 	dsb	sy
}
 81013f4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 81013f6:	4b06      	ldr	r3, [pc, #24]	; (8101410 <__NVIC_SystemReset+0x24>)
 81013f8:	68db      	ldr	r3, [r3, #12]
 81013fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 81013fe:	4904      	ldr	r1, [pc, #16]	; (8101410 <__NVIC_SystemReset+0x24>)
 8101400:	4b04      	ldr	r3, [pc, #16]	; (8101414 <__NVIC_SystemReset+0x28>)
 8101402:	4313      	orrs	r3, r2
 8101404:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8101406:	f3bf 8f4f 	dsb	sy
}
 810140a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 810140c:	bf00      	nop
 810140e:	e7fd      	b.n	810140c <__NVIC_SystemReset+0x20>
 8101410:	e000ed00 	.word	0xe000ed00
 8101414:	05fa0004 	.word	0x05fa0004

08101418 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8101418:	b580      	push	{r7, lr}
 810141a:	b082      	sub	sp, #8
 810141c:	af00      	add	r7, sp, #0

	/* USER CODE END 1 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 810141e:	4b77      	ldr	r3, [pc, #476]	; (81015fc <main+0x1e4>)
 8101420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101424:	4a75      	ldr	r2, [pc, #468]	; (81015fc <main+0x1e4>)
 8101426:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810142a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810142e:	4b73      	ldr	r3, [pc, #460]	; (81015fc <main+0x1e4>)
 8101430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101438:	607b      	str	r3, [r7, #4]
 810143a:	687b      	ldr	r3, [r7, #4]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810143c:	2001      	movs	r0, #1
 810143e:	f002 fd89 	bl	8103f54 <HAL_HSEM_ActivateNotification>
	/*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 8101442:	f002 fe37 	bl	81040b4 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101446:	2201      	movs	r2, #1
 8101448:	2102      	movs	r1, #2
 810144a:	2000      	movs	r0, #0
 810144c:	f002 fdb8 	bl	8103fc0 <HAL_PWREx_EnterSTOPMode>
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101450:	4b6b      	ldr	r3, [pc, #428]	; (8101600 <main+0x1e8>)
 8101452:	681b      	ldr	r3, [r3, #0]
 8101454:	091b      	lsrs	r3, r3, #4
 8101456:	f003 030f 	and.w	r3, r3, #15
 810145a:	2b07      	cmp	r3, #7
 810145c:	d108      	bne.n	8101470 <main+0x58>
 810145e:	4b69      	ldr	r3, [pc, #420]	; (8101604 <main+0x1ec>)
 8101460:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101464:	4a67      	ldr	r2, [pc, #412]	; (8101604 <main+0x1ec>)
 8101466:	f043 0301 	orr.w	r3, r3, #1
 810146a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810146e:	e007      	b.n	8101480 <main+0x68>
 8101470:	4b64      	ldr	r3, [pc, #400]	; (8101604 <main+0x1ec>)
 8101472:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101476:	4a63      	ldr	r2, [pc, #396]	; (8101604 <main+0x1ec>)
 8101478:	f043 0301 	orr.w	r3, r3, #1
 810147c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8101480:	f001 f8ee 	bl	8102660 <HAL_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialise all configured peripherals */
	MX_GPIO_Init();
 8101484:	f000 fa0e 	bl	81018a4 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8101488:	f000 ff58 	bl	810233c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_Start_Up();
 810148c:	f7ff fbb2 	bl	8100bf4 <init_Start_Up>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		set_Rotate_Servo(ROTATE_NEUTRAL);
 8101490:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 8101608 <main+0x1f0>
 8101494:	f7ff ff3e 	bl	8101314 <set_Rotate_Servo>


		send_msg_data((uint8_t*)"\r##### Moving to pos X: %d #####\n\r", X_POS_STACK_3);
 8101498:	210c      	movs	r1, #12
 810149a:	485c      	ldr	r0, [pc, #368]	; (810160c <main+0x1f4>)
 810149c:	f001 f89f 	bl	81025de <send_msg_data>
		send_msg_data((uint8_t*)"\r##### Moving to pos Z: %d #####\n\r", Z_POS_STORE_TOP);
 81014a0:	210f      	movs	r1, #15
 81014a2:	485b      	ldr	r0, [pc, #364]	; (8101610 <main+0x1f8>)
 81014a4:	f001 f89b 	bl	81025de <send_msg_data>
		move_to_X_and_Z(X_POS_STACK_3, Z_POS_STORE_TOP);
 81014a8:	210f      	movs	r1, #15
 81014aa:	200c      	movs	r0, #12
 81014ac:	f7ff fbf0 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 81014b0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 81014b4:	f001 f988 	bl	81027c8 <HAL_Delay>
		set_Rotate_Servo(ROTATE_TO_STORE);
 81014b8:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8101614 <main+0x1fc>
 81014bc:	f7ff ff2a 	bl	8101314 <set_Rotate_Servo>
		HAL_Delay(500);
 81014c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81014c4:	f001 f980 	bl	81027c8 <HAL_Delay>

		move_to_X_and_Z(X_POS_STACK_3, Z_POS_STORE_6);
 81014c8:	2107      	movs	r1, #7
 81014ca:	200c      	movs	r0, #12
 81014cc:	f7ff fbe0 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 81014d0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 81014d4:	f001 f978 	bl	81027c8 <HAL_Delay>

		move_to_X_and_Z(X_POS_STACK_3, Z_POS_STORE_TOP);
 81014d8:	210f      	movs	r1, #15
 81014da:	200c      	movs	r0, #12
 81014dc:	f7ff fbd8 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(500);
 81014e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81014e4:	f001 f970 	bl	81027c8 <HAL_Delay>

		// Moving above col 1 and going down to drop token
		send_msg_data((uint8_t*)"\r##### Moving to pos X: %d #####\n\r", X_POS_COL_1);
 81014e8:	2102      	movs	r1, #2
 81014ea:	4848      	ldr	r0, [pc, #288]	; (810160c <main+0x1f4>)
 81014ec:	f001 f877 	bl	81025de <send_msg_data>
		send_msg_data((uint8_t*)"\r##### Moving to pos Z: %d #####\n\r", Z_POS_TOP);
 81014f0:	2137      	movs	r1, #55	; 0x37
 81014f2:	4847      	ldr	r0, [pc, #284]	; (8101610 <main+0x1f8>)
 81014f4:	f001 f873 	bl	81025de <send_msg_data>
		move_to_X_and_Z(X_POS_COL_1, Z_POS_TOP);
 81014f8:	2137      	movs	r1, #55	; 0x37
 81014fa:	2002      	movs	r0, #2
 81014fc:	f7ff fbc8 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1000);
 8101500:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101504:	f001 f960 	bl	81027c8 <HAL_Delay>
		set_Rotate_Servo(ROTATE_TO_DROP);
 8101508:	eeb3 0a07 	vmov.f32	s0, #55	; 0x41b80000  23.0
 810150c:	f7ff ff02 	bl	8101314 <set_Rotate_Servo>
		HAL_Delay(500);
 8101510:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101514:	f001 f958 	bl	81027c8 <HAL_Delay>
		move_to_X_and_Z(X_POS_COL_1, Z_POS_DROP);
 8101518:	212b      	movs	r1, #43	; 0x2b
 810151a:	2002      	movs	r0, #2
 810151c:	f7ff fbb8 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(500);
 8101520:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101524:	f001 f950 	bl	81027c8 <HAL_Delay>
		move_to_X_and_Z(X_POS_COL_1, Z_POS_TOP);
 8101528:	2137      	movs	r1, #55	; 0x37
 810152a:	2002      	movs	r0, #2
 810152c:	f7ff fbb0 	bl	8100c90 <move_to_X_and_Z>

		set_Rotate_Servo(ROTATE_NEUTRAL);
 8101530:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8101608 <main+0x1f0>
 8101534:	f7ff feee 	bl	8101314 <set_Rotate_Servo>
		HAL_Delay(500);
 8101538:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810153c:	f001 f944 	bl	81027c8 <HAL_Delay>

		send_msg_data((uint8_t*)"\r##### Moving to pos X: %d #####\n\r", X_POS_DUMP_BASE);
 8101540:	2132      	movs	r1, #50	; 0x32
 8101542:	4832      	ldr	r0, [pc, #200]	; (810160c <main+0x1f4>)
 8101544:	f001 f84b 	bl	81025de <send_msg_data>
		send_msg_data((uint8_t*)"\r##### Moving to pos Z: %d #####\n\r", Z_POS_DUMP_BASE);
 8101548:	210f      	movs	r1, #15
 810154a:	4831      	ldr	r0, [pc, #196]	; (8101610 <main+0x1f8>)
 810154c:	f001 f847 	bl	81025de <send_msg_data>
		move_to_X_and_Z(X_POS_DUMP_BASE, Z_POS_DUMP_BASE);
 8101550:	210f      	movs	r1, #15
 8101552:	2032      	movs	r0, #50	; 0x32
 8101554:	f7ff fb9c 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 8101558:	f240 50dc 	movw	r0, #1500	; 0x5dc
 810155c:	f001 f934 	bl	81027c8 <HAL_Delay>

		set_Rotate_Servo(ROTATE_TO_STACK);
 8101560:	eeb2 0a0a 	vmov.f32	s0, #42	; 0x41500000  13.0
 8101564:	f7ff fed6 	bl	8101314 <set_Rotate_Servo>
		send_msg_data((uint8_t*)"\r##### Moving to pos X: %d #####\n\r", X_POS_DUMP_BASE);
 8101568:	2132      	movs	r1, #50	; 0x32
 810156a:	4828      	ldr	r0, [pc, #160]	; (810160c <main+0x1f4>)
 810156c:	f001 f837 	bl	81025de <send_msg_data>
		send_msg_data((uint8_t*)"\r##### Moving to pos Z: %d #####\n\r", Z_POS_DUMP_2);
 8101570:	2102      	movs	r1, #2
 8101572:	4827      	ldr	r0, [pc, #156]	; (8101610 <main+0x1f8>)
 8101574:	f001 f833 	bl	81025de <send_msg_data>
		move_to_X_and_Z(X_POS_DUMP_BASE, Z_POS_DUMP_2);
 8101578:	2102      	movs	r1, #2
 810157a:	2032      	movs	r0, #50	; 0x32
 810157c:	f7ff fb88 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 8101580:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8101584:	f001 f920 	bl	81027c8 <HAL_Delay>

		send_msg_data((uint8_t*)"\r##### Moving to pos X: %d #####\n\r", X_POS_DUMP_BASE);
 8101588:	2132      	movs	r1, #50	; 0x32
 810158a:	4820      	ldr	r0, [pc, #128]	; (810160c <main+0x1f4>)
 810158c:	f001 f827 	bl	81025de <send_msg_data>
		send_msg_data((uint8_t*)"\r##### Moving to pos Z: %d #####\n\r", Z_POS_DUMP_BASE);
 8101590:	210f      	movs	r1, #15
 8101592:	481f      	ldr	r0, [pc, #124]	; (8101610 <main+0x1f8>)
 8101594:	f001 f823 	bl	81025de <send_msg_data>
		move_to_X_and_Z(X_POS_DUMP_BASE, Z_POS_DUMP_BASE);
 8101598:	210f      	movs	r1, #15
 810159a:	2032      	movs	r0, #50	; 0x32
 810159c:	f7ff fb78 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 81015a0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 81015a4:	f001 f910 	bl	81027c8 <HAL_Delay>

		send_msg_data((uint8_t*)"\r##### Moving to pos X: %d #####\n\r", X_POS_FLIPPER);
 81015a8:	2117      	movs	r1, #23
 81015aa:	4818      	ldr	r0, [pc, #96]	; (810160c <main+0x1f4>)
 81015ac:	f001 f817 	bl	81025de <send_msg_data>
		send_msg_data((uint8_t*)"\r##### Moving to pos Z: %d #####\n\r", Z_POS_FLIPPER_BASE);
 81015b0:	210a      	movs	r1, #10
 81015b2:	4817      	ldr	r0, [pc, #92]	; (8101610 <main+0x1f8>)
 81015b4:	f001 f813 	bl	81025de <send_msg_data>
		move_to_X_and_Z(X_POS_FLIPPER, Z_POS_FLIPPER_BASE);
 81015b8:	210a      	movs	r1, #10
 81015ba:	2017      	movs	r0, #23
 81015bc:	f7ff fb68 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 81015c0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 81015c4:	f001 f900 	bl	81027c8 <HAL_Delay>
		set_Rotate_Servo(ROTATE_TO_STACK);
 81015c8:	eeb2 0a0a 	vmov.f32	s0, #42	; 0x41500000  13.0
 81015cc:	f7ff fea2 	bl	8101314 <set_Rotate_Servo>
		HAL_Delay(500);
 81015d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81015d4:	f001 f8f8 	bl	81027c8 <HAL_Delay>

		move_to_X_and_Z(X_POS_FLIPPER, Z_POS_FLIPPER);
 81015d8:	2103      	movs	r1, #3
 81015da:	2017      	movs	r0, #23
 81015dc:	f7ff fb58 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(1500);
 81015e0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 81015e4:	f001 f8f0 	bl	81027c8 <HAL_Delay>

		move_to_X_and_Z(X_POS_FLIPPER, Z_POS_FLIPPER_BASE);
 81015e8:	210a      	movs	r1, #10
 81015ea:	2017      	movs	r0, #23
 81015ec:	f7ff fb50 	bl	8100c90 <move_to_X_and_Z>
		HAL_Delay(500);
 81015f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81015f4:	f001 f8e8 	bl	81027c8 <HAL_Delay>
		set_Rotate_Servo(ROTATE_NEUTRAL);
 81015f8:	e74a      	b.n	8101490 <main+0x78>
 81015fa:	bf00      	nop
 81015fc:	58024400 	.word	0x58024400
 8101600:	e000ed00 	.word	0xe000ed00
 8101604:	58026400 	.word	0x58026400
 8101608:	40a9999a 	.word	0x40a9999a
 810160c:	08109554 	.word	0x08109554
 8101610:	08109578 	.word	0x08109578
 8101614:	41533333 	.word	0x41533333

08101618 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8101618:	b580      	push	{r7, lr}
 810161a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 810161c:	b672      	cpsid	i
}
 810161e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	reset_Enable_Power();
 8101620:	f000 fb28 	bl	8101c74 <reset_Enable_Power>

	send_msg("\rERROR, resetting\n\r");
 8101624:	4802      	ldr	r0, [pc, #8]	; (8101630 <Error_Handler+0x18>)
 8101626:	f000 ffc3 	bl	81025b0 <send_msg>

	NVIC_SystemReset();
 810162a:	f7ff fedf 	bl	81013ec <__NVIC_SystemReset>
 810162e:	bf00      	nop
 8101630:	0810959c 	.word	0x0810959c

08101634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101634:	b580      	push	{r7, lr}
 8101636:	b082      	sub	sp, #8
 8101638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810163a:	4b0d      	ldr	r3, [pc, #52]	; (8101670 <HAL_MspInit+0x3c>)
 810163c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101640:	4a0b      	ldr	r2, [pc, #44]	; (8101670 <HAL_MspInit+0x3c>)
 8101642:	f043 0302 	orr.w	r3, r3, #2
 8101646:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810164a:	4b09      	ldr	r3, [pc, #36]	; (8101670 <HAL_MspInit+0x3c>)
 810164c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101650:	f003 0302 	and.w	r3, r3, #2
 8101654:	607b      	str	r3, [r7, #4]
 8101656:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 0);
 8101658:	2200      	movs	r2, #0
 810165a:	2100      	movs	r1, #0
 810165c:	207e      	movs	r0, #126	; 0x7e
 810165e:	f002 fa4e 	bl	8103afe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8101662:	207e      	movs	r0, #126	; 0x7e
 8101664:	f002 fa65 	bl	8103b32 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101668:	bf00      	nop
 810166a:	3708      	adds	r7, #8
 810166c:	46bd      	mov	sp, r7
 810166e:	bd80      	pop	{r7, pc}
 8101670:	58024400 	.word	0x58024400

08101674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101674:	b480      	push	{r7}
 8101676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101678:	e7fe      	b.n	8101678 <NMI_Handler+0x4>

0810167a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810167a:	b480      	push	{r7}
 810167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810167e:	e7fe      	b.n	810167e <HardFault_Handler+0x4>

08101680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101680:	b480      	push	{r7}
 8101682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101684:	e7fe      	b.n	8101684 <MemManage_Handler+0x4>

08101686 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101686:	b480      	push	{r7}
 8101688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810168a:	e7fe      	b.n	810168a <BusFault_Handler+0x4>

0810168c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810168c:	b480      	push	{r7}
 810168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101690:	e7fe      	b.n	8101690 <UsageFault_Handler+0x4>

08101692 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101692:	b480      	push	{r7}
 8101694:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101696:	bf00      	nop
 8101698:	46bd      	mov	sp, r7
 810169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810169e:	4770      	bx	lr

081016a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81016a0:	b480      	push	{r7}
 81016a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81016a4:	bf00      	nop
 81016a6:	46bd      	mov	sp, r7
 81016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016ac:	4770      	bx	lr

081016ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81016ae:	b480      	push	{r7}
 81016b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81016b2:	bf00      	nop
 81016b4:	46bd      	mov	sp, r7
 81016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016ba:	4770      	bx	lr

081016bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81016bc:	b580      	push	{r7, lr}
 81016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81016c0:	f001 f862 	bl	8102788 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81016c4:	bf00      	nop
 81016c6:	bd80      	pop	{r7, pc}

081016c8 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 81016c8:	b580      	push	{r7, lr}
 81016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 81016cc:	f002 fc54 	bl	8103f78 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 81016d0:	bf00      	nop
 81016d2:	bd80      	pop	{r7, pc}

081016d4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 81016d4:	b580      	push	{r7, lr}
 81016d6:	b08a      	sub	sp, #40	; 0x28
 81016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 81016da:	f107 031c 	add.w	r3, r7, #28
 81016de:	2200      	movs	r2, #0
 81016e0:	601a      	str	r2, [r3, #0]
 81016e2:	605a      	str	r2, [r3, #4]
 81016e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 81016e6:	463b      	mov	r3, r7
 81016e8:	2200      	movs	r2, #0
 81016ea:	601a      	str	r2, [r3, #0]
 81016ec:	605a      	str	r2, [r3, #4]
 81016ee:	609a      	str	r2, [r3, #8]
 81016f0:	60da      	str	r2, [r3, #12]
 81016f2:	611a      	str	r2, [r3, #16]
 81016f4:	615a      	str	r2, [r3, #20]
 81016f6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 81016f8:	4b2f      	ldr	r3, [pc, #188]	; (81017b8 <MX_ADC1_Init+0xe4>)
 81016fa:	4a30      	ldr	r2, [pc, #192]	; (81017bc <MX_ADC1_Init+0xe8>)
 81016fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 81016fe:	4b2e      	ldr	r3, [pc, #184]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101700:	2200      	movs	r2, #0
 8101702:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8101704:	4b2c      	ldr	r3, [pc, #176]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101706:	2208      	movs	r2, #8
 8101708:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 810170a:	4b2b      	ldr	r3, [pc, #172]	; (81017b8 <MX_ADC1_Init+0xe4>)
 810170c:	2200      	movs	r2, #0
 810170e:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101710:	4b29      	ldr	r3, [pc, #164]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101712:	2204      	movs	r2, #4
 8101714:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8101716:	4b28      	ldr	r3, [pc, #160]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101718:	2200      	movs	r2, #0
 810171a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 810171c:	4b26      	ldr	r3, [pc, #152]	; (81017b8 <MX_ADC1_Init+0xe4>)
 810171e:	2200      	movs	r2, #0
 8101720:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8101722:	4b25      	ldr	r3, [pc, #148]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101724:	2201      	movs	r2, #1
 8101726:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8101728:	4b23      	ldr	r3, [pc, #140]	; (81017b8 <MX_ADC1_Init+0xe4>)
 810172a:	2200      	movs	r2, #0
 810172c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 810172e:	4b22      	ldr	r3, [pc, #136]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101730:	2200      	movs	r2, #0
 8101732:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8101734:	4b20      	ldr	r3, [pc, #128]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101736:	2200      	movs	r2, #0
 8101738:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 810173a:	4b1f      	ldr	r3, [pc, #124]	; (81017b8 <MX_ADC1_Init+0xe4>)
 810173c:	2200      	movs	r2, #0
 810173e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8101740:	4b1d      	ldr	r3, [pc, #116]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101742:	2200      	movs	r2, #0
 8101744:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8101746:	4b1c      	ldr	r3, [pc, #112]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101748:	2200      	movs	r2, #0
 810174a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 810174c:	4b1a      	ldr	r3, [pc, #104]	; (81017b8 <MX_ADC1_Init+0xe4>)
 810174e:	2200      	movs	r2, #0
 8101750:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8101754:	4818      	ldr	r0, [pc, #96]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101756:	f001 f9f3 	bl	8102b40 <HAL_ADC_Init>
 810175a:	4603      	mov	r3, r0
 810175c:	2b00      	cmp	r3, #0
 810175e:	d001      	beq.n	8101764 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8101760:	f7ff ff5a 	bl	8101618 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8101764:	2300      	movs	r3, #0
 8101766:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101768:	f107 031c 	add.w	r3, r7, #28
 810176c:	4619      	mov	r1, r3
 810176e:	4812      	ldr	r0, [pc, #72]	; (81017b8 <MX_ADC1_Init+0xe4>)
 8101770:	f002 f808 	bl	8103784 <HAL_ADCEx_MultiModeConfigChannel>
 8101774:	4603      	mov	r3, r0
 8101776:	2b00      	cmp	r3, #0
 8101778:	d001      	beq.n	810177e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 810177a:	f7ff ff4d 	bl	8101618 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 810177e:	4b10      	ldr	r3, [pc, #64]	; (81017c0 <MX_ADC1_Init+0xec>)
 8101780:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8101782:	2306      	movs	r3, #6
 8101784:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8101786:	2300      	movs	r3, #0
 8101788:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 810178a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 810178e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8101790:	2304      	movs	r3, #4
 8101792:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8101794:	2300      	movs	r3, #0
 8101796:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8101798:	2300      	movs	r3, #0
 810179a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 810179c:	463b      	mov	r3, r7
 810179e:	4619      	mov	r1, r3
 81017a0:	4805      	ldr	r0, [pc, #20]	; (81017b8 <MX_ADC1_Init+0xe4>)
 81017a2:	f001 fb6f 	bl	8102e84 <HAL_ADC_ConfigChannel>
 81017a6:	4603      	mov	r3, r0
 81017a8:	2b00      	cmp	r3, #0
 81017aa:	d001      	beq.n	81017b0 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 81017ac:	f7ff ff34 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 81017b0:	bf00      	nop
 81017b2:	3728      	adds	r7, #40	; 0x28
 81017b4:	46bd      	mov	sp, r7
 81017b6:	bd80      	pop	{r7, pc}
 81017b8:	100000d0 	.word	0x100000d0
 81017bc:	40022000 	.word	0x40022000
 81017c0:	4b840000 	.word	0x4b840000

081017c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 81017c4:	b580      	push	{r7, lr}
 81017c6:	b0b8      	sub	sp, #224	; 0xe0
 81017c8:	af00      	add	r7, sp, #0
 81017ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81017cc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81017d0:	2200      	movs	r2, #0
 81017d2:	601a      	str	r2, [r3, #0]
 81017d4:	605a      	str	r2, [r3, #4]
 81017d6:	609a      	str	r2, [r3, #8]
 81017d8:	60da      	str	r2, [r3, #12]
 81017da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81017dc:	f107 0310 	add.w	r3, r7, #16
 81017e0:	22bc      	movs	r2, #188	; 0xbc
 81017e2:	2100      	movs	r1, #0
 81017e4:	4618      	mov	r0, r3
 81017e6:	f007 f949 	bl	8108a7c <memset>
  if(adcHandle->Instance==ADC1)
 81017ea:	687b      	ldr	r3, [r7, #4]
 81017ec:	681b      	ldr	r3, [r3, #0]
 81017ee:	4a2a      	ldr	r2, [pc, #168]	; (8101898 <HAL_ADC_MspInit+0xd4>)
 81017f0:	4293      	cmp	r3, r2
 81017f2:	d14c      	bne.n	810188e <HAL_ADC_MspInit+0xca>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81017f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81017f8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81017fa:	2301      	movs	r3, #1
 81017fc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 81017fe:	2313      	movs	r3, #19
 8101800:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 128;
 8101802:	2380      	movs	r3, #128	; 0x80
 8101804:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8101806:	2302      	movs	r3, #2
 8101808:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 810180a:	2302      	movs	r3, #2
 810180c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 810180e:	23c0      	movs	r3, #192	; 0xc0
 8101810:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8101812:	2320      	movs	r3, #32
 8101814:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8101816:	2300      	movs	r3, #0
 8101818:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 810181a:	2300      	movs	r3, #0
 810181c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101820:	f107 0310 	add.w	r3, r7, #16
 8101824:	4618      	mov	r0, r3
 8101826:	f002 fe2b 	bl	8104480 <HAL_RCCEx_PeriphCLKConfig>
 810182a:	4603      	mov	r3, r0
 810182c:	2b00      	cmp	r3, #0
 810182e:	d001      	beq.n	8101834 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8101830:	f7ff fef2 	bl	8101618 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8101834:	4b19      	ldr	r3, [pc, #100]	; (810189c <HAL_ADC_MspInit+0xd8>)
 8101836:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810183a:	4a18      	ldr	r2, [pc, #96]	; (810189c <HAL_ADC_MspInit+0xd8>)
 810183c:	f043 0320 	orr.w	r3, r3, #32
 8101840:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101844:	4b15      	ldr	r3, [pc, #84]	; (810189c <HAL_ADC_MspInit+0xd8>)
 8101846:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810184a:	f003 0320 	and.w	r3, r3, #32
 810184e:	60fb      	str	r3, [r7, #12]
 8101850:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101852:	4b12      	ldr	r3, [pc, #72]	; (810189c <HAL_ADC_MspInit+0xd8>)
 8101854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101858:	4a10      	ldr	r2, [pc, #64]	; (810189c <HAL_ADC_MspInit+0xd8>)
 810185a:	f043 0301 	orr.w	r3, r3, #1
 810185e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101862:	4b0e      	ldr	r3, [pc, #56]	; (810189c <HAL_ADC_MspInit+0xd8>)
 8101864:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101868:	f003 0301 	and.w	r3, r3, #1
 810186c:	60bb      	str	r3, [r7, #8]
 810186e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = Vaccuum_Sensor_Pin;
 8101870:	2310      	movs	r3, #16
 8101872:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8101876:	2303      	movs	r3, #3
 8101878:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810187c:	2300      	movs	r3, #0
 810187e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(Vaccuum_Sensor_GPIO_Port, &GPIO_InitStruct);
 8101882:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101886:	4619      	mov	r1, r3
 8101888:	4805      	ldr	r0, [pc, #20]	; (81018a0 <HAL_ADC_MspInit+0xdc>)
 810188a:	f002 f981 	bl	8103b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 810188e:	bf00      	nop
 8101890:	37e0      	adds	r7, #224	; 0xe0
 8101892:	46bd      	mov	sp, r7
 8101894:	bd80      	pop	{r7, pc}
 8101896:	bf00      	nop
 8101898:	40022000 	.word	0x40022000
 810189c:	58024400 	.word	0x58024400
 81018a0:	58020000 	.word	0x58020000

081018a4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 81018a4:	b580      	push	{r7, lr}
 81018a6:	b08c      	sub	sp, #48	; 0x30
 81018a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81018aa:	f107 031c 	add.w	r3, r7, #28
 81018ae:	2200      	movs	r2, #0
 81018b0:	601a      	str	r2, [r3, #0]
 81018b2:	605a      	str	r2, [r3, #4]
 81018b4:	609a      	str	r2, [r3, #8]
 81018b6:	60da      	str	r2, [r3, #12]
 81018b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81018ba:	4bb0      	ldr	r3, [pc, #704]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018c0:	4aae      	ldr	r2, [pc, #696]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018c2:	f043 0310 	orr.w	r3, r3, #16
 81018c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81018ca:	4bac      	ldr	r3, [pc, #688]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018d0:	f003 0310 	and.w	r3, r3, #16
 81018d4:	61bb      	str	r3, [r7, #24]
 81018d6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81018d8:	4ba8      	ldr	r3, [pc, #672]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018de:	4aa7      	ldr	r2, [pc, #668]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018e0:	f043 0304 	orr.w	r3, r3, #4
 81018e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81018e8:	4ba4      	ldr	r3, [pc, #656]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018ee:	f003 0304 	and.w	r3, r3, #4
 81018f2:	617b      	str	r3, [r7, #20]
 81018f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 81018f6:	4ba1      	ldr	r3, [pc, #644]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018fc:	4a9f      	ldr	r2, [pc, #636]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 81018fe:	f043 0320 	orr.w	r3, r3, #32
 8101902:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101906:	4b9d      	ldr	r3, [pc, #628]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810190c:	f003 0320 	and.w	r3, r3, #32
 8101910:	613b      	str	r3, [r7, #16]
 8101912:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101914:	4b99      	ldr	r3, [pc, #612]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810191a:	4a98      	ldr	r2, [pc, #608]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 810191c:	f043 0301 	orr.w	r3, r3, #1
 8101920:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101924:	4b95      	ldr	r3, [pc, #596]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810192a:	f003 0301 	and.w	r3, r3, #1
 810192e:	60fb      	str	r3, [r7, #12]
 8101930:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101932:	4b92      	ldr	r3, [pc, #584]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101938:	4a90      	ldr	r2, [pc, #576]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 810193a:	f043 0302 	orr.w	r3, r3, #2
 810193e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101942:	4b8e      	ldr	r3, [pc, #568]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101948:	f003 0302 	and.w	r3, r3, #2
 810194c:	60bb      	str	r3, [r7, #8]
 810194e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101950:	4b8a      	ldr	r3, [pc, #552]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101956:	4a89      	ldr	r2, [pc, #548]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101958:	f043 0308 	orr.w	r3, r3, #8
 810195c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101960:	4b86      	ldr	r3, [pc, #536]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101966:	f003 0308 	and.w	r3, r3, #8
 810196a:	607b      	str	r3, [r7, #4]
 810196c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 810196e:	4b83      	ldr	r3, [pc, #524]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101974:	4a81      	ldr	r2, [pc, #516]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101976:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810197a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810197e:	4b7f      	ldr	r3, [pc, #508]	; (8101b7c <MX_GPIO_Init+0x2d8>)
 8101980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101988:	603b      	str	r3, [r7, #0]
 810198a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin, GPIO_PIN_RESET);
 810198c:	2200      	movs	r2, #0
 810198e:	2107      	movs	r1, #7
 8101990:	487b      	ldr	r0, [pc, #492]	; (8101b80 <MX_GPIO_Init+0x2dc>)
 8101992:	f002 fac5 	bl	8103f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 8101996:	2200      	movs	r2, #0
 8101998:	2101      	movs	r1, #1
 810199a:	487a      	ldr	r0, [pc, #488]	; (8101b84 <MX_GPIO_Init+0x2e0>)
 810199c:	f002 fac0 	bl	8103f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 81019a0:	2200      	movs	r2, #0
 81019a2:	f244 0101 	movw	r1, #16385	; 0x4001
 81019a6:	4878      	ldr	r0, [pc, #480]	; (8101b88 <MX_GPIO_Init+0x2e4>)
 81019a8:	f002 faba 	bl	8103f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Debug_1_Pin
 81019ac:	2200      	movs	r2, #0
 81019ae:	f24c 4178 	movw	r1, #50296	; 0xc478
 81019b2:	4876      	ldr	r0, [pc, #472]	; (8101b8c <MX_GPIO_Init+0x2e8>)
 81019b4:	f002 fab4 	bl	8103f20 <HAL_GPIO_WritePin>
                          |Debug_2_Pin|Debug_3_Pin|Debug_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin, GPIO_PIN_SET);
 81019b8:	2201      	movs	r2, #1
 81019ba:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 81019be:	4874      	ldr	r0, [pc, #464]	; (8101b90 <MX_GPIO_Init+0x2ec>)
 81019c0:	f002 faae 	bl	8103f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 81019c4:	2201      	movs	r2, #1
 81019c6:	2101      	movs	r1, #1
 81019c8:	4870      	ldr	r0, [pc, #448]	; (8101b8c <MX_GPIO_Init+0x2e8>)
 81019ca:	f002 faa9 	bl	8103f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
 81019ce:	2200      	movs	r2, #0
 81019d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81019d4:	486f      	ldr	r0, [pc, #444]	; (8101b94 <MX_GPIO_Init+0x2f0>)
 81019d6:	f002 faa3 	bl	8103f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin;
 81019da:	2307      	movs	r3, #7
 81019dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81019de:	2301      	movs	r3, #1
 81019e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019e2:	2300      	movs	r3, #0
 81019e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019e6:	2300      	movs	r3, #0
 81019e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81019ea:	f107 031c 	add.w	r3, r7, #28
 81019ee:	4619      	mov	r1, r3
 81019f0:	4863      	ldr	r0, [pc, #396]	; (8101b80 <MX_GPIO_Init+0x2dc>)
 81019f2:	f002 f8cd 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|Rotary_Switch_C2_Pin;
 81019f6:	f242 0301 	movw	r3, #8193	; 0x2001
 81019fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81019fc:	2300      	movs	r3, #0
 81019fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a00:	2300      	movs	r3, #0
 8101a02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101a04:	f107 031c 	add.w	r3, r7, #28
 8101a08:	4619      	mov	r1, r3
 8101a0a:	4861      	ldr	r0, [pc, #388]	; (8101b90 <MX_GPIO_Init+0x2ec>)
 8101a0c:	f002 f8c0 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C8_Pin;
 8101a10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8101a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101a16:	2300      	movs	r3, #0
 8101a18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a1a:	2300      	movs	r3, #0
 8101a1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C8_GPIO_Port, &GPIO_InitStruct);
 8101a1e:	f107 031c 	add.w	r3, r7, #28
 8101a22:	4619      	mov	r1, r3
 8101a24:	485c      	ldr	r0, [pc, #368]	; (8101b98 <MX_GPIO_Init+0x2f4>)
 8101a26:	f002 f8b3 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ready_Z_Pin;
 8101a2a:	2301      	movs	r3, #1
 8101a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101a2e:	2301      	movs	r3, #1
 8101a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a32:	2300      	movs	r3, #0
 8101a34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a36:	2300      	movs	r3, #0
 8101a38:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Ready_Z_GPIO_Port, &GPIO_InitStruct);
 8101a3a:	f107 031c 	add.w	r3, r7, #28
 8101a3e:	4619      	mov	r1, r3
 8101a40:	4850      	ldr	r0, [pc, #320]	; (8101b84 <MX_GPIO_Init+0x2e0>)
 8101a42:	f002 f8a5 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C1_Pin;
 8101a46:	2308      	movs	r3, #8
 8101a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101a4a:	2300      	movs	r3, #0
 8101a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a4e:	2300      	movs	r3, #0
 8101a50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C1_GPIO_Port, &GPIO_InitStruct);
 8101a52:	f107 031c 	add.w	r3, r7, #28
 8101a56:	4619      	mov	r1, r3
 8101a58:	484a      	ldr	r0, [pc, #296]	; (8101b84 <MX_GPIO_Init+0x2e0>)
 8101a5a:	f002 f899 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8101a5e:	f244 0301 	movw	r3, #16385	; 0x4001
 8101a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101a64:	2301      	movs	r3, #1
 8101a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a68:	2300      	movs	r3, #0
 8101a6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a6c:	2300      	movs	r3, #0
 8101a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101a70:	f107 031c 	add.w	r3, r7, #28
 8101a74:	4619      	mov	r1, r3
 8101a76:	4844      	ldr	r0, [pc, #272]	; (8101b88 <MX_GPIO_Init+0x2e4>)
 8101a78:	f002 f88a 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C4_Pin;
 8101a7c:	2302      	movs	r3, #2
 8101a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101a80:	2300      	movs	r3, #0
 8101a82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a84:	2300      	movs	r3, #0
 8101a86:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C4_GPIO_Port, &GPIO_InitStruct);
 8101a88:	f107 031c 	add.w	r3, r7, #28
 8101a8c:	4619      	mov	r1, r3
 8101a8e:	483e      	ldr	r0, [pc, #248]	; (8101b88 <MX_GPIO_Init+0x2e4>)
 8101a90:	f002 f87e 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Homing_Z_Pin;
 8101a94:	2304      	movs	r3, #4
 8101a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101a98:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101a9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a9e:	2300      	movs	r3, #0
 8101aa0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Homing_Z_GPIO_Port, &GPIO_InitStruct);
 8101aa2:	f107 031c 	add.w	r3, r7, #28
 8101aa6:	4619      	mov	r1, r3
 8101aa8:	4837      	ldr	r0, [pc, #220]	; (8101b88 <MX_GPIO_Init+0x2e4>)
 8101aaa:	f002 f871 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pushbutton_Rotary_Switch_Pin;
 8101aae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101ab4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101aba:	2300      	movs	r3, #0
 8101abc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Pushbutton_Rotary_Switch_GPIO_Port, &GPIO_InitStruct);
 8101abe:	f107 031c 	add.w	r3, r7, #28
 8101ac2:	4619      	mov	r1, r3
 8101ac4:	482e      	ldr	r0, [pc, #184]	; (8101b80 <MX_GPIO_Init+0x2dc>)
 8101ac6:	f002 f863 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Homing_X_Pin|Endstop_X_Pin|Endstop_Z_Pin;
 8101aca:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8101ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101ad0:	2300      	movs	r3, #0
 8101ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ad4:	2300      	movs	r3, #0
 8101ad6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101ad8:	f107 031c 	add.w	r3, r7, #28
 8101adc:	4619      	mov	r1, r3
 8101ade:	4828      	ldr	r0, [pc, #160]	; (8101b80 <MX_GPIO_Init+0x2dc>)
 8101ae0:	f002 f856 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Enable_PWR_Pin
 8101ae4:	f24c 4379 	movw	r3, #50297	; 0xc479
 8101ae8:	61fb      	str	r3, [r7, #28]
                          |Debug_1_Pin|Debug_2_Pin|Debug_3_Pin|Debug_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101aea:	2301      	movs	r3, #1
 8101aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101aee:	2300      	movs	r3, #0
 8101af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101af2:	2300      	movs	r3, #0
 8101af4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101af6:	f107 031c 	add.w	r3, r7, #28
 8101afa:	4619      	mov	r1, r3
 8101afc:	4823      	ldr	r0, [pc, #140]	; (8101b8c <MX_GPIO_Init+0x2e8>)
 8101afe:	f002 f847 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin;
 8101b02:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8101b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101b08:	2301      	movs	r3, #1
 8101b0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b0c:	2300      	movs	r3, #0
 8101b0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b10:	2300      	movs	r3, #0
 8101b12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101b14:	f107 031c 	add.w	r3, r7, #28
 8101b18:	4619      	mov	r1, r3
 8101b1a:	481d      	ldr	r0, [pc, #116]	; (8101b90 <MX_GPIO_Init+0x2ec>)
 8101b1c:	f002 f838 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Coin_INT_Pin|Prox_INT_Pin;
 8101b20:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101b26:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101b2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b2c:	2300      	movs	r3, #0
 8101b2e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101b30:	f107 031c 	add.w	r3, r7, #28
 8101b34:	4619      	mov	r1, r3
 8101b36:	4816      	ldr	r0, [pc, #88]	; (8101b90 <MX_GPIO_Init+0x2ec>)
 8101b38:	f002 f82a 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Read_EMO_Pin;
 8101b3c:	2302      	movs	r3, #2
 8101b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101b40:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101b44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b46:	2300      	movs	r3, #0
 8101b48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Read_EMO_GPIO_Port, &GPIO_InitStruct);
 8101b4a:	f107 031c 	add.w	r3, r7, #28
 8101b4e:	4619      	mov	r1, r3
 8101b50:	480e      	ldr	r0, [pc, #56]	; (8101b8c <MX_GPIO_Init+0x2e8>)
 8101b52:	f002 f81d 	bl	8103b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Direction_X_Pin;
 8101b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101b5c:	2301      	movs	r3, #1
 8101b5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b60:	2300      	movs	r3, #0
 8101b62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b64:	2300      	movs	r3, #0
 8101b66:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Direction_X_GPIO_Port, &GPIO_InitStruct);
 8101b68:	f107 031c 	add.w	r3, r7, #28
 8101b6c:	4619      	mov	r1, r3
 8101b6e:	4809      	ldr	r0, [pc, #36]	; (8101b94 <MX_GPIO_Init+0x2f0>)
 8101b70:	f002 f80e 	bl	8103b90 <HAL_GPIO_Init>

}
 8101b74:	bf00      	nop
 8101b76:	3730      	adds	r7, #48	; 0x30
 8101b78:	46bd      	mov	sp, r7
 8101b7a:	bd80      	pop	{r7, pc}
 8101b7c:	58024400 	.word	0x58024400
 8101b80:	58021000 	.word	0x58021000
 8101b84:	58020000 	.word	0x58020000
 8101b88:	58020400 	.word	0x58020400
 8101b8c:	58020c00 	.word	0x58020c00
 8101b90:	58020800 	.word	0x58020800
 8101b94:	58021800 	.word	0x58021800
 8101b98:	58021400 	.word	0x58021400

08101b9c <set_Direction_X>:
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_SET);
}



void set_Direction_X(void){
 8101b9c:	b580      	push	{r7, lr}
 8101b9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_SET);
 8101ba0:	2201      	movs	r2, #1
 8101ba2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8101ba6:	4802      	ldr	r0, [pc, #8]	; (8101bb0 <set_Direction_X+0x14>)
 8101ba8:	f002 f9ba 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101bac:	bf00      	nop
 8101bae:	bd80      	pop	{r7, pc}
 8101bb0:	58021800 	.word	0x58021800

08101bb4 <reset_Direction_X>:
void reset_Direction_X(void){
 8101bb4:	b580      	push	{r7, lr}
 8101bb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
 8101bb8:	2200      	movs	r2, #0
 8101bba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8101bbe:	4802      	ldr	r0, [pc, #8]	; (8101bc8 <reset_Direction_X+0x14>)
 8101bc0:	f002 f9ae 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101bc4:	bf00      	nop
 8101bc6:	bd80      	pop	{r7, pc}
 8101bc8:	58021800 	.word	0x58021800

08101bcc <set_Ready_X>:

void set_Ready_X(void){
 8101bcc:	b580      	push	{r7, lr}
 8101bce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_SET);
 8101bd0:	2201      	movs	r2, #1
 8101bd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101bd6:	4802      	ldr	r0, [pc, #8]	; (8101be0 <set_Ready_X+0x14>)
 8101bd8:	f002 f9a2 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101bdc:	bf00      	nop
 8101bde:	bd80      	pop	{r7, pc}
 8101be0:	58020c00 	.word	0x58020c00

08101be4 <reset_Ready_X>:
void reset_Ready_X(void){
 8101be4:	b580      	push	{r7, lr}
 8101be6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_RESET);
 8101be8:	2200      	movs	r2, #0
 8101bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101bee:	4802      	ldr	r0, [pc, #8]	; (8101bf8 <reset_Ready_X+0x14>)
 8101bf0:	f002 f996 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101bf4:	bf00      	nop
 8101bf6:	bd80      	pop	{r7, pc}
 8101bf8:	58020c00 	.word	0x58020c00

08101bfc <set_Direction_Z>:
	HAL_GPIO_WritePin(DigiIN_OUT_X_GPIO_Port, DigiIN_OUT_X_Pin, GPIO_PIN_RESET);
}



void set_Direction_Z(void){
 8101bfc:	b580      	push	{r7, lr}
 8101bfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_SET);
 8101c00:	2201      	movs	r2, #1
 8101c02:	2101      	movs	r1, #1
 8101c04:	4802      	ldr	r0, [pc, #8]	; (8101c10 <set_Direction_Z+0x14>)
 8101c06:	f002 f98b 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101c0a:	bf00      	nop
 8101c0c:	bd80      	pop	{r7, pc}
 8101c0e:	bf00      	nop
 8101c10:	58021000 	.word	0x58021000

08101c14 <reset_Direction_Z>:
void reset_Direction_Z(void){
 8101c14:	b580      	push	{r7, lr}
 8101c16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_RESET);
 8101c18:	2200      	movs	r2, #0
 8101c1a:	2101      	movs	r1, #1
 8101c1c:	4802      	ldr	r0, [pc, #8]	; (8101c28 <reset_Direction_Z+0x14>)
 8101c1e:	f002 f97f 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101c22:	bf00      	nop
 8101c24:	bd80      	pop	{r7, pc}
 8101c26:	bf00      	nop
 8101c28:	58021000 	.word	0x58021000

08101c2c <set_Ready_Z>:

void set_Ready_Z(void){
 8101c2c:	b580      	push	{r7, lr}
 8101c2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_SET);
 8101c30:	2201      	movs	r2, #1
 8101c32:	2101      	movs	r1, #1
 8101c34:	4802      	ldr	r0, [pc, #8]	; (8101c40 <set_Ready_Z+0x14>)
 8101c36:	f002 f973 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101c3a:	bf00      	nop
 8101c3c:	bd80      	pop	{r7, pc}
 8101c3e:	bf00      	nop
 8101c40:	58020000 	.word	0x58020000

08101c44 <reset_Ready_Z>:
void reset_Ready_Z(void){
 8101c44:	b580      	push	{r7, lr}
 8101c46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 8101c48:	2200      	movs	r2, #0
 8101c4a:	2101      	movs	r1, #1
 8101c4c:	4802      	ldr	r0, [pc, #8]	; (8101c58 <reset_Ready_Z+0x14>)
 8101c4e:	f002 f967 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101c52:	bf00      	nop
 8101c54:	bd80      	pop	{r7, pc}
 8101c56:	bf00      	nop
 8101c58:	58020000 	.word	0x58020000

08101c5c <set_Enable_Power>:
	HAL_GPIO_WritePin(DigiIN_OUT_Z_GPIO_Port, DigiIN_OUT_Z_Pin, GPIO_PIN_RESET);
}



void set_Enable_Power(void){
 8101c5c:	b580      	push	{r7, lr}
 8101c5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_RESET);
 8101c60:	2200      	movs	r2, #0
 8101c62:	2101      	movs	r1, #1
 8101c64:	4802      	ldr	r0, [pc, #8]	; (8101c70 <set_Enable_Power+0x14>)
 8101c66:	f002 f95b 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101c6a:	bf00      	nop
 8101c6c:	bd80      	pop	{r7, pc}
 8101c6e:	bf00      	nop
 8101c70:	58020c00 	.word	0x58020c00

08101c74 <reset_Enable_Power>:
void reset_Enable_Power(void){
 8101c74:	b580      	push	{r7, lr}
 8101c76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 8101c78:	2201      	movs	r2, #1
 8101c7a:	2101      	movs	r1, #1
 8101c7c:	4802      	ldr	r0, [pc, #8]	; (8101c88 <reset_Enable_Power+0x14>)
 8101c7e:	f002 f94f 	bl	8103f20 <HAL_GPIO_WritePin>
}
 8101c82:	bf00      	nop
 8101c84:	bd80      	pop	{r7, pc}
 8101c86:	bf00      	nop
 8101c88:	58020c00 	.word	0x58020c00

08101c8c <get_Homing_X>:

int get_Homing_X(void){
 8101c8c:	b580      	push	{r7, lr}
 8101c8e:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_X_GPIO_Port, Homing_X_Pin) == GPIO_PIN_RESET;
 8101c90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8101c94:	4805      	ldr	r0, [pc, #20]	; (8101cac <get_Homing_X+0x20>)
 8101c96:	f002 f92b 	bl	8103ef0 <HAL_GPIO_ReadPin>
 8101c9a:	4603      	mov	r3, r0
 8101c9c:	2b00      	cmp	r3, #0
 8101c9e:	bf0c      	ite	eq
 8101ca0:	2301      	moveq	r3, #1
 8101ca2:	2300      	movne	r3, #0
 8101ca4:	b2db      	uxtb	r3, r3
}
 8101ca6:	4618      	mov	r0, r3
 8101ca8:	bd80      	pop	{r7, pc}
 8101caa:	bf00      	nop
 8101cac:	58021000 	.word	0x58021000

08101cb0 <get_Homing_Z>:
int get_Homing_Z(void){
 8101cb0:	b580      	push	{r7, lr}
 8101cb2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_Z_GPIO_Port, Homing_Z_Pin) == GPIO_PIN_RESET;
 8101cb4:	2104      	movs	r1, #4
 8101cb6:	4805      	ldr	r0, [pc, #20]	; (8101ccc <get_Homing_Z+0x1c>)
 8101cb8:	f002 f91a 	bl	8103ef0 <HAL_GPIO_ReadPin>
 8101cbc:	4603      	mov	r3, r0
 8101cbe:	2b00      	cmp	r3, #0
 8101cc0:	bf0c      	ite	eq
 8101cc2:	2301      	moveq	r3, #1
 8101cc4:	2300      	movne	r3, #0
 8101cc6:	b2db      	uxtb	r3, r3
}
 8101cc8:	4618      	mov	r0, r3
 8101cca:	bd80      	pop	{r7, pc}
 8101ccc:	58020400 	.word	0x58020400

08101cd0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8101cd0:	b580      	push	{r7, lr}
 8101cd2:	b08a      	sub	sp, #40	; 0x28
 8101cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101cd6:	f107 031c 	add.w	r3, r7, #28
 8101cda:	2200      	movs	r2, #0
 8101cdc:	601a      	str	r2, [r3, #0]
 8101cde:	605a      	str	r2, [r3, #4]
 8101ce0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8101ce2:	463b      	mov	r3, r7
 8101ce4:	2200      	movs	r2, #0
 8101ce6:	601a      	str	r2, [r3, #0]
 8101ce8:	605a      	str	r2, [r3, #4]
 8101cea:	609a      	str	r2, [r3, #8]
 8101cec:	60da      	str	r2, [r3, #12]
 8101cee:	611a      	str	r2, [r3, #16]
 8101cf0:	615a      	str	r2, [r3, #20]
 8101cf2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8101cf4:	4b27      	ldr	r3, [pc, #156]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101cf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101cfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8101cfc:	4b25      	ldr	r3, [pc, #148]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101cfe:	222f      	movs	r2, #47	; 0x2f
 8101d00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101d02:	4b24      	ldr	r3, [pc, #144]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d04:	2200      	movs	r2, #0
 8101d06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8101d08:	4b22      	ldr	r3, [pc, #136]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d0a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8101d0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101d10:	4b20      	ldr	r3, [pc, #128]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d12:	2200      	movs	r2, #0
 8101d14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101d16:	4b1f      	ldr	r3, [pc, #124]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d18:	2200      	movs	r2, #0
 8101d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8101d1c:	481d      	ldr	r0, [pc, #116]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d1e:	f004 fd92 	bl	8106846 <HAL_TIM_PWM_Init>
 8101d22:	4603      	mov	r3, r0
 8101d24:	2b00      	cmp	r3, #0
 8101d26:	d001      	beq.n	8101d2c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8101d28:	f7ff fc76 	bl	8101618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101d2c:	2300      	movs	r3, #0
 8101d2e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101d30:	2300      	movs	r3, #0
 8101d32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8101d34:	f107 031c 	add.w	r3, r7, #28
 8101d38:	4619      	mov	r1, r3
 8101d3a:	4816      	ldr	r0, [pc, #88]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d3c:	f005 fce6 	bl	810770c <HAL_TIMEx_MasterConfigSynchronization>
 8101d40:	4603      	mov	r3, r0
 8101d42:	2b00      	cmp	r3, #0
 8101d44:	d001      	beq.n	8101d4a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8101d46:	f7ff fc67 	bl	8101618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101d4a:	2360      	movs	r3, #96	; 0x60
 8101d4c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8101d4e:	2300      	movs	r3, #0
 8101d50:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101d52:	2300      	movs	r3, #0
 8101d54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101d56:	2300      	movs	r3, #0
 8101d58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8101d5a:	463b      	mov	r3, r7
 8101d5c:	2208      	movs	r2, #8
 8101d5e:	4619      	mov	r1, r3
 8101d60:	480c      	ldr	r0, [pc, #48]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d62:	f005 f829 	bl	8106db8 <HAL_TIM_PWM_ConfigChannel>
 8101d66:	4603      	mov	r3, r0
 8101d68:	2b00      	cmp	r3, #0
 8101d6a:	d001      	beq.n	8101d70 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8101d6c:	f7ff fc54 	bl	8101618 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8101d70:	463b      	mov	r3, r7
 8101d72:	220c      	movs	r2, #12
 8101d74:	4619      	mov	r1, r3
 8101d76:	4807      	ldr	r0, [pc, #28]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d78:	f005 f81e 	bl	8106db8 <HAL_TIM_PWM_ConfigChannel>
 8101d7c:	4603      	mov	r3, r0
 8101d7e:	2b00      	cmp	r3, #0
 8101d80:	d001      	beq.n	8101d86 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8101d82:	f7ff fc49 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8101d86:	4803      	ldr	r0, [pc, #12]	; (8101d94 <MX_TIM2_Init+0xc4>)
 8101d88:	f000 fa4c 	bl	8102224 <HAL_TIM_MspPostInit>

}
 8101d8c:	bf00      	nop
 8101d8e:	3728      	adds	r7, #40	; 0x28
 8101d90:	46bd      	mov	sp, r7
 8101d92:	bd80      	pop	{r7, pc}
 8101d94:	10000134 	.word	0x10000134

08101d98 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8101d98:	b580      	push	{r7, lr}
 8101d9a:	b08c      	sub	sp, #48	; 0x30
 8101d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8101d9e:	f107 030c 	add.w	r3, r7, #12
 8101da2:	2224      	movs	r2, #36	; 0x24
 8101da4:	2100      	movs	r1, #0
 8101da6:	4618      	mov	r0, r3
 8101da8:	f006 fe68 	bl	8108a7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101dac:	463b      	mov	r3, r7
 8101dae:	2200      	movs	r2, #0
 8101db0:	601a      	str	r2, [r3, #0]
 8101db2:	605a      	str	r2, [r3, #4]
 8101db4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8101db6:	4b21      	ldr	r3, [pc, #132]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101db8:	4a21      	ldr	r2, [pc, #132]	; (8101e40 <MX_TIM3_Init+0xa8>)
 8101dba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8101dbc:	4b1f      	ldr	r3, [pc, #124]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101dbe:	2200      	movs	r2, #0
 8101dc0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101dc2:	4b1e      	ldr	r3, [pc, #120]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101dc4:	2200      	movs	r2, #0
 8101dc6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8101dc8:	4b1c      	ldr	r3, [pc, #112]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101dca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8101dce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101dd0:	4b1a      	ldr	r3, [pc, #104]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101dd2:	2200      	movs	r2, #0
 8101dd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101dd6:	4b19      	ldr	r3, [pc, #100]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101dd8:	2200      	movs	r2, #0
 8101dda:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8101ddc:	2301      	movs	r3, #1
 8101dde:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101de0:	2300      	movs	r3, #0
 8101de2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101de4:	2301      	movs	r3, #1
 8101de6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101de8:	2300      	movs	r3, #0
 8101dea:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8101dec:	2300      	movs	r3, #0
 8101dee:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8101df0:	2302      	movs	r3, #2
 8101df2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101df4:	2301      	movs	r3, #1
 8101df6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101df8:	2300      	movs	r3, #0
 8101dfa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8101dfc:	2300      	movs	r3, #0
 8101dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8101e00:	f107 030c 	add.w	r3, r7, #12
 8101e04:	4619      	mov	r1, r3
 8101e06:	480d      	ldr	r0, [pc, #52]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101e08:	f004 fe82 	bl	8106b10 <HAL_TIM_Encoder_Init>
 8101e0c:	4603      	mov	r3, r0
 8101e0e:	2b00      	cmp	r3, #0
 8101e10:	d001      	beq.n	8101e16 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8101e12:	f7ff fc01 	bl	8101618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101e16:	2300      	movs	r3, #0
 8101e18:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101e1a:	2300      	movs	r3, #0
 8101e1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8101e1e:	463b      	mov	r3, r7
 8101e20:	4619      	mov	r1, r3
 8101e22:	4806      	ldr	r0, [pc, #24]	; (8101e3c <MX_TIM3_Init+0xa4>)
 8101e24:	f005 fc72 	bl	810770c <HAL_TIMEx_MasterConfigSynchronization>
 8101e28:	4603      	mov	r3, r0
 8101e2a:	2b00      	cmp	r3, #0
 8101e2c:	d001      	beq.n	8101e32 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8101e2e:	f7ff fbf3 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8101e32:	bf00      	nop
 8101e34:	3730      	adds	r7, #48	; 0x30
 8101e36:	46bd      	mov	sp, r7
 8101e38:	bd80      	pop	{r7, pc}
 8101e3a:	bf00      	nop
 8101e3c:	10000180 	.word	0x10000180
 8101e40:	40000400 	.word	0x40000400

08101e44 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8101e44:	b580      	push	{r7, lr}
 8101e46:	b08c      	sub	sp, #48	; 0x30
 8101e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8101e4a:	f107 030c 	add.w	r3, r7, #12
 8101e4e:	2224      	movs	r2, #36	; 0x24
 8101e50:	2100      	movs	r1, #0
 8101e52:	4618      	mov	r0, r3
 8101e54:	f006 fe12 	bl	8108a7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101e58:	463b      	mov	r3, r7
 8101e5a:	2200      	movs	r2, #0
 8101e5c:	601a      	str	r2, [r3, #0]
 8101e5e:	605a      	str	r2, [r3, #4]
 8101e60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8101e62:	4b21      	ldr	r3, [pc, #132]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101e64:	4a21      	ldr	r2, [pc, #132]	; (8101eec <MX_TIM4_Init+0xa8>)
 8101e66:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8101e68:	4b1f      	ldr	r3, [pc, #124]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101e6a:	2200      	movs	r2, #0
 8101e6c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101e6e:	4b1e      	ldr	r3, [pc, #120]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101e70:	2200      	movs	r2, #0
 8101e72:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8101e74:	4b1c      	ldr	r3, [pc, #112]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101e76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8101e7a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101e7c:	4b1a      	ldr	r3, [pc, #104]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101e7e:	2200      	movs	r2, #0
 8101e80:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101e82:	4b19      	ldr	r3, [pc, #100]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101e84:	2200      	movs	r2, #0
 8101e86:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8101e88:	2301      	movs	r3, #1
 8101e8a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101e8c:	2300      	movs	r3, #0
 8101e8e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101e90:	2301      	movs	r3, #1
 8101e92:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101e94:	2300      	movs	r3, #0
 8101e96:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8101e98:	2300      	movs	r3, #0
 8101e9a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8101e9c:	2302      	movs	r3, #2
 8101e9e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101ea0:	2301      	movs	r3, #1
 8101ea2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101ea4:	2300      	movs	r3, #0
 8101ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8101ea8:	2300      	movs	r3, #0
 8101eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8101eac:	f107 030c 	add.w	r3, r7, #12
 8101eb0:	4619      	mov	r1, r3
 8101eb2:	480d      	ldr	r0, [pc, #52]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101eb4:	f004 fe2c 	bl	8106b10 <HAL_TIM_Encoder_Init>
 8101eb8:	4603      	mov	r3, r0
 8101eba:	2b00      	cmp	r3, #0
 8101ebc:	d001      	beq.n	8101ec2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8101ebe:	f7ff fbab 	bl	8101618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101ec2:	2300      	movs	r3, #0
 8101ec4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101ec6:	2300      	movs	r3, #0
 8101ec8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8101eca:	463b      	mov	r3, r7
 8101ecc:	4619      	mov	r1, r3
 8101ece:	4806      	ldr	r0, [pc, #24]	; (8101ee8 <MX_TIM4_Init+0xa4>)
 8101ed0:	f005 fc1c 	bl	810770c <HAL_TIMEx_MasterConfigSynchronization>
 8101ed4:	4603      	mov	r3, r0
 8101ed6:	2b00      	cmp	r3, #0
 8101ed8:	d001      	beq.n	8101ede <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8101eda:	f7ff fb9d 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8101ede:	bf00      	nop
 8101ee0:	3730      	adds	r7, #48	; 0x30
 8101ee2:	46bd      	mov	sp, r7
 8101ee4:	bd80      	pop	{r7, pc}
 8101ee6:	bf00      	nop
 8101ee8:	100001cc 	.word	0x100001cc
 8101eec:	40000800 	.word	0x40000800

08101ef0 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8101ef0:	b580      	push	{r7, lr}
 8101ef2:	b088      	sub	sp, #32
 8101ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8101ef6:	1d3b      	adds	r3, r7, #4
 8101ef8:	2200      	movs	r2, #0
 8101efa:	601a      	str	r2, [r3, #0]
 8101efc:	605a      	str	r2, [r3, #4]
 8101efe:	609a      	str	r2, [r3, #8]
 8101f00:	60da      	str	r2, [r3, #12]
 8101f02:	611a      	str	r2, [r3, #16]
 8101f04:	615a      	str	r2, [r3, #20]
 8101f06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8101f08:	4b1e      	ldr	r3, [pc, #120]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f0a:	4a1f      	ldr	r2, [pc, #124]	; (8101f88 <MX_TIM13_Init+0x98>)
 8101f0c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 80-1;
 8101f0e:	4b1d      	ldr	r3, [pc, #116]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f10:	224f      	movs	r2, #79	; 0x4f
 8101f12:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101f14:	4b1b      	ldr	r3, [pc, #108]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f16:	2200      	movs	r2, #0
 8101f18:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 60000-1;
 8101f1a:	4b1a      	ldr	r3, [pc, #104]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f1c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8101f20:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101f22:	4b18      	ldr	r3, [pc, #96]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f24:	2200      	movs	r2, #0
 8101f26:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101f28:	4b16      	ldr	r3, [pc, #88]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f2a:	2200      	movs	r2, #0
 8101f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8101f2e:	4815      	ldr	r0, [pc, #84]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f30:	f004 fc32 	bl	8106798 <HAL_TIM_Base_Init>
 8101f34:	4603      	mov	r3, r0
 8101f36:	2b00      	cmp	r3, #0
 8101f38:	d001      	beq.n	8101f3e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8101f3a:	f7ff fb6d 	bl	8101618 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8101f3e:	4811      	ldr	r0, [pc, #68]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f40:	f004 fc81 	bl	8106846 <HAL_TIM_PWM_Init>
 8101f44:	4603      	mov	r3, r0
 8101f46:	2b00      	cmp	r3, #0
 8101f48:	d001      	beq.n	8101f4e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8101f4a:	f7ff fb65 	bl	8101618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101f4e:	2360      	movs	r3, #96	; 0x60
 8101f50:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8101f52:	2300      	movs	r3, #0
 8101f54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101f56:	2300      	movs	r3, #0
 8101f58:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101f5a:	2300      	movs	r3, #0
 8101f5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101f5e:	1d3b      	adds	r3, r7, #4
 8101f60:	2200      	movs	r2, #0
 8101f62:	4619      	mov	r1, r3
 8101f64:	4807      	ldr	r0, [pc, #28]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f66:	f004 ff27 	bl	8106db8 <HAL_TIM_PWM_ConfigChannel>
 8101f6a:	4603      	mov	r3, r0
 8101f6c:	2b00      	cmp	r3, #0
 8101f6e:	d001      	beq.n	8101f74 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8101f70:	f7ff fb52 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8101f74:	4803      	ldr	r0, [pc, #12]	; (8101f84 <MX_TIM13_Init+0x94>)
 8101f76:	f000 f955 	bl	8102224 <HAL_TIM_MspPostInit>

}
 8101f7a:	bf00      	nop
 8101f7c:	3720      	adds	r7, #32
 8101f7e:	46bd      	mov	sp, r7
 8101f80:	bd80      	pop	{r7, pc}
 8101f82:	bf00      	nop
 8101f84:	10000218 	.word	0x10000218
 8101f88:	40001c00 	.word	0x40001c00

08101f8c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8101f8c:	b580      	push	{r7, lr}
 8101f8e:	b088      	sub	sp, #32
 8101f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8101f92:	1d3b      	adds	r3, r7, #4
 8101f94:	2200      	movs	r2, #0
 8101f96:	601a      	str	r2, [r3, #0]
 8101f98:	605a      	str	r2, [r3, #4]
 8101f9a:	609a      	str	r2, [r3, #8]
 8101f9c:	60da      	str	r2, [r3, #12]
 8101f9e:	611a      	str	r2, [r3, #16]
 8101fa0:	615a      	str	r2, [r3, #20]
 8101fa2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8101fa4:	4b1e      	ldr	r3, [pc, #120]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fa6:	4a1f      	ldr	r2, [pc, #124]	; (8102024 <MX_TIM14_Init+0x98>)
 8101fa8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 80-1;
 8101faa:	4b1d      	ldr	r3, [pc, #116]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fac:	224f      	movs	r2, #79	; 0x4f
 8101fae:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101fb0:	4b1b      	ldr	r3, [pc, #108]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fb2:	2200      	movs	r2, #0
 8101fb4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 60000-1;
 8101fb6:	4b1a      	ldr	r3, [pc, #104]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fb8:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8101fbc:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101fbe:	4b18      	ldr	r3, [pc, #96]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fc0:	2200      	movs	r2, #0
 8101fc2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101fc4:	4b16      	ldr	r3, [pc, #88]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fc6:	2200      	movs	r2, #0
 8101fc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8101fca:	4815      	ldr	r0, [pc, #84]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fcc:	f004 fbe4 	bl	8106798 <HAL_TIM_Base_Init>
 8101fd0:	4603      	mov	r3, r0
 8101fd2:	2b00      	cmp	r3, #0
 8101fd4:	d001      	beq.n	8101fda <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8101fd6:	f7ff fb1f 	bl	8101618 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8101fda:	4811      	ldr	r0, [pc, #68]	; (8102020 <MX_TIM14_Init+0x94>)
 8101fdc:	f004 fc33 	bl	8106846 <HAL_TIM_PWM_Init>
 8101fe0:	4603      	mov	r3, r0
 8101fe2:	2b00      	cmp	r3, #0
 8101fe4:	d001      	beq.n	8101fea <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8101fe6:	f7ff fb17 	bl	8101618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101fea:	2360      	movs	r3, #96	; 0x60
 8101fec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8101fee:	2300      	movs	r3, #0
 8101ff0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101ff2:	2300      	movs	r3, #0
 8101ff4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101ff6:	2300      	movs	r3, #0
 8101ff8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101ffa:	1d3b      	adds	r3, r7, #4
 8101ffc:	2200      	movs	r2, #0
 8101ffe:	4619      	mov	r1, r3
 8102000:	4807      	ldr	r0, [pc, #28]	; (8102020 <MX_TIM14_Init+0x94>)
 8102002:	f004 fed9 	bl	8106db8 <HAL_TIM_PWM_ConfigChannel>
 8102006:	4603      	mov	r3, r0
 8102008:	2b00      	cmp	r3, #0
 810200a:	d001      	beq.n	8102010 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 810200c:	f7ff fb04 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8102010:	4803      	ldr	r0, [pc, #12]	; (8102020 <MX_TIM14_Init+0x94>)
 8102012:	f000 f907 	bl	8102224 <HAL_TIM_MspPostInit>

}
 8102016:	bf00      	nop
 8102018:	3720      	adds	r7, #32
 810201a:	46bd      	mov	sp, r7
 810201c:	bd80      	pop	{r7, pc}
 810201e:	bf00      	nop
 8102020:	10000264 	.word	0x10000264
 8102024:	40002000 	.word	0x40002000

08102028 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8102028:	b480      	push	{r7}
 810202a:	b085      	sub	sp, #20
 810202c:	af00      	add	r7, sp, #0
 810202e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8102030:	687b      	ldr	r3, [r7, #4]
 8102032:	681b      	ldr	r3, [r3, #0]
 8102034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102038:	d10e      	bne.n	8102058 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 810203a:	4b0a      	ldr	r3, [pc, #40]	; (8102064 <HAL_TIM_PWM_MspInit+0x3c>)
 810203c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102040:	4a08      	ldr	r2, [pc, #32]	; (8102064 <HAL_TIM_PWM_MspInit+0x3c>)
 8102042:	f043 0301 	orr.w	r3, r3, #1
 8102046:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810204a:	4b06      	ldr	r3, [pc, #24]	; (8102064 <HAL_TIM_PWM_MspInit+0x3c>)
 810204c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102050:	f003 0301 	and.w	r3, r3, #1
 8102054:	60fb      	str	r3, [r7, #12]
 8102056:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8102058:	bf00      	nop
 810205a:	3714      	adds	r7, #20
 810205c:	46bd      	mov	sp, r7
 810205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102062:	4770      	bx	lr
 8102064:	58024400 	.word	0x58024400

08102068 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8102068:	b580      	push	{r7, lr}
 810206a:	b08c      	sub	sp, #48	; 0x30
 810206c:	af00      	add	r7, sp, #0
 810206e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102070:	f107 031c 	add.w	r3, r7, #28
 8102074:	2200      	movs	r2, #0
 8102076:	601a      	str	r2, [r3, #0]
 8102078:	605a      	str	r2, [r3, #4]
 810207a:	609a      	str	r2, [r3, #8]
 810207c:	60da      	str	r2, [r3, #12]
 810207e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8102080:	687b      	ldr	r3, [r7, #4]
 8102082:	681b      	ldr	r3, [r3, #0]
 8102084:	4a44      	ldr	r2, [pc, #272]	; (8102198 <HAL_TIM_Encoder_MspInit+0x130>)
 8102086:	4293      	cmp	r3, r2
 8102088:	d14d      	bne.n	8102126 <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 810208a:	4b44      	ldr	r3, [pc, #272]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 810208c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102090:	4a42      	ldr	r2, [pc, #264]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102092:	f043 0302 	orr.w	r3, r3, #2
 8102096:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810209a:	4b40      	ldr	r3, [pc, #256]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 810209c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81020a0:	f003 0302 	and.w	r3, r3, #2
 81020a4:	61bb      	str	r3, [r7, #24]
 81020a6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81020a8:	4b3c      	ldr	r3, [pc, #240]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 81020aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020ae:	4a3b      	ldr	r2, [pc, #236]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 81020b0:	f043 0301 	orr.w	r3, r3, #1
 81020b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81020b8:	4b38      	ldr	r3, [pc, #224]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 81020ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020be:	f003 0301 	and.w	r3, r3, #1
 81020c2:	617b      	str	r3, [r7, #20]
 81020c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81020c6:	4b35      	ldr	r3, [pc, #212]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 81020c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020cc:	4a33      	ldr	r2, [pc, #204]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 81020ce:	f043 0302 	orr.w	r3, r3, #2
 81020d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81020d6:	4b31      	ldr	r3, [pc, #196]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 81020d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020dc:	f003 0302 	and.w	r3, r3, #2
 81020e0:	613b      	str	r3, [r7, #16]
 81020e2:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_X_A_Pin;
 81020e4:	2340      	movs	r3, #64	; 0x40
 81020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81020e8:	2302      	movs	r3, #2
 81020ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81020ec:	2300      	movs	r3, #0
 81020ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81020f0:	2300      	movs	r3, #0
 81020f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 81020f4:	2302      	movs	r3, #2
 81020f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_A_GPIO_Port, &GPIO_InitStruct);
 81020f8:	f107 031c 	add.w	r3, r7, #28
 81020fc:	4619      	mov	r1, r3
 81020fe:	4828      	ldr	r0, [pc, #160]	; (81021a0 <HAL_TIM_Encoder_MspInit+0x138>)
 8102100:	f001 fd46 	bl	8103b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder_X_B_Pin;
 8102104:	2320      	movs	r3, #32
 8102106:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102108:	2302      	movs	r3, #2
 810210a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810210c:	2300      	movs	r3, #0
 810210e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102110:	2300      	movs	r3, #0
 8102112:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102114:	2302      	movs	r3, #2
 8102116:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_B_GPIO_Port, &GPIO_InitStruct);
 8102118:	f107 031c 	add.w	r3, r7, #28
 810211c:	4619      	mov	r1, r3
 810211e:	4821      	ldr	r0, [pc, #132]	; (81021a4 <HAL_TIM_Encoder_MspInit+0x13c>)
 8102120:	f001 fd36 	bl	8103b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8102124:	e033      	b.n	810218e <HAL_TIM_Encoder_MspInit+0x126>
  else if(tim_encoderHandle->Instance==TIM4)
 8102126:	687b      	ldr	r3, [r7, #4]
 8102128:	681b      	ldr	r3, [r3, #0]
 810212a:	4a1f      	ldr	r2, [pc, #124]	; (81021a8 <HAL_TIM_Encoder_MspInit+0x140>)
 810212c:	4293      	cmp	r3, r2
 810212e:	d12e      	bne.n	810218e <HAL_TIM_Encoder_MspInit+0x126>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8102130:	4b1a      	ldr	r3, [pc, #104]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102136:	4a19      	ldr	r2, [pc, #100]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102138:	f043 0304 	orr.w	r3, r3, #4
 810213c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8102140:	4b16      	ldr	r3, [pc, #88]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102142:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102146:	f003 0304 	and.w	r3, r3, #4
 810214a:	60fb      	str	r3, [r7, #12]
 810214c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810214e:	4b13      	ldr	r3, [pc, #76]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102154:	4a11      	ldr	r2, [pc, #68]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102156:	f043 0308 	orr.w	r3, r3, #8
 810215a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810215e:	4b0f      	ldr	r3, [pc, #60]	; (810219c <HAL_TIM_Encoder_MspInit+0x134>)
 8102160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102164:	f003 0308 	and.w	r3, r3, #8
 8102168:	60bb      	str	r3, [r7, #8]
 810216a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder_Z_A_Pin|Encoder_Z_B_Pin;
 810216c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8102170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102172:	2302      	movs	r3, #2
 8102174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102176:	2300      	movs	r3, #0
 8102178:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810217a:	2300      	movs	r3, #0
 810217c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 810217e:	2302      	movs	r3, #2
 8102180:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102182:	f107 031c 	add.w	r3, r7, #28
 8102186:	4619      	mov	r1, r3
 8102188:	4808      	ldr	r0, [pc, #32]	; (81021ac <HAL_TIM_Encoder_MspInit+0x144>)
 810218a:	f001 fd01 	bl	8103b90 <HAL_GPIO_Init>
}
 810218e:	bf00      	nop
 8102190:	3730      	adds	r7, #48	; 0x30
 8102192:	46bd      	mov	sp, r7
 8102194:	bd80      	pop	{r7, pc}
 8102196:	bf00      	nop
 8102198:	40000400 	.word	0x40000400
 810219c:	58024400 	.word	0x58024400
 81021a0:	58020000 	.word	0x58020000
 81021a4:	58020400 	.word	0x58020400
 81021a8:	40000800 	.word	0x40000800
 81021ac:	58020c00 	.word	0x58020c00

081021b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 81021b0:	b480      	push	{r7}
 81021b2:	b085      	sub	sp, #20
 81021b4:	af00      	add	r7, sp, #0
 81021b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 81021b8:	687b      	ldr	r3, [r7, #4]
 81021ba:	681b      	ldr	r3, [r3, #0]
 81021bc:	4a16      	ldr	r2, [pc, #88]	; (8102218 <HAL_TIM_Base_MspInit+0x68>)
 81021be:	4293      	cmp	r3, r2
 81021c0:	d10f      	bne.n	81021e2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 81021c2:	4b16      	ldr	r3, [pc, #88]	; (810221c <HAL_TIM_Base_MspInit+0x6c>)
 81021c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021c8:	4a14      	ldr	r2, [pc, #80]	; (810221c <HAL_TIM_Base_MspInit+0x6c>)
 81021ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81021ce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81021d2:	4b12      	ldr	r3, [pc, #72]	; (810221c <HAL_TIM_Base_MspInit+0x6c>)
 81021d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81021dc:	60fb      	str	r3, [r7, #12]
 81021de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 81021e0:	e013      	b.n	810220a <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM14)
 81021e2:	687b      	ldr	r3, [r7, #4]
 81021e4:	681b      	ldr	r3, [r3, #0]
 81021e6:	4a0e      	ldr	r2, [pc, #56]	; (8102220 <HAL_TIM_Base_MspInit+0x70>)
 81021e8:	4293      	cmp	r3, r2
 81021ea:	d10e      	bne.n	810220a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 81021ec:	4b0b      	ldr	r3, [pc, #44]	; (810221c <HAL_TIM_Base_MspInit+0x6c>)
 81021ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021f2:	4a0a      	ldr	r2, [pc, #40]	; (810221c <HAL_TIM_Base_MspInit+0x6c>)
 81021f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81021f8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81021fc:	4b07      	ldr	r3, [pc, #28]	; (810221c <HAL_TIM_Base_MspInit+0x6c>)
 81021fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102206:	60bb      	str	r3, [r7, #8]
 8102208:	68bb      	ldr	r3, [r7, #8]
}
 810220a:	bf00      	nop
 810220c:	3714      	adds	r7, #20
 810220e:	46bd      	mov	sp, r7
 8102210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102214:	4770      	bx	lr
 8102216:	bf00      	nop
 8102218:	40001c00 	.word	0x40001c00
 810221c:	58024400 	.word	0x58024400
 8102220:	40002000 	.word	0x40002000

08102224 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8102224:	b580      	push	{r7, lr}
 8102226:	b08a      	sub	sp, #40	; 0x28
 8102228:	af00      	add	r7, sp, #0
 810222a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810222c:	f107 0314 	add.w	r3, r7, #20
 8102230:	2200      	movs	r2, #0
 8102232:	601a      	str	r2, [r3, #0]
 8102234:	605a      	str	r2, [r3, #4]
 8102236:	609a      	str	r2, [r3, #8]
 8102238:	60da      	str	r2, [r3, #12]
 810223a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 810223c:	687b      	ldr	r3, [r7, #4]
 810223e:	681b      	ldr	r3, [r3, #0]
 8102240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102244:	d120      	bne.n	8102288 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102246:	4b38      	ldr	r3, [pc, #224]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 8102248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810224c:	4a36      	ldr	r2, [pc, #216]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 810224e:	f043 0302 	orr.w	r3, r3, #2
 8102252:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102256:	4b34      	ldr	r3, [pc, #208]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 8102258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810225c:	f003 0302 	and.w	r3, r3, #2
 8102260:	613b      	str	r3, [r7, #16]
 8102262:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_X_Pin|PWM_Z_Pin;
 8102264:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8102268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810226a:	2302      	movs	r3, #2
 810226c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810226e:	2300      	movs	r3, #0
 8102270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102272:	2300      	movs	r3, #0
 8102274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8102276:	2301      	movs	r3, #1
 8102278:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810227a:	f107 0314 	add.w	r3, r7, #20
 810227e:	4619      	mov	r1, r3
 8102280:	482a      	ldr	r0, [pc, #168]	; (810232c <HAL_TIM_MspPostInit+0x108>)
 8102282:	f001 fc85 	bl	8103b90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8102286:	e04a      	b.n	810231e <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM13)
 8102288:	687b      	ldr	r3, [r7, #4]
 810228a:	681b      	ldr	r3, [r3, #0]
 810228c:	4a28      	ldr	r2, [pc, #160]	; (8102330 <HAL_TIM_MspPostInit+0x10c>)
 810228e:	4293      	cmp	r3, r2
 8102290:	d120      	bne.n	81022d4 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8102292:	4b25      	ldr	r3, [pc, #148]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 8102294:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102298:	4a23      	ldr	r2, [pc, #140]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 810229a:	f043 0320 	orr.w	r3, r3, #32
 810229e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81022a2:	4b21      	ldr	r3, [pc, #132]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 81022a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81022a8:	f003 0320 	and.w	r3, r3, #32
 81022ac:	60fb      	str	r3, [r7, #12]
 81022ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Servo_Rotate_Pin;
 81022b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 81022b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81022b6:	2302      	movs	r3, #2
 81022b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81022ba:	2300      	movs	r3, #0
 81022bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81022be:	2300      	movs	r3, #0
 81022c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 81022c2:	2309      	movs	r3, #9
 81022c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Rotate_GPIO_Port, &GPIO_InitStruct);
 81022c6:	f107 0314 	add.w	r3, r7, #20
 81022ca:	4619      	mov	r1, r3
 81022cc:	4819      	ldr	r0, [pc, #100]	; (8102334 <HAL_TIM_MspPostInit+0x110>)
 81022ce:	f001 fc5f 	bl	8103b90 <HAL_GPIO_Init>
}
 81022d2:	e024      	b.n	810231e <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM14)
 81022d4:	687b      	ldr	r3, [r7, #4]
 81022d6:	681b      	ldr	r3, [r3, #0]
 81022d8:	4a17      	ldr	r2, [pc, #92]	; (8102338 <HAL_TIM_MspPostInit+0x114>)
 81022da:	4293      	cmp	r3, r2
 81022dc:	d11f      	bne.n	810231e <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81022de:	4b12      	ldr	r3, [pc, #72]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 81022e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81022e4:	4a10      	ldr	r2, [pc, #64]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 81022e6:	f043 0320 	orr.w	r3, r3, #32
 81022ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81022ee:	4b0e      	ldr	r3, [pc, #56]	; (8102328 <HAL_TIM_MspPostInit+0x104>)
 81022f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81022f4:	f003 0320 	and.w	r3, r3, #32
 81022f8:	60bb      	str	r3, [r7, #8]
 81022fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_Servo_Slider_Pin;
 81022fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8102300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102302:	2302      	movs	r3, #2
 8102304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102306:	2300      	movs	r3, #0
 8102308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810230a:	2300      	movs	r3, #0
 810230c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 810230e:	2309      	movs	r3, #9
 8102310:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Slider_GPIO_Port, &GPIO_InitStruct);
 8102312:	f107 0314 	add.w	r3, r7, #20
 8102316:	4619      	mov	r1, r3
 8102318:	4806      	ldr	r0, [pc, #24]	; (8102334 <HAL_TIM_MspPostInit+0x110>)
 810231a:	f001 fc39 	bl	8103b90 <HAL_GPIO_Init>
}
 810231e:	bf00      	nop
 8102320:	3728      	adds	r7, #40	; 0x28
 8102322:	46bd      	mov	sp, r7
 8102324:	bd80      	pop	{r7, pc}
 8102326:	bf00      	nop
 8102328:	58024400 	.word	0x58024400
 810232c:	58020400 	.word	0x58020400
 8102330:	40001c00 	.word	0x40001c00
 8102334:	58021400 	.word	0x58021400
 8102338:	40002000 	.word	0x40002000

0810233c <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 810233c:	b580      	push	{r7, lr}
 810233e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8102340:	4b22      	ldr	r3, [pc, #136]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102342:	4a23      	ldr	r2, [pc, #140]	; (81023d0 <MX_USART3_UART_Init+0x94>)
 8102344:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8102346:	4b21      	ldr	r3, [pc, #132]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102348:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 810234c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810234e:	4b1f      	ldr	r3, [pc, #124]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102350:	2200      	movs	r2, #0
 8102352:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8102354:	4b1d      	ldr	r3, [pc, #116]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102356:	2200      	movs	r2, #0
 8102358:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 810235a:	4b1c      	ldr	r3, [pc, #112]	; (81023cc <MX_USART3_UART_Init+0x90>)
 810235c:	2200      	movs	r2, #0
 810235e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8102360:	4b1a      	ldr	r3, [pc, #104]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102362:	220c      	movs	r2, #12
 8102364:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8102366:	4b19      	ldr	r3, [pc, #100]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102368:	2200      	movs	r2, #0
 810236a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 810236c:	4b17      	ldr	r3, [pc, #92]	; (81023cc <MX_USART3_UART_Init+0x90>)
 810236e:	2200      	movs	r2, #0
 8102370:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8102372:	4b16      	ldr	r3, [pc, #88]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102374:	2200      	movs	r2, #0
 8102376:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8102378:	4b14      	ldr	r3, [pc, #80]	; (81023cc <MX_USART3_UART_Init+0x90>)
 810237a:	2200      	movs	r2, #0
 810237c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810237e:	4b13      	ldr	r3, [pc, #76]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102380:	2200      	movs	r2, #0
 8102382:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8102384:	4811      	ldr	r0, [pc, #68]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102386:	f005 fa4f 	bl	8107828 <HAL_UART_Init>
 810238a:	4603      	mov	r3, r0
 810238c:	2b00      	cmp	r3, #0
 810238e:	d001      	beq.n	8102394 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8102390:	f7ff f942 	bl	8101618 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102394:	2100      	movs	r1, #0
 8102396:	480d      	ldr	r0, [pc, #52]	; (81023cc <MX_USART3_UART_Init+0x90>)
 8102398:	f006 fa82 	bl	81088a0 <HAL_UARTEx_SetTxFifoThreshold>
 810239c:	4603      	mov	r3, r0
 810239e:	2b00      	cmp	r3, #0
 81023a0:	d001      	beq.n	81023a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 81023a2:	f7ff f939 	bl	8101618 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81023a6:	2100      	movs	r1, #0
 81023a8:	4808      	ldr	r0, [pc, #32]	; (81023cc <MX_USART3_UART_Init+0x90>)
 81023aa:	f006 fab7 	bl	810891c <HAL_UARTEx_SetRxFifoThreshold>
 81023ae:	4603      	mov	r3, r0
 81023b0:	2b00      	cmp	r3, #0
 81023b2:	d001      	beq.n	81023b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81023b4:	f7ff f930 	bl	8101618 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81023b8:	4804      	ldr	r0, [pc, #16]	; (81023cc <MX_USART3_UART_Init+0x90>)
 81023ba:	f006 fa38 	bl	810882e <HAL_UARTEx_DisableFifoMode>
 81023be:	4603      	mov	r3, r0
 81023c0:	2b00      	cmp	r3, #0
 81023c2:	d001      	beq.n	81023c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81023c4:	f7ff f928 	bl	8101618 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81023c8:	bf00      	nop
 81023ca:	bd80      	pop	{r7, pc}
 81023cc:	100002b0 	.word	0x100002b0
 81023d0:	40004800 	.word	0x40004800

081023d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 81023d4:	b580      	push	{r7, lr}
 81023d6:	b0bc      	sub	sp, #240	; 0xf0
 81023d8:	af00      	add	r7, sp, #0
 81023da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81023dc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81023e0:	2200      	movs	r2, #0
 81023e2:	601a      	str	r2, [r3, #0]
 81023e4:	605a      	str	r2, [r3, #4]
 81023e6:	609a      	str	r2, [r3, #8]
 81023e8:	60da      	str	r2, [r3, #12]
 81023ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81023ec:	f107 0320 	add.w	r3, r7, #32
 81023f0:	22bc      	movs	r2, #188	; 0xbc
 81023f2:	2100      	movs	r1, #0
 81023f4:	4618      	mov	r0, r3
 81023f6:	f006 fb41 	bl	8108a7c <memset>
  if(uartHandle->Instance==UART5)
 81023fa:	687b      	ldr	r3, [r7, #4]
 81023fc:	681b      	ldr	r3, [r3, #0]
 81023fe:	4a5c      	ldr	r2, [pc, #368]	; (8102570 <HAL_UART_MspInit+0x19c>)
 8102400:	4293      	cmp	r3, r2
 8102402:	d168      	bne.n	81024d6 <HAL_UART_MspInit+0x102>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8102404:	2302      	movs	r3, #2
 8102406:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8102408:	2300      	movs	r3, #0
 810240a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810240e:	f107 0320 	add.w	r3, r7, #32
 8102412:	4618      	mov	r0, r3
 8102414:	f002 f834 	bl	8104480 <HAL_RCCEx_PeriphCLKConfig>
 8102418:	4603      	mov	r3, r0
 810241a:	2b00      	cmp	r3, #0
 810241c:	d001      	beq.n	8102422 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 810241e:	f7ff f8fb 	bl	8101618 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8102422:	4b54      	ldr	r3, [pc, #336]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102424:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102428:	4a52      	ldr	r2, [pc, #328]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 810242a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810242e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8102432:	4b50      	ldr	r3, [pc, #320]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102434:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102438:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810243c:	61fb      	str	r3, [r7, #28]
 810243e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102440:	4b4c      	ldr	r3, [pc, #304]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102446:	4a4b      	ldr	r2, [pc, #300]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102448:	f043 0302 	orr.w	r3, r3, #2
 810244c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102450:	4b48      	ldr	r3, [pc, #288]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102456:	f003 0302 	and.w	r3, r3, #2
 810245a:	61bb      	str	r3, [r7, #24]
 810245c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810245e:	4b45      	ldr	r3, [pc, #276]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102464:	4a43      	ldr	r2, [pc, #268]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102466:	f043 0304 	orr.w	r3, r3, #4
 810246a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810246e:	4b41      	ldr	r3, [pc, #260]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102474:	f003 0304 	and.w	r3, r3, #4
 8102478:	617b      	str	r3, [r7, #20]
 810247a:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 810247c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8102480:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102484:	2302      	movs	r3, #2
 8102486:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810248a:	2300      	movs	r3, #0
 810248c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102490:	2300      	movs	r3, #0
 8102492:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8102496:	230e      	movs	r3, #14
 8102498:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810249c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81024a0:	4619      	mov	r1, r3
 81024a2:	4835      	ldr	r0, [pc, #212]	; (8102578 <HAL_UART_MspInit+0x1a4>)
 81024a4:	f001 fb74 	bl	8103b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 81024a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 81024ac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81024b0:	2302      	movs	r3, #2
 81024b2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81024b6:	2300      	movs	r3, #0
 81024b8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81024bc:	2300      	movs	r3, #0
 81024be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 81024c2:	2308      	movs	r3, #8
 81024c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81024c8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81024cc:	4619      	mov	r1, r3
 81024ce:	482b      	ldr	r0, [pc, #172]	; (810257c <HAL_UART_MspInit+0x1a8>)
 81024d0:	f001 fb5e 	bl	8103b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 81024d4:	e047      	b.n	8102566 <HAL_UART_MspInit+0x192>
  else if(uartHandle->Instance==USART3)
 81024d6:	687b      	ldr	r3, [r7, #4]
 81024d8:	681b      	ldr	r3, [r3, #0]
 81024da:	4a29      	ldr	r2, [pc, #164]	; (8102580 <HAL_UART_MspInit+0x1ac>)
 81024dc:	4293      	cmp	r3, r2
 81024de:	d142      	bne.n	8102566 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81024e0:	2302      	movs	r3, #2
 81024e2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81024e4:	2300      	movs	r3, #0
 81024e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81024ea:	f107 0320 	add.w	r3, r7, #32
 81024ee:	4618      	mov	r0, r3
 81024f0:	f001 ffc6 	bl	8104480 <HAL_RCCEx_PeriphCLKConfig>
 81024f4:	4603      	mov	r3, r0
 81024f6:	2b00      	cmp	r3, #0
 81024f8:	d001      	beq.n	81024fe <HAL_UART_MspInit+0x12a>
      Error_Handler();
 81024fa:	f7ff f88d 	bl	8101618 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 81024fe:	4b1d      	ldr	r3, [pc, #116]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102500:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102504:	4a1b      	ldr	r2, [pc, #108]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102506:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 810250a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810250e:	4b19      	ldr	r3, [pc, #100]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102514:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102518:	613b      	str	r3, [r7, #16]
 810251a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810251c:	4b15      	ldr	r3, [pc, #84]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 810251e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102522:	4a14      	ldr	r2, [pc, #80]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 8102524:	f043 0308 	orr.w	r3, r3, #8
 8102528:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810252c:	4b11      	ldr	r3, [pc, #68]	; (8102574 <HAL_UART_MspInit+0x1a0>)
 810252e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102532:	f003 0308 	and.w	r3, r3, #8
 8102536:	60fb      	str	r3, [r7, #12]
 8102538:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 810253a:	f44f 7340 	mov.w	r3, #768	; 0x300
 810253e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102542:	2302      	movs	r3, #2
 8102544:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102548:	2300      	movs	r3, #0
 810254a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810254e:	2300      	movs	r3, #0
 8102550:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102554:	2307      	movs	r3, #7
 8102556:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810255a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810255e:	4619      	mov	r1, r3
 8102560:	4808      	ldr	r0, [pc, #32]	; (8102584 <HAL_UART_MspInit+0x1b0>)
 8102562:	f001 fb15 	bl	8103b90 <HAL_GPIO_Init>
}
 8102566:	bf00      	nop
 8102568:	37f0      	adds	r7, #240	; 0xf0
 810256a:	46bd      	mov	sp, r7
 810256c:	bd80      	pop	{r7, pc}
 810256e:	bf00      	nop
 8102570:	40005000 	.word	0x40005000
 8102574:	58024400 	.word	0x58024400
 8102578:	58020400 	.word	0x58020400
 810257c:	58020800 	.word	0x58020800
 8102580:	40004800 	.word	0x40004800
 8102584:	58020c00 	.word	0x58020c00

08102588 <ST_LINK_WRITE>:
  }
}

/* USER CODE BEGIN 1 */
void ST_LINK_WRITE(uint8_t * msg, uint8_t length)
{
 8102588:	b580      	push	{r7, lr}
 810258a:	b082      	sub	sp, #8
 810258c:	af00      	add	r7, sp, #0
 810258e:	6078      	str	r0, [r7, #4]
 8102590:	460b      	mov	r3, r1
 8102592:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3,msg,length,100);
 8102594:	78fb      	ldrb	r3, [r7, #3]
 8102596:	b29a      	uxth	r2, r3
 8102598:	2364      	movs	r3, #100	; 0x64
 810259a:	6879      	ldr	r1, [r7, #4]
 810259c:	4803      	ldr	r0, [pc, #12]	; (81025ac <ST_LINK_WRITE+0x24>)
 810259e:	f005 f993 	bl	81078c8 <HAL_UART_Transmit>
}
 81025a2:	bf00      	nop
 81025a4:	3708      	adds	r7, #8
 81025a6:	46bd      	mov	sp, r7
 81025a8:	bd80      	pop	{r7, pc}
 81025aa:	bf00      	nop
 81025ac:	100002b0 	.word	0x100002b0

081025b0 <send_msg>:

void send_msg(uint8_t *msg_array)
/* Sends a message to the user */
{
 81025b0:	b580      	push	{r7, lr}
 81025b2:	b090      	sub	sp, #64	; 0x40
 81025b4:	af00      	add	r7, sp, #0
 81025b6:	6078      	str	r0, [r7, #4]
	uint8_t buffer[50]; // TODO: I think all buffers could be a global one at
						// a later stage or local for the library
	sprintf(buffer,(uint8_t*) msg_array);
 81025b8:	f107 030c 	add.w	r3, r7, #12
 81025bc:	6879      	ldr	r1, [r7, #4]
 81025be:	4618      	mov	r0, r3
 81025c0:	f006 fa64 	bl	8108a8c <siprintf>
	ST_LINK_WRITE(buffer, sizeof(buffer));
 81025c4:	f107 030c 	add.w	r3, r7, #12
 81025c8:	2132      	movs	r1, #50	; 0x32
 81025ca:	4618      	mov	r0, r3
 81025cc:	f7ff ffdc 	bl	8102588 <ST_LINK_WRITE>
	HAL_Delay(10);
 81025d0:	200a      	movs	r0, #10
 81025d2:	f000 f8f9 	bl	81027c8 <HAL_Delay>
}
 81025d6:	bf00      	nop
 81025d8:	3740      	adds	r7, #64	; 0x40
 81025da:	46bd      	mov	sp, r7
 81025dc:	bd80      	pop	{r7, pc}

081025de <send_msg_data>:

void send_msg_data(uint8_t *msg_array, int data)
/* Sends a message with data to the user */
{
 81025de:	b580      	push	{r7, lr}
 81025e0:	b08c      	sub	sp, #48	; 0x30
 81025e2:	af00      	add	r7, sp, #0
 81025e4:	6078      	str	r0, [r7, #4]
 81025e6:	6039      	str	r1, [r7, #0]

	uint8_t buffer[40];
	sprintf(buffer, (uint8_t*)msg_array, data);
 81025e8:	f107 0308 	add.w	r3, r7, #8
 81025ec:	683a      	ldr	r2, [r7, #0]
 81025ee:	6879      	ldr	r1, [r7, #4]
 81025f0:	4618      	mov	r0, r3
 81025f2:	f006 fa4b 	bl	8108a8c <siprintf>
	ST_LINK_WRITE(buffer, sizeof(buffer));
 81025f6:	f107 0308 	add.w	r3, r7, #8
 81025fa:	2128      	movs	r1, #40	; 0x28
 81025fc:	4618      	mov	r0, r3
 81025fe:	f7ff ffc3 	bl	8102588 <ST_LINK_WRITE>
}
 8102602:	bf00      	nop
 8102604:	3730      	adds	r7, #48	; 0x30
 8102606:	46bd      	mov	sp, r7
 8102608:	bd80      	pop	{r7, pc}
	...

0810260c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810260c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102644 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102610:	f7fe faa4 	bl	8100b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102614:	480c      	ldr	r0, [pc, #48]	; (8102648 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102616:	490d      	ldr	r1, [pc, #52]	; (810264c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102618:	4a0d      	ldr	r2, [pc, #52]	; (8102650 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810261a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 810261c:	e002      	b.n	8102624 <LoopCopyDataInit>

0810261e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810261e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102622:	3304      	adds	r3, #4

08102624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102628:	d3f9      	bcc.n	810261e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810262a:	4a0a      	ldr	r2, [pc, #40]	; (8102654 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 810262c:	4c0a      	ldr	r4, [pc, #40]	; (8102658 <LoopFillZerobss+0x22>)
  movs r3, #0
 810262e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102630:	e001      	b.n	8102636 <LoopFillZerobss>

08102632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8102632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102634:	3204      	adds	r2, #4

08102636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8102636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102638:	d3fb      	bcc.n	8102632 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810263a:	f006 f9fb 	bl	8108a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810263e:	f7fe feeb 	bl	8101418 <main>
  bx  lr
 8102642:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102644:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102648:	10000000 	.word	0x10000000
  ldr r1, =_edata
 810264c:	10000078 	.word	0x10000078
  ldr r2, =_sidata
 8102650:	0810962c 	.word	0x0810962c
  ldr r2, =_sbss
 8102654:	10000078 	.word	0x10000078
  ldr r4, =_ebss
 8102658:	10000358 	.word	0x10000358

0810265c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 810265c:	e7fe      	b.n	810265c <ADC3_IRQHandler>
	...

08102660 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102660:	b580      	push	{r7, lr}
 8102662:	b082      	sub	sp, #8
 8102664:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8102666:	4b28      	ldr	r3, [pc, #160]	; (8102708 <HAL_Init+0xa8>)
 8102668:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810266c:	4a26      	ldr	r2, [pc, #152]	; (8102708 <HAL_Init+0xa8>)
 810266e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102672:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8102676:	4b24      	ldr	r3, [pc, #144]	; (8102708 <HAL_Init+0xa8>)
 8102678:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810267c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102680:	603b      	str	r3, [r7, #0]
 8102682:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102684:	4b21      	ldr	r3, [pc, #132]	; (810270c <HAL_Init+0xac>)
 8102686:	681b      	ldr	r3, [r3, #0]
 8102688:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 810268c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102690:	4a1e      	ldr	r2, [pc, #120]	; (810270c <HAL_Init+0xac>)
 8102692:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8102696:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102698:	4b1c      	ldr	r3, [pc, #112]	; (810270c <HAL_Init+0xac>)
 810269a:	681b      	ldr	r3, [r3, #0]
 810269c:	4a1b      	ldr	r2, [pc, #108]	; (810270c <HAL_Init+0xac>)
 810269e:	f043 0301 	orr.w	r3, r3, #1
 81026a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81026a4:	2003      	movs	r0, #3
 81026a6:	f001 fa1f 	bl	8103ae8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81026aa:	f001 fd11 	bl	81040d0 <HAL_RCC_GetSysClockFreq>
 81026ae:	4602      	mov	r2, r0
 81026b0:	4b15      	ldr	r3, [pc, #84]	; (8102708 <HAL_Init+0xa8>)
 81026b2:	699b      	ldr	r3, [r3, #24]
 81026b4:	0a1b      	lsrs	r3, r3, #8
 81026b6:	f003 030f 	and.w	r3, r3, #15
 81026ba:	4915      	ldr	r1, [pc, #84]	; (8102710 <HAL_Init+0xb0>)
 81026bc:	5ccb      	ldrb	r3, [r1, r3]
 81026be:	f003 031f 	and.w	r3, r3, #31
 81026c2:	fa22 f303 	lsr.w	r3, r2, r3
 81026c6:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81026c8:	4b0f      	ldr	r3, [pc, #60]	; (8102708 <HAL_Init+0xa8>)
 81026ca:	699b      	ldr	r3, [r3, #24]
 81026cc:	f003 030f 	and.w	r3, r3, #15
 81026d0:	4a0f      	ldr	r2, [pc, #60]	; (8102710 <HAL_Init+0xb0>)
 81026d2:	5cd3      	ldrb	r3, [r2, r3]
 81026d4:	f003 031f 	and.w	r3, r3, #31
 81026d8:	687a      	ldr	r2, [r7, #4]
 81026da:	fa22 f303 	lsr.w	r3, r2, r3
 81026de:	4a0d      	ldr	r2, [pc, #52]	; (8102714 <HAL_Init+0xb4>)
 81026e0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81026e2:	4b0c      	ldr	r3, [pc, #48]	; (8102714 <HAL_Init+0xb4>)
 81026e4:	681b      	ldr	r3, [r3, #0]
 81026e6:	4a0c      	ldr	r2, [pc, #48]	; (8102718 <HAL_Init+0xb8>)
 81026e8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81026ea:	2000      	movs	r0, #0
 81026ec:	f000 f816 	bl	810271c <HAL_InitTick>
 81026f0:	4603      	mov	r3, r0
 81026f2:	2b00      	cmp	r3, #0
 81026f4:	d001      	beq.n	81026fa <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81026f6:	2301      	movs	r3, #1
 81026f8:	e002      	b.n	8102700 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81026fa:	f7fe ff9b 	bl	8101634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81026fe:	2300      	movs	r3, #0
}
 8102700:	4618      	mov	r0, r3
 8102702:	3708      	adds	r7, #8
 8102704:	46bd      	mov	sp, r7
 8102706:	bd80      	pop	{r7, pc}
 8102708:	58024400 	.word	0x58024400
 810270c:	40024400 	.word	0x40024400
 8102710:	081095b0 	.word	0x081095b0
 8102714:	10000004 	.word	0x10000004
 8102718:	10000000 	.word	0x10000000

0810271c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 810271c:	b580      	push	{r7, lr}
 810271e:	b082      	sub	sp, #8
 8102720:	af00      	add	r7, sp, #0
 8102722:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102724:	4b15      	ldr	r3, [pc, #84]	; (810277c <HAL_InitTick+0x60>)
 8102726:	781b      	ldrb	r3, [r3, #0]
 8102728:	2b00      	cmp	r3, #0
 810272a:	d101      	bne.n	8102730 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 810272c:	2301      	movs	r3, #1
 810272e:	e021      	b.n	8102774 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102730:	4b13      	ldr	r3, [pc, #76]	; (8102780 <HAL_InitTick+0x64>)
 8102732:	681a      	ldr	r2, [r3, #0]
 8102734:	4b11      	ldr	r3, [pc, #68]	; (810277c <HAL_InitTick+0x60>)
 8102736:	781b      	ldrb	r3, [r3, #0]
 8102738:	4619      	mov	r1, r3
 810273a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810273e:	fbb3 f3f1 	udiv	r3, r3, r1
 8102742:	fbb2 f3f3 	udiv	r3, r2, r3
 8102746:	4618      	mov	r0, r3
 8102748:	f001 fa01 	bl	8103b4e <HAL_SYSTICK_Config>
 810274c:	4603      	mov	r3, r0
 810274e:	2b00      	cmp	r3, #0
 8102750:	d001      	beq.n	8102756 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8102752:	2301      	movs	r3, #1
 8102754:	e00e      	b.n	8102774 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	2b0f      	cmp	r3, #15
 810275a:	d80a      	bhi.n	8102772 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 810275c:	2200      	movs	r2, #0
 810275e:	6879      	ldr	r1, [r7, #4]
 8102760:	f04f 30ff 	mov.w	r0, #4294967295
 8102764:	f001 f9cb 	bl	8103afe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102768:	4a06      	ldr	r2, [pc, #24]	; (8102784 <HAL_InitTick+0x68>)
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810276e:	2300      	movs	r3, #0
 8102770:	e000      	b.n	8102774 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102772:	2301      	movs	r3, #1
}
 8102774:	4618      	mov	r0, r3
 8102776:	3708      	adds	r7, #8
 8102778:	46bd      	mov	sp, r7
 810277a:	bd80      	pop	{r7, pc}
 810277c:	10000010 	.word	0x10000010
 8102780:	10000000 	.word	0x10000000
 8102784:	1000000c 	.word	0x1000000c

08102788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102788:	b480      	push	{r7}
 810278a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810278c:	4b06      	ldr	r3, [pc, #24]	; (81027a8 <HAL_IncTick+0x20>)
 810278e:	781b      	ldrb	r3, [r3, #0]
 8102790:	461a      	mov	r2, r3
 8102792:	4b06      	ldr	r3, [pc, #24]	; (81027ac <HAL_IncTick+0x24>)
 8102794:	681b      	ldr	r3, [r3, #0]
 8102796:	4413      	add	r3, r2
 8102798:	4a04      	ldr	r2, [pc, #16]	; (81027ac <HAL_IncTick+0x24>)
 810279a:	6013      	str	r3, [r2, #0]
}
 810279c:	bf00      	nop
 810279e:	46bd      	mov	sp, r7
 81027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027a4:	4770      	bx	lr
 81027a6:	bf00      	nop
 81027a8:	10000010 	.word	0x10000010
 81027ac:	10000340 	.word	0x10000340

081027b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81027b0:	b480      	push	{r7}
 81027b2:	af00      	add	r7, sp, #0
  return uwTick;
 81027b4:	4b03      	ldr	r3, [pc, #12]	; (81027c4 <HAL_GetTick+0x14>)
 81027b6:	681b      	ldr	r3, [r3, #0]
}
 81027b8:	4618      	mov	r0, r3
 81027ba:	46bd      	mov	sp, r7
 81027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027c0:	4770      	bx	lr
 81027c2:	bf00      	nop
 81027c4:	10000340 	.word	0x10000340

081027c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81027c8:	b580      	push	{r7, lr}
 81027ca:	b084      	sub	sp, #16
 81027cc:	af00      	add	r7, sp, #0
 81027ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81027d0:	f7ff ffee 	bl	81027b0 <HAL_GetTick>
 81027d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81027d6:	687b      	ldr	r3, [r7, #4]
 81027d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81027da:	68fb      	ldr	r3, [r7, #12]
 81027dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81027e0:	d005      	beq.n	81027ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81027e2:	4b0a      	ldr	r3, [pc, #40]	; (810280c <HAL_Delay+0x44>)
 81027e4:	781b      	ldrb	r3, [r3, #0]
 81027e6:	461a      	mov	r2, r3
 81027e8:	68fb      	ldr	r3, [r7, #12]
 81027ea:	4413      	add	r3, r2
 81027ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81027ee:	bf00      	nop
 81027f0:	f7ff ffde 	bl	81027b0 <HAL_GetTick>
 81027f4:	4602      	mov	r2, r0
 81027f6:	68bb      	ldr	r3, [r7, #8]
 81027f8:	1ad3      	subs	r3, r2, r3
 81027fa:	68fa      	ldr	r2, [r7, #12]
 81027fc:	429a      	cmp	r2, r3
 81027fe:	d8f7      	bhi.n	81027f0 <HAL_Delay+0x28>
  {
  }
}
 8102800:	bf00      	nop
 8102802:	bf00      	nop
 8102804:	3710      	adds	r7, #16
 8102806:	46bd      	mov	sp, r7
 8102808:	bd80      	pop	{r7, pc}
 810280a:	bf00      	nop
 810280c:	10000010 	.word	0x10000010

08102810 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8102810:	b480      	push	{r7}
 8102812:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8102814:	4b03      	ldr	r3, [pc, #12]	; (8102824 <HAL_GetREVID+0x14>)
 8102816:	681b      	ldr	r3, [r3, #0]
 8102818:	0c1b      	lsrs	r3, r3, #16
}
 810281a:	4618      	mov	r0, r3
 810281c:	46bd      	mov	sp, r7
 810281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102822:	4770      	bx	lr
 8102824:	5c001000 	.word	0x5c001000

08102828 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8102828:	b480      	push	{r7}
 810282a:	b083      	sub	sp, #12
 810282c:	af00      	add	r7, sp, #0
 810282e:	6078      	str	r0, [r7, #4]
 8102830:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8102832:	687b      	ldr	r3, [r7, #4]
 8102834:	689b      	ldr	r3, [r3, #8]
 8102836:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 810283a:	683b      	ldr	r3, [r7, #0]
 810283c:	431a      	orrs	r2, r3
 810283e:	687b      	ldr	r3, [r7, #4]
 8102840:	609a      	str	r2, [r3, #8]
}
 8102842:	bf00      	nop
 8102844:	370c      	adds	r7, #12
 8102846:	46bd      	mov	sp, r7
 8102848:	f85d 7b04 	ldr.w	r7, [sp], #4
 810284c:	4770      	bx	lr

0810284e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 810284e:	b480      	push	{r7}
 8102850:	b083      	sub	sp, #12
 8102852:	af00      	add	r7, sp, #0
 8102854:	6078      	str	r0, [r7, #4]
 8102856:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8102858:	687b      	ldr	r3, [r7, #4]
 810285a:	689b      	ldr	r3, [r3, #8]
 810285c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8102860:	683b      	ldr	r3, [r7, #0]
 8102862:	431a      	orrs	r2, r3
 8102864:	687b      	ldr	r3, [r7, #4]
 8102866:	609a      	str	r2, [r3, #8]
}
 8102868:	bf00      	nop
 810286a:	370c      	adds	r7, #12
 810286c:	46bd      	mov	sp, r7
 810286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102872:	4770      	bx	lr

08102874 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102874:	b480      	push	{r7}
 8102876:	b083      	sub	sp, #12
 8102878:	af00      	add	r7, sp, #0
 810287a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 810287c:	687b      	ldr	r3, [r7, #4]
 810287e:	689b      	ldr	r3, [r3, #8]
 8102880:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8102884:	4618      	mov	r0, r3
 8102886:	370c      	adds	r7, #12
 8102888:	46bd      	mov	sp, r7
 810288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810288e:	4770      	bx	lr

08102890 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8102890:	b480      	push	{r7}
 8102892:	b087      	sub	sp, #28
 8102894:	af00      	add	r7, sp, #0
 8102896:	60f8      	str	r0, [r7, #12]
 8102898:	60b9      	str	r1, [r7, #8]
 810289a:	607a      	str	r2, [r7, #4]
 810289c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 810289e:	68fb      	ldr	r3, [r7, #12]
 81028a0:	3360      	adds	r3, #96	; 0x60
 81028a2:	461a      	mov	r2, r3
 81028a4:	68bb      	ldr	r3, [r7, #8]
 81028a6:	009b      	lsls	r3, r3, #2
 81028a8:	4413      	add	r3, r2
 81028aa:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 81028ac:	697b      	ldr	r3, [r7, #20]
 81028ae:	681b      	ldr	r3, [r3, #0]
 81028b0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 81028b4:	687b      	ldr	r3, [r7, #4]
 81028b6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 81028ba:	683b      	ldr	r3, [r7, #0]
 81028bc:	430b      	orrs	r3, r1
 81028be:	431a      	orrs	r2, r3
 81028c0:	697b      	ldr	r3, [r7, #20]
 81028c2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 81028c4:	bf00      	nop
 81028c6:	371c      	adds	r7, #28
 81028c8:	46bd      	mov	sp, r7
 81028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028ce:	4770      	bx	lr

081028d0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 81028d0:	b480      	push	{r7}
 81028d2:	b085      	sub	sp, #20
 81028d4:	af00      	add	r7, sp, #0
 81028d6:	60f8      	str	r0, [r7, #12]
 81028d8:	60b9      	str	r1, [r7, #8]
 81028da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 81028dc:	68fb      	ldr	r3, [r7, #12]
 81028de:	691b      	ldr	r3, [r3, #16]
 81028e0:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 81028e4:	68bb      	ldr	r3, [r7, #8]
 81028e6:	f003 031f 	and.w	r3, r3, #31
 81028ea:	6879      	ldr	r1, [r7, #4]
 81028ec:	fa01 f303 	lsl.w	r3, r1, r3
 81028f0:	431a      	orrs	r2, r3
 81028f2:	68fb      	ldr	r3, [r7, #12]
 81028f4:	611a      	str	r2, [r3, #16]
}
 81028f6:	bf00      	nop
 81028f8:	3714      	adds	r7, #20
 81028fa:	46bd      	mov	sp, r7
 81028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102900:	4770      	bx	lr

08102902 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8102902:	b480      	push	{r7}
 8102904:	b087      	sub	sp, #28
 8102906:	af00      	add	r7, sp, #0
 8102908:	60f8      	str	r0, [r7, #12]
 810290a:	60b9      	str	r1, [r7, #8]
 810290c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 810290e:	68fb      	ldr	r3, [r7, #12]
 8102910:	3360      	adds	r3, #96	; 0x60
 8102912:	461a      	mov	r2, r3
 8102914:	68bb      	ldr	r3, [r7, #8]
 8102916:	009b      	lsls	r3, r3, #2
 8102918:	4413      	add	r3, r2
 810291a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 810291c:	697b      	ldr	r3, [r7, #20]
 810291e:	681b      	ldr	r3, [r3, #0]
 8102920:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102924:	687b      	ldr	r3, [r7, #4]
 8102926:	431a      	orrs	r2, r3
 8102928:	697b      	ldr	r3, [r7, #20]
 810292a:	601a      	str	r2, [r3, #0]
  }
}
 810292c:	bf00      	nop
 810292e:	371c      	adds	r7, #28
 8102930:	46bd      	mov	sp, r7
 8102932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102936:	4770      	bx	lr

08102938 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8102938:	b480      	push	{r7}
 810293a:	b087      	sub	sp, #28
 810293c:	af00      	add	r7, sp, #0
 810293e:	60f8      	str	r0, [r7, #12]
 8102940:	60b9      	str	r1, [r7, #8]
 8102942:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8102944:	68fb      	ldr	r3, [r7, #12]
 8102946:	3330      	adds	r3, #48	; 0x30
 8102948:	461a      	mov	r2, r3
 810294a:	68bb      	ldr	r3, [r7, #8]
 810294c:	0a1b      	lsrs	r3, r3, #8
 810294e:	009b      	lsls	r3, r3, #2
 8102950:	f003 030c 	and.w	r3, r3, #12
 8102954:	4413      	add	r3, r2
 8102956:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102958:	697b      	ldr	r3, [r7, #20]
 810295a:	681a      	ldr	r2, [r3, #0]
 810295c:	68bb      	ldr	r3, [r7, #8]
 810295e:	f003 031f 	and.w	r3, r3, #31
 8102962:	211f      	movs	r1, #31
 8102964:	fa01 f303 	lsl.w	r3, r1, r3
 8102968:	43db      	mvns	r3, r3
 810296a:	401a      	ands	r2, r3
 810296c:	687b      	ldr	r3, [r7, #4]
 810296e:	0e9b      	lsrs	r3, r3, #26
 8102970:	f003 011f 	and.w	r1, r3, #31
 8102974:	68bb      	ldr	r3, [r7, #8]
 8102976:	f003 031f 	and.w	r3, r3, #31
 810297a:	fa01 f303 	lsl.w	r3, r1, r3
 810297e:	431a      	orrs	r2, r3
 8102980:	697b      	ldr	r3, [r7, #20]
 8102982:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8102984:	bf00      	nop
 8102986:	371c      	adds	r7, #28
 8102988:	46bd      	mov	sp, r7
 810298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810298e:	4770      	bx	lr

08102990 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8102990:	b480      	push	{r7}
 8102992:	b087      	sub	sp, #28
 8102994:	af00      	add	r7, sp, #0
 8102996:	60f8      	str	r0, [r7, #12]
 8102998:	60b9      	str	r1, [r7, #8]
 810299a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 810299c:	68fb      	ldr	r3, [r7, #12]
 810299e:	3314      	adds	r3, #20
 81029a0:	461a      	mov	r2, r3
 81029a2:	68bb      	ldr	r3, [r7, #8]
 81029a4:	0e5b      	lsrs	r3, r3, #25
 81029a6:	009b      	lsls	r3, r3, #2
 81029a8:	f003 0304 	and.w	r3, r3, #4
 81029ac:	4413      	add	r3, r2
 81029ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81029b0:	697b      	ldr	r3, [r7, #20]
 81029b2:	681a      	ldr	r2, [r3, #0]
 81029b4:	68bb      	ldr	r3, [r7, #8]
 81029b6:	0d1b      	lsrs	r3, r3, #20
 81029b8:	f003 031f 	and.w	r3, r3, #31
 81029bc:	2107      	movs	r1, #7
 81029be:	fa01 f303 	lsl.w	r3, r1, r3
 81029c2:	43db      	mvns	r3, r3
 81029c4:	401a      	ands	r2, r3
 81029c6:	68bb      	ldr	r3, [r7, #8]
 81029c8:	0d1b      	lsrs	r3, r3, #20
 81029ca:	f003 031f 	and.w	r3, r3, #31
 81029ce:	6879      	ldr	r1, [r7, #4]
 81029d0:	fa01 f303 	lsl.w	r3, r1, r3
 81029d4:	431a      	orrs	r2, r3
 81029d6:	697b      	ldr	r3, [r7, #20]
 81029d8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 81029da:	bf00      	nop
 81029dc:	371c      	adds	r7, #28
 81029de:	46bd      	mov	sp, r7
 81029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029e4:	4770      	bx	lr
	...

081029e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 81029e8:	b480      	push	{r7}
 81029ea:	b085      	sub	sp, #20
 81029ec:	af00      	add	r7, sp, #0
 81029ee:	60f8      	str	r0, [r7, #12]
 81029f0:	60b9      	str	r1, [r7, #8]
 81029f2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 81029f4:	68fb      	ldr	r3, [r7, #12]
 81029f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 81029fa:	68bb      	ldr	r3, [r7, #8]
 81029fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102a00:	43db      	mvns	r3, r3
 8102a02:	401a      	ands	r2, r3
 8102a04:	687b      	ldr	r3, [r7, #4]
 8102a06:	f003 0318 	and.w	r3, r3, #24
 8102a0a:	4908      	ldr	r1, [pc, #32]	; (8102a2c <LL_ADC_SetChannelSingleDiff+0x44>)
 8102a0c:	40d9      	lsrs	r1, r3
 8102a0e:	68bb      	ldr	r3, [r7, #8]
 8102a10:	400b      	ands	r3, r1
 8102a12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102a16:	431a      	orrs	r2, r3
 8102a18:	68fb      	ldr	r3, [r7, #12]
 8102a1a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8102a1e:	bf00      	nop
 8102a20:	3714      	adds	r7, #20
 8102a22:	46bd      	mov	sp, r7
 8102a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a28:	4770      	bx	lr
 8102a2a:	bf00      	nop
 8102a2c:	000fffff 	.word	0x000fffff

08102a30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8102a30:	b480      	push	{r7}
 8102a32:	b083      	sub	sp, #12
 8102a34:	af00      	add	r7, sp, #0
 8102a36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8102a38:	687b      	ldr	r3, [r7, #4]
 8102a3a:	689b      	ldr	r3, [r3, #8]
 8102a3c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8102a40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102a44:	687a      	ldr	r2, [r7, #4]
 8102a46:	6093      	str	r3, [r2, #8]
}
 8102a48:	bf00      	nop
 8102a4a:	370c      	adds	r7, #12
 8102a4c:	46bd      	mov	sp, r7
 8102a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a52:	4770      	bx	lr

08102a54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8102a54:	b480      	push	{r7}
 8102a56:	b083      	sub	sp, #12
 8102a58:	af00      	add	r7, sp, #0
 8102a5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8102a5c:	687b      	ldr	r3, [r7, #4]
 8102a5e:	689b      	ldr	r3, [r3, #8]
 8102a60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102a64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102a68:	d101      	bne.n	8102a6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8102a6a:	2301      	movs	r3, #1
 8102a6c:	e000      	b.n	8102a70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8102a6e:	2300      	movs	r3, #0
}
 8102a70:	4618      	mov	r0, r3
 8102a72:	370c      	adds	r7, #12
 8102a74:	46bd      	mov	sp, r7
 8102a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a7a:	4770      	bx	lr

08102a7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8102a7c:	b480      	push	{r7}
 8102a7e:	b083      	sub	sp, #12
 8102a80:	af00      	add	r7, sp, #0
 8102a82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102a84:	687b      	ldr	r3, [r7, #4]
 8102a86:	689b      	ldr	r3, [r3, #8]
 8102a88:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8102a8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102a90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8102a94:	687b      	ldr	r3, [r7, #4]
 8102a96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8102a98:	bf00      	nop
 8102a9a:	370c      	adds	r7, #12
 8102a9c:	46bd      	mov	sp, r7
 8102a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102aa2:	4770      	bx	lr

08102aa4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8102aa4:	b480      	push	{r7}
 8102aa6:	b083      	sub	sp, #12
 8102aa8:	af00      	add	r7, sp, #0
 8102aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8102aac:	687b      	ldr	r3, [r7, #4]
 8102aae:	689b      	ldr	r3, [r3, #8]
 8102ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102ab4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102ab8:	d101      	bne.n	8102abe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8102aba:	2301      	movs	r3, #1
 8102abc:	e000      	b.n	8102ac0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8102abe:	2300      	movs	r3, #0
}
 8102ac0:	4618      	mov	r0, r3
 8102ac2:	370c      	adds	r7, #12
 8102ac4:	46bd      	mov	sp, r7
 8102ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102aca:	4770      	bx	lr

08102acc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8102acc:	b480      	push	{r7}
 8102ace:	b083      	sub	sp, #12
 8102ad0:	af00      	add	r7, sp, #0
 8102ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102ad4:	687b      	ldr	r3, [r7, #4]
 8102ad6:	689b      	ldr	r3, [r3, #8]
 8102ad8:	f003 0301 	and.w	r3, r3, #1
 8102adc:	2b01      	cmp	r3, #1
 8102ade:	d101      	bne.n	8102ae4 <LL_ADC_IsEnabled+0x18>
 8102ae0:	2301      	movs	r3, #1
 8102ae2:	e000      	b.n	8102ae6 <LL_ADC_IsEnabled+0x1a>
 8102ae4:	2300      	movs	r3, #0
}
 8102ae6:	4618      	mov	r0, r3
 8102ae8:	370c      	adds	r7, #12
 8102aea:	46bd      	mov	sp, r7
 8102aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102af0:	4770      	bx	lr

08102af2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102af2:	b480      	push	{r7}
 8102af4:	b083      	sub	sp, #12
 8102af6:	af00      	add	r7, sp, #0
 8102af8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102afa:	687b      	ldr	r3, [r7, #4]
 8102afc:	689b      	ldr	r3, [r3, #8]
 8102afe:	f003 0304 	and.w	r3, r3, #4
 8102b02:	2b04      	cmp	r3, #4
 8102b04:	d101      	bne.n	8102b0a <LL_ADC_REG_IsConversionOngoing+0x18>
 8102b06:	2301      	movs	r3, #1
 8102b08:	e000      	b.n	8102b0c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8102b0a:	2300      	movs	r3, #0
}
 8102b0c:	4618      	mov	r0, r3
 8102b0e:	370c      	adds	r7, #12
 8102b10:	46bd      	mov	sp, r7
 8102b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b16:	4770      	bx	lr

08102b18 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102b18:	b480      	push	{r7}
 8102b1a:	b083      	sub	sp, #12
 8102b1c:	af00      	add	r7, sp, #0
 8102b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102b20:	687b      	ldr	r3, [r7, #4]
 8102b22:	689b      	ldr	r3, [r3, #8]
 8102b24:	f003 0308 	and.w	r3, r3, #8
 8102b28:	2b08      	cmp	r3, #8
 8102b2a:	d101      	bne.n	8102b30 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8102b2c:	2301      	movs	r3, #1
 8102b2e:	e000      	b.n	8102b32 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8102b30:	2300      	movs	r3, #0
}
 8102b32:	4618      	mov	r0, r3
 8102b34:	370c      	adds	r7, #12
 8102b36:	46bd      	mov	sp, r7
 8102b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b3c:	4770      	bx	lr
	...

08102b40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8102b40:	b590      	push	{r4, r7, lr}
 8102b42:	b089      	sub	sp, #36	; 0x24
 8102b44:	af00      	add	r7, sp, #0
 8102b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102b48:	2300      	movs	r3, #0
 8102b4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8102b4c:	2300      	movs	r3, #0
 8102b4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8102b50:	687b      	ldr	r3, [r7, #4]
 8102b52:	2b00      	cmp	r3, #0
 8102b54:	d101      	bne.n	8102b5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8102b56:	2301      	movs	r3, #1
 8102b58:	e18f      	b.n	8102e7a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8102b5a:	687b      	ldr	r3, [r7, #4]
 8102b5c:	68db      	ldr	r3, [r3, #12]
 8102b5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102b60:	687b      	ldr	r3, [r7, #4]
 8102b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b64:	2b00      	cmp	r3, #0
 8102b66:	d109      	bne.n	8102b7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8102b68:	6878      	ldr	r0, [r7, #4]
 8102b6a:	f7fe fe2b 	bl	81017c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8102b6e:	687b      	ldr	r3, [r7, #4]
 8102b70:	2200      	movs	r2, #0
 8102b72:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8102b74:	687b      	ldr	r3, [r7, #4]
 8102b76:	2200      	movs	r2, #0
 8102b78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8102b7c:	687b      	ldr	r3, [r7, #4]
 8102b7e:	681b      	ldr	r3, [r3, #0]
 8102b80:	4618      	mov	r0, r3
 8102b82:	f7ff ff67 	bl	8102a54 <LL_ADC_IsDeepPowerDownEnabled>
 8102b86:	4603      	mov	r3, r0
 8102b88:	2b00      	cmp	r3, #0
 8102b8a:	d004      	beq.n	8102b96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8102b8c:	687b      	ldr	r3, [r7, #4]
 8102b8e:	681b      	ldr	r3, [r3, #0]
 8102b90:	4618      	mov	r0, r3
 8102b92:	f7ff ff4d 	bl	8102a30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102b96:	687b      	ldr	r3, [r7, #4]
 8102b98:	681b      	ldr	r3, [r3, #0]
 8102b9a:	4618      	mov	r0, r3
 8102b9c:	f7ff ff82 	bl	8102aa4 <LL_ADC_IsInternalRegulatorEnabled>
 8102ba0:	4603      	mov	r3, r0
 8102ba2:	2b00      	cmp	r3, #0
 8102ba4:	d114      	bne.n	8102bd0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8102ba6:	687b      	ldr	r3, [r7, #4]
 8102ba8:	681b      	ldr	r3, [r3, #0]
 8102baa:	4618      	mov	r0, r3
 8102bac:	f7ff ff66 	bl	8102a7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102bb0:	4b88      	ldr	r3, [pc, #544]	; (8102dd4 <HAL_ADC_Init+0x294>)
 8102bb2:	681b      	ldr	r3, [r3, #0]
 8102bb4:	099b      	lsrs	r3, r3, #6
 8102bb6:	4a88      	ldr	r2, [pc, #544]	; (8102dd8 <HAL_ADC_Init+0x298>)
 8102bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8102bbc:	099b      	lsrs	r3, r3, #6
 8102bbe:	3301      	adds	r3, #1
 8102bc0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102bc2:	e002      	b.n	8102bca <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102bc4:	68bb      	ldr	r3, [r7, #8]
 8102bc6:	3b01      	subs	r3, #1
 8102bc8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102bca:	68bb      	ldr	r3, [r7, #8]
 8102bcc:	2b00      	cmp	r3, #0
 8102bce:	d1f9      	bne.n	8102bc4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102bd0:	687b      	ldr	r3, [r7, #4]
 8102bd2:	681b      	ldr	r3, [r3, #0]
 8102bd4:	4618      	mov	r0, r3
 8102bd6:	f7ff ff65 	bl	8102aa4 <LL_ADC_IsInternalRegulatorEnabled>
 8102bda:	4603      	mov	r3, r0
 8102bdc:	2b00      	cmp	r3, #0
 8102bde:	d10d      	bne.n	8102bfc <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102be0:	687b      	ldr	r3, [r7, #4]
 8102be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102be4:	f043 0210 	orr.w	r2, r3, #16
 8102be8:	687b      	ldr	r3, [r7, #4]
 8102bea:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102bec:	687b      	ldr	r3, [r7, #4]
 8102bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102bf0:	f043 0201 	orr.w	r2, r3, #1
 8102bf4:	687b      	ldr	r3, [r7, #4]
 8102bf6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8102bf8:	2301      	movs	r3, #1
 8102bfa:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102bfc:	687b      	ldr	r3, [r7, #4]
 8102bfe:	681b      	ldr	r3, [r3, #0]
 8102c00:	4618      	mov	r0, r3
 8102c02:	f7ff ff76 	bl	8102af2 <LL_ADC_REG_IsConversionOngoing>
 8102c06:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8102c08:	687b      	ldr	r3, [r7, #4]
 8102c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c0c:	f003 0310 	and.w	r3, r3, #16
 8102c10:	2b00      	cmp	r3, #0
 8102c12:	f040 8129 	bne.w	8102e68 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8102c16:	697b      	ldr	r3, [r7, #20]
 8102c18:	2b00      	cmp	r3, #0
 8102c1a:	f040 8125 	bne.w	8102e68 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102c1e:	687b      	ldr	r3, [r7, #4]
 8102c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c22:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8102c26:	f043 0202 	orr.w	r2, r3, #2
 8102c2a:	687b      	ldr	r3, [r7, #4]
 8102c2c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102c2e:	687b      	ldr	r3, [r7, #4]
 8102c30:	681b      	ldr	r3, [r3, #0]
 8102c32:	4618      	mov	r0, r3
 8102c34:	f7ff ff4a 	bl	8102acc <LL_ADC_IsEnabled>
 8102c38:	4603      	mov	r3, r0
 8102c3a:	2b00      	cmp	r3, #0
 8102c3c:	d136      	bne.n	8102cac <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102c3e:	687b      	ldr	r3, [r7, #4]
 8102c40:	681b      	ldr	r3, [r3, #0]
 8102c42:	4a66      	ldr	r2, [pc, #408]	; (8102ddc <HAL_ADC_Init+0x29c>)
 8102c44:	4293      	cmp	r3, r2
 8102c46:	d004      	beq.n	8102c52 <HAL_ADC_Init+0x112>
 8102c48:	687b      	ldr	r3, [r7, #4]
 8102c4a:	681b      	ldr	r3, [r3, #0]
 8102c4c:	4a64      	ldr	r2, [pc, #400]	; (8102de0 <HAL_ADC_Init+0x2a0>)
 8102c4e:	4293      	cmp	r3, r2
 8102c50:	d10e      	bne.n	8102c70 <HAL_ADC_Init+0x130>
 8102c52:	4862      	ldr	r0, [pc, #392]	; (8102ddc <HAL_ADC_Init+0x29c>)
 8102c54:	f7ff ff3a 	bl	8102acc <LL_ADC_IsEnabled>
 8102c58:	4604      	mov	r4, r0
 8102c5a:	4861      	ldr	r0, [pc, #388]	; (8102de0 <HAL_ADC_Init+0x2a0>)
 8102c5c:	f7ff ff36 	bl	8102acc <LL_ADC_IsEnabled>
 8102c60:	4603      	mov	r3, r0
 8102c62:	4323      	orrs	r3, r4
 8102c64:	2b00      	cmp	r3, #0
 8102c66:	bf0c      	ite	eq
 8102c68:	2301      	moveq	r3, #1
 8102c6a:	2300      	movne	r3, #0
 8102c6c:	b2db      	uxtb	r3, r3
 8102c6e:	e008      	b.n	8102c82 <HAL_ADC_Init+0x142>
 8102c70:	485c      	ldr	r0, [pc, #368]	; (8102de4 <HAL_ADC_Init+0x2a4>)
 8102c72:	f7ff ff2b 	bl	8102acc <LL_ADC_IsEnabled>
 8102c76:	4603      	mov	r3, r0
 8102c78:	2b00      	cmp	r3, #0
 8102c7a:	bf0c      	ite	eq
 8102c7c:	2301      	moveq	r3, #1
 8102c7e:	2300      	movne	r3, #0
 8102c80:	b2db      	uxtb	r3, r3
 8102c82:	2b00      	cmp	r3, #0
 8102c84:	d012      	beq.n	8102cac <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102c86:	687b      	ldr	r3, [r7, #4]
 8102c88:	681b      	ldr	r3, [r3, #0]
 8102c8a:	4a54      	ldr	r2, [pc, #336]	; (8102ddc <HAL_ADC_Init+0x29c>)
 8102c8c:	4293      	cmp	r3, r2
 8102c8e:	d004      	beq.n	8102c9a <HAL_ADC_Init+0x15a>
 8102c90:	687b      	ldr	r3, [r7, #4]
 8102c92:	681b      	ldr	r3, [r3, #0]
 8102c94:	4a52      	ldr	r2, [pc, #328]	; (8102de0 <HAL_ADC_Init+0x2a0>)
 8102c96:	4293      	cmp	r3, r2
 8102c98:	d101      	bne.n	8102c9e <HAL_ADC_Init+0x15e>
 8102c9a:	4a53      	ldr	r2, [pc, #332]	; (8102de8 <HAL_ADC_Init+0x2a8>)
 8102c9c:	e000      	b.n	8102ca0 <HAL_ADC_Init+0x160>
 8102c9e:	4a53      	ldr	r2, [pc, #332]	; (8102dec <HAL_ADC_Init+0x2ac>)
 8102ca0:	687b      	ldr	r3, [r7, #4]
 8102ca2:	685b      	ldr	r3, [r3, #4]
 8102ca4:	4619      	mov	r1, r3
 8102ca6:	4610      	mov	r0, r2
 8102ca8:	f7ff fdbe 	bl	8102828 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102cac:	f7ff fdb0 	bl	8102810 <HAL_GetREVID>
 8102cb0:	4603      	mov	r3, r0
 8102cb2:	f241 0203 	movw	r2, #4099	; 0x1003
 8102cb6:	4293      	cmp	r3, r2
 8102cb8:	d914      	bls.n	8102ce4 <HAL_ADC_Init+0x1a4>
 8102cba:	687b      	ldr	r3, [r7, #4]
 8102cbc:	689b      	ldr	r3, [r3, #8]
 8102cbe:	2b10      	cmp	r3, #16
 8102cc0:	d110      	bne.n	8102ce4 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102cc2:	687b      	ldr	r3, [r7, #4]
 8102cc4:	7d5b      	ldrb	r3, [r3, #21]
 8102cc6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102ccc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102cce:	687b      	ldr	r3, [r7, #4]
 8102cd0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102cd2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102cd4:	687b      	ldr	r3, [r7, #4]
 8102cd6:	7f1b      	ldrb	r3, [r3, #28]
 8102cd8:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102cda:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102cdc:	f043 030c 	orr.w	r3, r3, #12
 8102ce0:	61bb      	str	r3, [r7, #24]
 8102ce2:	e00d      	b.n	8102d00 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102ce4:	687b      	ldr	r3, [r7, #4]
 8102ce6:	7d5b      	ldrb	r3, [r3, #21]
 8102ce8:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102cea:	687b      	ldr	r3, [r7, #4]
 8102cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102cee:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102cf0:	687b      	ldr	r3, [r7, #4]
 8102cf2:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102cf4:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102cf6:	687b      	ldr	r3, [r7, #4]
 8102cf8:	7f1b      	ldrb	r3, [r3, #28]
 8102cfa:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102cfc:	4313      	orrs	r3, r2
 8102cfe:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102d00:	687b      	ldr	r3, [r7, #4]
 8102d02:	7f1b      	ldrb	r3, [r3, #28]
 8102d04:	2b01      	cmp	r3, #1
 8102d06:	d106      	bne.n	8102d16 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	6a1b      	ldr	r3, [r3, #32]
 8102d0c:	3b01      	subs	r3, #1
 8102d0e:	045b      	lsls	r3, r3, #17
 8102d10:	69ba      	ldr	r2, [r7, #24]
 8102d12:	4313      	orrs	r3, r2
 8102d14:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8102d16:	687b      	ldr	r3, [r7, #4]
 8102d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102d1a:	2b00      	cmp	r3, #0
 8102d1c:	d009      	beq.n	8102d32 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102d1e:	687b      	ldr	r3, [r7, #4]
 8102d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102d22:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8102d26:	687b      	ldr	r3, [r7, #4]
 8102d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102d2a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102d2c:	69ba      	ldr	r2, [r7, #24]
 8102d2e:	4313      	orrs	r3, r2
 8102d30:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102d32:	687b      	ldr	r3, [r7, #4]
 8102d34:	681b      	ldr	r3, [r3, #0]
 8102d36:	68da      	ldr	r2, [r3, #12]
 8102d38:	4b2d      	ldr	r3, [pc, #180]	; (8102df0 <HAL_ADC_Init+0x2b0>)
 8102d3a:	4013      	ands	r3, r2
 8102d3c:	687a      	ldr	r2, [r7, #4]
 8102d3e:	6812      	ldr	r2, [r2, #0]
 8102d40:	69b9      	ldr	r1, [r7, #24]
 8102d42:	430b      	orrs	r3, r1
 8102d44:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102d46:	687b      	ldr	r3, [r7, #4]
 8102d48:	681b      	ldr	r3, [r3, #0]
 8102d4a:	4618      	mov	r0, r3
 8102d4c:	f7ff fed1 	bl	8102af2 <LL_ADC_REG_IsConversionOngoing>
 8102d50:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102d52:	687b      	ldr	r3, [r7, #4]
 8102d54:	681b      	ldr	r3, [r3, #0]
 8102d56:	4618      	mov	r0, r3
 8102d58:	f7ff fede 	bl	8102b18 <LL_ADC_INJ_IsConversionOngoing>
 8102d5c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102d5e:	693b      	ldr	r3, [r7, #16]
 8102d60:	2b00      	cmp	r3, #0
 8102d62:	d15f      	bne.n	8102e24 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102d64:	68fb      	ldr	r3, [r7, #12]
 8102d66:	2b00      	cmp	r3, #0
 8102d68:	d15c      	bne.n	8102e24 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102d6a:	687b      	ldr	r3, [r7, #4]
 8102d6c:	7d1b      	ldrb	r3, [r3, #20]
 8102d6e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8102d70:	687b      	ldr	r3, [r7, #4]
 8102d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8102d74:	4313      	orrs	r3, r2
 8102d76:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102d78:	687b      	ldr	r3, [r7, #4]
 8102d7a:	681b      	ldr	r3, [r3, #0]
 8102d7c:	68db      	ldr	r3, [r3, #12]
 8102d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8102d82:	f023 0303 	bic.w	r3, r3, #3
 8102d86:	687a      	ldr	r2, [r7, #4]
 8102d88:	6812      	ldr	r2, [r2, #0]
 8102d8a:	69b9      	ldr	r1, [r7, #24]
 8102d8c:	430b      	orrs	r3, r1
 8102d8e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102d90:	687b      	ldr	r3, [r7, #4]
 8102d92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8102d96:	2b01      	cmp	r3, #1
 8102d98:	d12e      	bne.n	8102df8 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8102d9a:	687b      	ldr	r3, [r7, #4]
 8102d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102d9e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102da0:	687b      	ldr	r3, [r7, #4]
 8102da2:	681b      	ldr	r3, [r3, #0]
 8102da4:	691a      	ldr	r2, [r3, #16]
 8102da6:	4b13      	ldr	r3, [pc, #76]	; (8102df4 <HAL_ADC_Init+0x2b4>)
 8102da8:	4013      	ands	r3, r2
 8102daa:	687a      	ldr	r2, [r7, #4]
 8102dac:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8102dae:	3a01      	subs	r2, #1
 8102db0:	0411      	lsls	r1, r2, #16
 8102db2:	687a      	ldr	r2, [r7, #4]
 8102db4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8102db6:	4311      	orrs	r1, r2
 8102db8:	687a      	ldr	r2, [r7, #4]
 8102dba:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8102dbc:	4311      	orrs	r1, r2
 8102dbe:	687a      	ldr	r2, [r7, #4]
 8102dc0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8102dc2:	430a      	orrs	r2, r1
 8102dc4:	431a      	orrs	r2, r3
 8102dc6:	687b      	ldr	r3, [r7, #4]
 8102dc8:	681b      	ldr	r3, [r3, #0]
 8102dca:	f042 0201 	orr.w	r2, r2, #1
 8102dce:	611a      	str	r2, [r3, #16]
 8102dd0:	e01a      	b.n	8102e08 <HAL_ADC_Init+0x2c8>
 8102dd2:	bf00      	nop
 8102dd4:	10000000 	.word	0x10000000
 8102dd8:	053e2d63 	.word	0x053e2d63
 8102ddc:	40022000 	.word	0x40022000
 8102de0:	40022100 	.word	0x40022100
 8102de4:	58026000 	.word	0x58026000
 8102de8:	40022300 	.word	0x40022300
 8102dec:	58026300 	.word	0x58026300
 8102df0:	fff0c003 	.word	0xfff0c003
 8102df4:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102df8:	687b      	ldr	r3, [r7, #4]
 8102dfa:	681b      	ldr	r3, [r3, #0]
 8102dfc:	691a      	ldr	r2, [r3, #16]
 8102dfe:	687b      	ldr	r3, [r7, #4]
 8102e00:	681b      	ldr	r3, [r3, #0]
 8102e02:	f022 0201 	bic.w	r2, r2, #1
 8102e06:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8102e08:	687b      	ldr	r3, [r7, #4]
 8102e0a:	681b      	ldr	r3, [r3, #0]
 8102e0c:	691b      	ldr	r3, [r3, #16]
 8102e0e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8102e12:	687b      	ldr	r3, [r7, #4]
 8102e14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8102e16:	687b      	ldr	r3, [r7, #4]
 8102e18:	681b      	ldr	r3, [r3, #0]
 8102e1a:	430a      	orrs	r2, r1
 8102e1c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8102e1e:	6878      	ldr	r0, [r7, #4]
 8102e20:	f000 fb80 	bl	8103524 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102e24:	687b      	ldr	r3, [r7, #4]
 8102e26:	68db      	ldr	r3, [r3, #12]
 8102e28:	2b01      	cmp	r3, #1
 8102e2a:	d10c      	bne.n	8102e46 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102e2c:	687b      	ldr	r3, [r7, #4]
 8102e2e:	681b      	ldr	r3, [r3, #0]
 8102e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102e32:	f023 010f 	bic.w	r1, r3, #15
 8102e36:	687b      	ldr	r3, [r7, #4]
 8102e38:	699b      	ldr	r3, [r3, #24]
 8102e3a:	1e5a      	subs	r2, r3, #1
 8102e3c:	687b      	ldr	r3, [r7, #4]
 8102e3e:	681b      	ldr	r3, [r3, #0]
 8102e40:	430a      	orrs	r2, r1
 8102e42:	631a      	str	r2, [r3, #48]	; 0x30
 8102e44:	e007      	b.n	8102e56 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102e46:	687b      	ldr	r3, [r7, #4]
 8102e48:	681b      	ldr	r3, [r3, #0]
 8102e4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8102e4c:	687b      	ldr	r3, [r7, #4]
 8102e4e:	681b      	ldr	r3, [r3, #0]
 8102e50:	f022 020f 	bic.w	r2, r2, #15
 8102e54:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102e56:	687b      	ldr	r3, [r7, #4]
 8102e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e5a:	f023 0303 	bic.w	r3, r3, #3
 8102e5e:	f043 0201 	orr.w	r2, r3, #1
 8102e62:	687b      	ldr	r3, [r7, #4]
 8102e64:	655a      	str	r2, [r3, #84]	; 0x54
 8102e66:	e007      	b.n	8102e78 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102e68:	687b      	ldr	r3, [r7, #4]
 8102e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e6c:	f043 0210 	orr.w	r2, r3, #16
 8102e70:	687b      	ldr	r3, [r7, #4]
 8102e72:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102e74:	2301      	movs	r3, #1
 8102e76:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8102e78:	7ffb      	ldrb	r3, [r7, #31]
}
 8102e7a:	4618      	mov	r0, r3
 8102e7c:	3724      	adds	r7, #36	; 0x24
 8102e7e:	46bd      	mov	sp, r7
 8102e80:	bd90      	pop	{r4, r7, pc}
 8102e82:	bf00      	nop

08102e84 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8102e84:	b590      	push	{r4, r7, lr}
 8102e86:	b0a1      	sub	sp, #132	; 0x84
 8102e88:	af00      	add	r7, sp, #0
 8102e8a:	6078      	str	r0, [r7, #4]
 8102e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102e8e:	2300      	movs	r3, #0
 8102e90:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8102e94:	2300      	movs	r3, #0
 8102e96:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8102e98:	683b      	ldr	r3, [r7, #0]
 8102e9a:	68db      	ldr	r3, [r3, #12]
 8102e9c:	4a9d      	ldr	r2, [pc, #628]	; (8103114 <HAL_ADC_ConfigChannel+0x290>)
 8102e9e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102ea0:	687b      	ldr	r3, [r7, #4]
 8102ea2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8102ea6:	2b01      	cmp	r3, #1
 8102ea8:	d101      	bne.n	8102eae <HAL_ADC_ConfigChannel+0x2a>
 8102eaa:	2302      	movs	r3, #2
 8102eac:	e321      	b.n	81034f2 <HAL_ADC_ConfigChannel+0x66e>
 8102eae:	687b      	ldr	r3, [r7, #4]
 8102eb0:	2201      	movs	r2, #1
 8102eb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102eb6:	687b      	ldr	r3, [r7, #4]
 8102eb8:	681b      	ldr	r3, [r3, #0]
 8102eba:	4618      	mov	r0, r3
 8102ebc:	f7ff fe19 	bl	8102af2 <LL_ADC_REG_IsConversionOngoing>
 8102ec0:	4603      	mov	r3, r0
 8102ec2:	2b00      	cmp	r3, #0
 8102ec4:	f040 8306 	bne.w	81034d4 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102ec8:	683b      	ldr	r3, [r7, #0]
 8102eca:	681b      	ldr	r3, [r3, #0]
 8102ecc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102ed0:	2b00      	cmp	r3, #0
 8102ed2:	d108      	bne.n	8102ee6 <HAL_ADC_ConfigChannel+0x62>
 8102ed4:	683b      	ldr	r3, [r7, #0]
 8102ed6:	681b      	ldr	r3, [r3, #0]
 8102ed8:	0e9b      	lsrs	r3, r3, #26
 8102eda:	f003 031f 	and.w	r3, r3, #31
 8102ede:	2201      	movs	r2, #1
 8102ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8102ee4:	e016      	b.n	8102f14 <HAL_ADC_ConfigChannel+0x90>
 8102ee6:	683b      	ldr	r3, [r7, #0]
 8102ee8:	681b      	ldr	r3, [r3, #0]
 8102eea:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102eec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8102eee:	fa93 f3a3 	rbit	r3, r3
 8102ef2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8102ef4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8102ef6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8102ef8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102efa:	2b00      	cmp	r3, #0
 8102efc:	d101      	bne.n	8102f02 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8102efe:	2320      	movs	r3, #32
 8102f00:	e003      	b.n	8102f0a <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8102f02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102f04:	fab3 f383 	clz	r3, r3
 8102f08:	b2db      	uxtb	r3, r3
 8102f0a:	f003 031f 	and.w	r3, r3, #31
 8102f0e:	2201      	movs	r2, #1
 8102f10:	fa02 f303 	lsl.w	r3, r2, r3
 8102f14:	687a      	ldr	r2, [r7, #4]
 8102f16:	6812      	ldr	r2, [r2, #0]
 8102f18:	69d1      	ldr	r1, [r2, #28]
 8102f1a:	687a      	ldr	r2, [r7, #4]
 8102f1c:	6812      	ldr	r2, [r2, #0]
 8102f1e:	430b      	orrs	r3, r1
 8102f20:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102f22:	687b      	ldr	r3, [r7, #4]
 8102f24:	6818      	ldr	r0, [r3, #0]
 8102f26:	683b      	ldr	r3, [r7, #0]
 8102f28:	6859      	ldr	r1, [r3, #4]
 8102f2a:	683b      	ldr	r3, [r7, #0]
 8102f2c:	681b      	ldr	r3, [r3, #0]
 8102f2e:	461a      	mov	r2, r3
 8102f30:	f7ff fd02 	bl	8102938 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102f34:	687b      	ldr	r3, [r7, #4]
 8102f36:	681b      	ldr	r3, [r3, #0]
 8102f38:	4618      	mov	r0, r3
 8102f3a:	f7ff fdda 	bl	8102af2 <LL_ADC_REG_IsConversionOngoing>
 8102f3e:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102f40:	687b      	ldr	r3, [r7, #4]
 8102f42:	681b      	ldr	r3, [r3, #0]
 8102f44:	4618      	mov	r0, r3
 8102f46:	f7ff fde7 	bl	8102b18 <LL_ADC_INJ_IsConversionOngoing>
 8102f4a:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102f4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8102f4e:	2b00      	cmp	r3, #0
 8102f50:	f040 80b3 	bne.w	81030ba <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102f54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8102f56:	2b00      	cmp	r3, #0
 8102f58:	f040 80af 	bne.w	81030ba <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8102f5c:	687b      	ldr	r3, [r7, #4]
 8102f5e:	6818      	ldr	r0, [r3, #0]
 8102f60:	683b      	ldr	r3, [r7, #0]
 8102f62:	6819      	ldr	r1, [r3, #0]
 8102f64:	683b      	ldr	r3, [r7, #0]
 8102f66:	689b      	ldr	r3, [r3, #8]
 8102f68:	461a      	mov	r2, r3
 8102f6a:	f7ff fd11 	bl	8102990 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102f6e:	4b6a      	ldr	r3, [pc, #424]	; (8103118 <HAL_ADC_ConfigChannel+0x294>)
 8102f70:	681b      	ldr	r3, [r3, #0]
 8102f72:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8102f76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102f7a:	d10b      	bne.n	8102f94 <HAL_ADC_ConfigChannel+0x110>
 8102f7c:	683b      	ldr	r3, [r7, #0]
 8102f7e:	695a      	ldr	r2, [r3, #20]
 8102f80:	687b      	ldr	r3, [r7, #4]
 8102f82:	681b      	ldr	r3, [r3, #0]
 8102f84:	68db      	ldr	r3, [r3, #12]
 8102f86:	089b      	lsrs	r3, r3, #2
 8102f88:	f003 0307 	and.w	r3, r3, #7
 8102f8c:	005b      	lsls	r3, r3, #1
 8102f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8102f92:	e01d      	b.n	8102fd0 <HAL_ADC_ConfigChannel+0x14c>
 8102f94:	687b      	ldr	r3, [r7, #4]
 8102f96:	681b      	ldr	r3, [r3, #0]
 8102f98:	68db      	ldr	r3, [r3, #12]
 8102f9a:	f003 0310 	and.w	r3, r3, #16
 8102f9e:	2b00      	cmp	r3, #0
 8102fa0:	d10b      	bne.n	8102fba <HAL_ADC_ConfigChannel+0x136>
 8102fa2:	683b      	ldr	r3, [r7, #0]
 8102fa4:	695a      	ldr	r2, [r3, #20]
 8102fa6:	687b      	ldr	r3, [r7, #4]
 8102fa8:	681b      	ldr	r3, [r3, #0]
 8102faa:	68db      	ldr	r3, [r3, #12]
 8102fac:	089b      	lsrs	r3, r3, #2
 8102fae:	f003 0307 	and.w	r3, r3, #7
 8102fb2:	005b      	lsls	r3, r3, #1
 8102fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8102fb8:	e00a      	b.n	8102fd0 <HAL_ADC_ConfigChannel+0x14c>
 8102fba:	683b      	ldr	r3, [r7, #0]
 8102fbc:	695a      	ldr	r2, [r3, #20]
 8102fbe:	687b      	ldr	r3, [r7, #4]
 8102fc0:	681b      	ldr	r3, [r3, #0]
 8102fc2:	68db      	ldr	r3, [r3, #12]
 8102fc4:	089b      	lsrs	r3, r3, #2
 8102fc6:	f003 0304 	and.w	r3, r3, #4
 8102fca:	005b      	lsls	r3, r3, #1
 8102fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8102fd0:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102fd2:	683b      	ldr	r3, [r7, #0]
 8102fd4:	691b      	ldr	r3, [r3, #16]
 8102fd6:	2b04      	cmp	r3, #4
 8102fd8:	d027      	beq.n	810302a <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8102fda:	687b      	ldr	r3, [r7, #4]
 8102fdc:	6818      	ldr	r0, [r3, #0]
 8102fde:	683b      	ldr	r3, [r7, #0]
 8102fe0:	6919      	ldr	r1, [r3, #16]
 8102fe2:	683b      	ldr	r3, [r7, #0]
 8102fe4:	681a      	ldr	r2, [r3, #0]
 8102fe6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8102fe8:	f7ff fc52 	bl	8102890 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8102fec:	687b      	ldr	r3, [r7, #4]
 8102fee:	6818      	ldr	r0, [r3, #0]
 8102ff0:	683b      	ldr	r3, [r7, #0]
 8102ff2:	6919      	ldr	r1, [r3, #16]
 8102ff4:	683b      	ldr	r3, [r7, #0]
 8102ff6:	7e5b      	ldrb	r3, [r3, #25]
 8102ff8:	2b01      	cmp	r3, #1
 8102ffa:	d102      	bne.n	8103002 <HAL_ADC_ConfigChannel+0x17e>
 8102ffc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8103000:	e000      	b.n	8103004 <HAL_ADC_ConfigChannel+0x180>
 8103002:	2300      	movs	r3, #0
 8103004:	461a      	mov	r2, r3
 8103006:	f7ff fc7c 	bl	8102902 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 810300a:	687b      	ldr	r3, [r7, #4]
 810300c:	6818      	ldr	r0, [r3, #0]
 810300e:	683b      	ldr	r3, [r7, #0]
 8103010:	6919      	ldr	r1, [r3, #16]
 8103012:	683b      	ldr	r3, [r7, #0]
 8103014:	7e1b      	ldrb	r3, [r3, #24]
 8103016:	2b01      	cmp	r3, #1
 8103018:	d102      	bne.n	8103020 <HAL_ADC_ConfigChannel+0x19c>
 810301a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810301e:	e000      	b.n	8103022 <HAL_ADC_ConfigChannel+0x19e>
 8103020:	2300      	movs	r3, #0
 8103022:	461a      	mov	r2, r3
 8103024:	f7ff fc54 	bl	81028d0 <LL_ADC_SetDataRightShift>
 8103028:	e047      	b.n	81030ba <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810302a:	687b      	ldr	r3, [r7, #4]
 810302c:	681b      	ldr	r3, [r3, #0]
 810302e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103030:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103034:	683b      	ldr	r3, [r7, #0]
 8103036:	681b      	ldr	r3, [r3, #0]
 8103038:	069b      	lsls	r3, r3, #26
 810303a:	429a      	cmp	r2, r3
 810303c:	d107      	bne.n	810304e <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 810303e:	687b      	ldr	r3, [r7, #4]
 8103040:	681b      	ldr	r3, [r3, #0]
 8103042:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8103044:	687b      	ldr	r3, [r7, #4]
 8103046:	681b      	ldr	r3, [r3, #0]
 8103048:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 810304c:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810304e:	687b      	ldr	r3, [r7, #4]
 8103050:	681b      	ldr	r3, [r3, #0]
 8103052:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103054:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103058:	683b      	ldr	r3, [r7, #0]
 810305a:	681b      	ldr	r3, [r3, #0]
 810305c:	069b      	lsls	r3, r3, #26
 810305e:	429a      	cmp	r2, r3
 8103060:	d107      	bne.n	8103072 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8103062:	687b      	ldr	r3, [r7, #4]
 8103064:	681b      	ldr	r3, [r3, #0]
 8103066:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8103068:	687b      	ldr	r3, [r7, #4]
 810306a:	681b      	ldr	r3, [r3, #0]
 810306c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8103070:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8103072:	687b      	ldr	r3, [r7, #4]
 8103074:	681b      	ldr	r3, [r3, #0]
 8103076:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8103078:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810307c:	683b      	ldr	r3, [r7, #0]
 810307e:	681b      	ldr	r3, [r3, #0]
 8103080:	069b      	lsls	r3, r3, #26
 8103082:	429a      	cmp	r2, r3
 8103084:	d107      	bne.n	8103096 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8103086:	687b      	ldr	r3, [r7, #4]
 8103088:	681b      	ldr	r3, [r3, #0]
 810308a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 810308c:	687b      	ldr	r3, [r7, #4]
 810308e:	681b      	ldr	r3, [r3, #0]
 8103090:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8103094:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8103096:	687b      	ldr	r3, [r7, #4]
 8103098:	681b      	ldr	r3, [r3, #0]
 810309a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810309c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81030a0:	683b      	ldr	r3, [r7, #0]
 81030a2:	681b      	ldr	r3, [r3, #0]
 81030a4:	069b      	lsls	r3, r3, #26
 81030a6:	429a      	cmp	r2, r3
 81030a8:	d107      	bne.n	81030ba <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 81030aa:	687b      	ldr	r3, [r7, #4]
 81030ac:	681b      	ldr	r3, [r3, #0]
 81030ae:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 81030b0:	687b      	ldr	r3, [r7, #4]
 81030b2:	681b      	ldr	r3, [r3, #0]
 81030b4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81030b8:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81030ba:	687b      	ldr	r3, [r7, #4]
 81030bc:	681b      	ldr	r3, [r3, #0]
 81030be:	4618      	mov	r0, r3
 81030c0:	f7ff fd04 	bl	8102acc <LL_ADC_IsEnabled>
 81030c4:	4603      	mov	r3, r0
 81030c6:	2b00      	cmp	r3, #0
 81030c8:	f040 820d 	bne.w	81034e6 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 81030cc:	687b      	ldr	r3, [r7, #4]
 81030ce:	6818      	ldr	r0, [r3, #0]
 81030d0:	683b      	ldr	r3, [r7, #0]
 81030d2:	6819      	ldr	r1, [r3, #0]
 81030d4:	683b      	ldr	r3, [r7, #0]
 81030d6:	68db      	ldr	r3, [r3, #12]
 81030d8:	461a      	mov	r2, r3
 81030da:	f7ff fc85 	bl	81029e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 81030de:	683b      	ldr	r3, [r7, #0]
 81030e0:	68db      	ldr	r3, [r3, #12]
 81030e2:	4a0c      	ldr	r2, [pc, #48]	; (8103114 <HAL_ADC_ConfigChannel+0x290>)
 81030e4:	4293      	cmp	r3, r2
 81030e6:	f040 8133 	bne.w	8103350 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81030ea:	687b      	ldr	r3, [r7, #4]
 81030ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81030ee:	683b      	ldr	r3, [r7, #0]
 81030f0:	681b      	ldr	r3, [r3, #0]
 81030f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81030f6:	2b00      	cmp	r3, #0
 81030f8:	d110      	bne.n	810311c <HAL_ADC_ConfigChannel+0x298>
 81030fa:	683b      	ldr	r3, [r7, #0]
 81030fc:	681b      	ldr	r3, [r3, #0]
 81030fe:	0e9b      	lsrs	r3, r3, #26
 8103100:	3301      	adds	r3, #1
 8103102:	f003 031f 	and.w	r3, r3, #31
 8103106:	2b09      	cmp	r3, #9
 8103108:	bf94      	ite	ls
 810310a:	2301      	movls	r3, #1
 810310c:	2300      	movhi	r3, #0
 810310e:	b2db      	uxtb	r3, r3
 8103110:	e01e      	b.n	8103150 <HAL_ADC_ConfigChannel+0x2cc>
 8103112:	bf00      	nop
 8103114:	47ff0000 	.word	0x47ff0000
 8103118:	5c001000 	.word	0x5c001000
 810311c:	683b      	ldr	r3, [r7, #0]
 810311e:	681b      	ldr	r3, [r3, #0]
 8103120:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103122:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8103124:	fa93 f3a3 	rbit	r3, r3
 8103128:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 810312a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810312c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 810312e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8103130:	2b00      	cmp	r3, #0
 8103132:	d101      	bne.n	8103138 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8103134:	2320      	movs	r3, #32
 8103136:	e003      	b.n	8103140 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8103138:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 810313a:	fab3 f383 	clz	r3, r3
 810313e:	b2db      	uxtb	r3, r3
 8103140:	3301      	adds	r3, #1
 8103142:	f003 031f 	and.w	r3, r3, #31
 8103146:	2b09      	cmp	r3, #9
 8103148:	bf94      	ite	ls
 810314a:	2301      	movls	r3, #1
 810314c:	2300      	movhi	r3, #0
 810314e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103150:	2b00      	cmp	r3, #0
 8103152:	d079      	beq.n	8103248 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8103154:	683b      	ldr	r3, [r7, #0]
 8103156:	681b      	ldr	r3, [r3, #0]
 8103158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810315c:	2b00      	cmp	r3, #0
 810315e:	d107      	bne.n	8103170 <HAL_ADC_ConfigChannel+0x2ec>
 8103160:	683b      	ldr	r3, [r7, #0]
 8103162:	681b      	ldr	r3, [r3, #0]
 8103164:	0e9b      	lsrs	r3, r3, #26
 8103166:	3301      	adds	r3, #1
 8103168:	069b      	lsls	r3, r3, #26
 810316a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810316e:	e015      	b.n	810319c <HAL_ADC_ConfigChannel+0x318>
 8103170:	683b      	ldr	r3, [r7, #0]
 8103172:	681b      	ldr	r3, [r3, #0]
 8103174:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8103178:	fa93 f3a3 	rbit	r3, r3
 810317c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 810317e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103180:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8103182:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8103184:	2b00      	cmp	r3, #0
 8103186:	d101      	bne.n	810318c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8103188:	2320      	movs	r3, #32
 810318a:	e003      	b.n	8103194 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 810318c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810318e:	fab3 f383 	clz	r3, r3
 8103192:	b2db      	uxtb	r3, r3
 8103194:	3301      	adds	r3, #1
 8103196:	069b      	lsls	r3, r3, #26
 8103198:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810319c:	683b      	ldr	r3, [r7, #0]
 810319e:	681b      	ldr	r3, [r3, #0]
 81031a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81031a4:	2b00      	cmp	r3, #0
 81031a6:	d109      	bne.n	81031bc <HAL_ADC_ConfigChannel+0x338>
 81031a8:	683b      	ldr	r3, [r7, #0]
 81031aa:	681b      	ldr	r3, [r3, #0]
 81031ac:	0e9b      	lsrs	r3, r3, #26
 81031ae:	3301      	adds	r3, #1
 81031b0:	f003 031f 	and.w	r3, r3, #31
 81031b4:	2101      	movs	r1, #1
 81031b6:	fa01 f303 	lsl.w	r3, r1, r3
 81031ba:	e017      	b.n	81031ec <HAL_ADC_ConfigChannel+0x368>
 81031bc:	683b      	ldr	r3, [r7, #0]
 81031be:	681b      	ldr	r3, [r3, #0]
 81031c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81031c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81031c4:	fa93 f3a3 	rbit	r3, r3
 81031c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 81031ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81031cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 81031ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81031d0:	2b00      	cmp	r3, #0
 81031d2:	d101      	bne.n	81031d8 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 81031d4:	2320      	movs	r3, #32
 81031d6:	e003      	b.n	81031e0 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 81031d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81031da:	fab3 f383 	clz	r3, r3
 81031de:	b2db      	uxtb	r3, r3
 81031e0:	3301      	adds	r3, #1
 81031e2:	f003 031f 	and.w	r3, r3, #31
 81031e6:	2101      	movs	r1, #1
 81031e8:	fa01 f303 	lsl.w	r3, r1, r3
 81031ec:	ea42 0103 	orr.w	r1, r2, r3
 81031f0:	683b      	ldr	r3, [r7, #0]
 81031f2:	681b      	ldr	r3, [r3, #0]
 81031f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81031f8:	2b00      	cmp	r3, #0
 81031fa:	d10a      	bne.n	8103212 <HAL_ADC_ConfigChannel+0x38e>
 81031fc:	683b      	ldr	r3, [r7, #0]
 81031fe:	681b      	ldr	r3, [r3, #0]
 8103200:	0e9b      	lsrs	r3, r3, #26
 8103202:	3301      	adds	r3, #1
 8103204:	f003 021f 	and.w	r2, r3, #31
 8103208:	4613      	mov	r3, r2
 810320a:	005b      	lsls	r3, r3, #1
 810320c:	4413      	add	r3, r2
 810320e:	051b      	lsls	r3, r3, #20
 8103210:	e018      	b.n	8103244 <HAL_ADC_ConfigChannel+0x3c0>
 8103212:	683b      	ldr	r3, [r7, #0]
 8103214:	681b      	ldr	r3, [r3, #0]
 8103216:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810321a:	fa93 f3a3 	rbit	r3, r3
 810321e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8103220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103222:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8103224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8103226:	2b00      	cmp	r3, #0
 8103228:	d101      	bne.n	810322e <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 810322a:	2320      	movs	r3, #32
 810322c:	e003      	b.n	8103236 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 810322e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8103230:	fab3 f383 	clz	r3, r3
 8103234:	b2db      	uxtb	r3, r3
 8103236:	3301      	adds	r3, #1
 8103238:	f003 021f 	and.w	r2, r3, #31
 810323c:	4613      	mov	r3, r2
 810323e:	005b      	lsls	r3, r3, #1
 8103240:	4413      	add	r3, r2
 8103242:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103244:	430b      	orrs	r3, r1
 8103246:	e07e      	b.n	8103346 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8103248:	683b      	ldr	r3, [r7, #0]
 810324a:	681b      	ldr	r3, [r3, #0]
 810324c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103250:	2b00      	cmp	r3, #0
 8103252:	d107      	bne.n	8103264 <HAL_ADC_ConfigChannel+0x3e0>
 8103254:	683b      	ldr	r3, [r7, #0]
 8103256:	681b      	ldr	r3, [r3, #0]
 8103258:	0e9b      	lsrs	r3, r3, #26
 810325a:	3301      	adds	r3, #1
 810325c:	069b      	lsls	r3, r3, #26
 810325e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103262:	e015      	b.n	8103290 <HAL_ADC_ConfigChannel+0x40c>
 8103264:	683b      	ldr	r3, [r7, #0]
 8103266:	681b      	ldr	r3, [r3, #0]
 8103268:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810326a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810326c:	fa93 f3a3 	rbit	r3, r3
 8103270:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8103272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103274:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8103276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103278:	2b00      	cmp	r3, #0
 810327a:	d101      	bne.n	8103280 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 810327c:	2320      	movs	r3, #32
 810327e:	e003      	b.n	8103288 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8103280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103282:	fab3 f383 	clz	r3, r3
 8103286:	b2db      	uxtb	r3, r3
 8103288:	3301      	adds	r3, #1
 810328a:	069b      	lsls	r3, r3, #26
 810328c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103290:	683b      	ldr	r3, [r7, #0]
 8103292:	681b      	ldr	r3, [r3, #0]
 8103294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103298:	2b00      	cmp	r3, #0
 810329a:	d109      	bne.n	81032b0 <HAL_ADC_ConfigChannel+0x42c>
 810329c:	683b      	ldr	r3, [r7, #0]
 810329e:	681b      	ldr	r3, [r3, #0]
 81032a0:	0e9b      	lsrs	r3, r3, #26
 81032a2:	3301      	adds	r3, #1
 81032a4:	f003 031f 	and.w	r3, r3, #31
 81032a8:	2101      	movs	r1, #1
 81032aa:	fa01 f303 	lsl.w	r3, r1, r3
 81032ae:	e017      	b.n	81032e0 <HAL_ADC_ConfigChannel+0x45c>
 81032b0:	683b      	ldr	r3, [r7, #0]
 81032b2:	681b      	ldr	r3, [r3, #0]
 81032b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81032b6:	69fb      	ldr	r3, [r7, #28]
 81032b8:	fa93 f3a3 	rbit	r3, r3
 81032bc:	61bb      	str	r3, [r7, #24]
  return result;
 81032be:	69bb      	ldr	r3, [r7, #24]
 81032c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 81032c2:	6a3b      	ldr	r3, [r7, #32]
 81032c4:	2b00      	cmp	r3, #0
 81032c6:	d101      	bne.n	81032cc <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 81032c8:	2320      	movs	r3, #32
 81032ca:	e003      	b.n	81032d4 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 81032cc:	6a3b      	ldr	r3, [r7, #32]
 81032ce:	fab3 f383 	clz	r3, r3
 81032d2:	b2db      	uxtb	r3, r3
 81032d4:	3301      	adds	r3, #1
 81032d6:	f003 031f 	and.w	r3, r3, #31
 81032da:	2101      	movs	r1, #1
 81032dc:	fa01 f303 	lsl.w	r3, r1, r3
 81032e0:	ea42 0103 	orr.w	r1, r2, r3
 81032e4:	683b      	ldr	r3, [r7, #0]
 81032e6:	681b      	ldr	r3, [r3, #0]
 81032e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81032ec:	2b00      	cmp	r3, #0
 81032ee:	d10d      	bne.n	810330c <HAL_ADC_ConfigChannel+0x488>
 81032f0:	683b      	ldr	r3, [r7, #0]
 81032f2:	681b      	ldr	r3, [r3, #0]
 81032f4:	0e9b      	lsrs	r3, r3, #26
 81032f6:	3301      	adds	r3, #1
 81032f8:	f003 021f 	and.w	r2, r3, #31
 81032fc:	4613      	mov	r3, r2
 81032fe:	005b      	lsls	r3, r3, #1
 8103300:	4413      	add	r3, r2
 8103302:	3b1e      	subs	r3, #30
 8103304:	051b      	lsls	r3, r3, #20
 8103306:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810330a:	e01b      	b.n	8103344 <HAL_ADC_ConfigChannel+0x4c0>
 810330c:	683b      	ldr	r3, [r7, #0]
 810330e:	681b      	ldr	r3, [r3, #0]
 8103310:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103312:	693b      	ldr	r3, [r7, #16]
 8103314:	fa93 f3a3 	rbit	r3, r3
 8103318:	60fb      	str	r3, [r7, #12]
  return result;
 810331a:	68fb      	ldr	r3, [r7, #12]
 810331c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 810331e:	697b      	ldr	r3, [r7, #20]
 8103320:	2b00      	cmp	r3, #0
 8103322:	d101      	bne.n	8103328 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8103324:	2320      	movs	r3, #32
 8103326:	e003      	b.n	8103330 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8103328:	697b      	ldr	r3, [r7, #20]
 810332a:	fab3 f383 	clz	r3, r3
 810332e:	b2db      	uxtb	r3, r3
 8103330:	3301      	adds	r3, #1
 8103332:	f003 021f 	and.w	r2, r3, #31
 8103336:	4613      	mov	r3, r2
 8103338:	005b      	lsls	r3, r3, #1
 810333a:	4413      	add	r3, r2
 810333c:	3b1e      	subs	r3, #30
 810333e:	051b      	lsls	r3, r3, #20
 8103340:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103344:	430b      	orrs	r3, r1
 8103346:	683a      	ldr	r2, [r7, #0]
 8103348:	6892      	ldr	r2, [r2, #8]
 810334a:	4619      	mov	r1, r3
 810334c:	f7ff fb20 	bl	8102990 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8103350:	683b      	ldr	r3, [r7, #0]
 8103352:	681b      	ldr	r3, [r3, #0]
 8103354:	2b00      	cmp	r3, #0
 8103356:	f280 80c6 	bge.w	81034e6 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 810335a:	687b      	ldr	r3, [r7, #4]
 810335c:	681b      	ldr	r3, [r3, #0]
 810335e:	4a67      	ldr	r2, [pc, #412]	; (81034fc <HAL_ADC_ConfigChannel+0x678>)
 8103360:	4293      	cmp	r3, r2
 8103362:	d004      	beq.n	810336e <HAL_ADC_ConfigChannel+0x4ea>
 8103364:	687b      	ldr	r3, [r7, #4]
 8103366:	681b      	ldr	r3, [r3, #0]
 8103368:	4a65      	ldr	r2, [pc, #404]	; (8103500 <HAL_ADC_ConfigChannel+0x67c>)
 810336a:	4293      	cmp	r3, r2
 810336c:	d101      	bne.n	8103372 <HAL_ADC_ConfigChannel+0x4ee>
 810336e:	4b65      	ldr	r3, [pc, #404]	; (8103504 <HAL_ADC_ConfigChannel+0x680>)
 8103370:	e000      	b.n	8103374 <HAL_ADC_ConfigChannel+0x4f0>
 8103372:	4b65      	ldr	r3, [pc, #404]	; (8103508 <HAL_ADC_ConfigChannel+0x684>)
 8103374:	4618      	mov	r0, r3
 8103376:	f7ff fa7d 	bl	8102874 <LL_ADC_GetCommonPathInternalCh>
 810337a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810337c:	687b      	ldr	r3, [r7, #4]
 810337e:	681b      	ldr	r3, [r3, #0]
 8103380:	4a5e      	ldr	r2, [pc, #376]	; (81034fc <HAL_ADC_ConfigChannel+0x678>)
 8103382:	4293      	cmp	r3, r2
 8103384:	d004      	beq.n	8103390 <HAL_ADC_ConfigChannel+0x50c>
 8103386:	687b      	ldr	r3, [r7, #4]
 8103388:	681b      	ldr	r3, [r3, #0]
 810338a:	4a5d      	ldr	r2, [pc, #372]	; (8103500 <HAL_ADC_ConfigChannel+0x67c>)
 810338c:	4293      	cmp	r3, r2
 810338e:	d10e      	bne.n	81033ae <HAL_ADC_ConfigChannel+0x52a>
 8103390:	485a      	ldr	r0, [pc, #360]	; (81034fc <HAL_ADC_ConfigChannel+0x678>)
 8103392:	f7ff fb9b 	bl	8102acc <LL_ADC_IsEnabled>
 8103396:	4604      	mov	r4, r0
 8103398:	4859      	ldr	r0, [pc, #356]	; (8103500 <HAL_ADC_ConfigChannel+0x67c>)
 810339a:	f7ff fb97 	bl	8102acc <LL_ADC_IsEnabled>
 810339e:	4603      	mov	r3, r0
 81033a0:	4323      	orrs	r3, r4
 81033a2:	2b00      	cmp	r3, #0
 81033a4:	bf0c      	ite	eq
 81033a6:	2301      	moveq	r3, #1
 81033a8:	2300      	movne	r3, #0
 81033aa:	b2db      	uxtb	r3, r3
 81033ac:	e008      	b.n	81033c0 <HAL_ADC_ConfigChannel+0x53c>
 81033ae:	4857      	ldr	r0, [pc, #348]	; (810350c <HAL_ADC_ConfigChannel+0x688>)
 81033b0:	f7ff fb8c 	bl	8102acc <LL_ADC_IsEnabled>
 81033b4:	4603      	mov	r3, r0
 81033b6:	2b00      	cmp	r3, #0
 81033b8:	bf0c      	ite	eq
 81033ba:	2301      	moveq	r3, #1
 81033bc:	2300      	movne	r3, #0
 81033be:	b2db      	uxtb	r3, r3
 81033c0:	2b00      	cmp	r3, #0
 81033c2:	d07d      	beq.n	81034c0 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 81033c4:	683b      	ldr	r3, [r7, #0]
 81033c6:	681b      	ldr	r3, [r3, #0]
 81033c8:	4a51      	ldr	r2, [pc, #324]	; (8103510 <HAL_ADC_ConfigChannel+0x68c>)
 81033ca:	4293      	cmp	r3, r2
 81033cc:	d130      	bne.n	8103430 <HAL_ADC_ConfigChannel+0x5ac>
 81033ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81033d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81033d4:	2b00      	cmp	r3, #0
 81033d6:	d12b      	bne.n	8103430 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	681b      	ldr	r3, [r3, #0]
 81033dc:	4a4b      	ldr	r2, [pc, #300]	; (810350c <HAL_ADC_ConfigChannel+0x688>)
 81033de:	4293      	cmp	r3, r2
 81033e0:	f040 8081 	bne.w	81034e6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 81033e4:	687b      	ldr	r3, [r7, #4]
 81033e6:	681b      	ldr	r3, [r3, #0]
 81033e8:	4a44      	ldr	r2, [pc, #272]	; (81034fc <HAL_ADC_ConfigChannel+0x678>)
 81033ea:	4293      	cmp	r3, r2
 81033ec:	d004      	beq.n	81033f8 <HAL_ADC_ConfigChannel+0x574>
 81033ee:	687b      	ldr	r3, [r7, #4]
 81033f0:	681b      	ldr	r3, [r3, #0]
 81033f2:	4a43      	ldr	r2, [pc, #268]	; (8103500 <HAL_ADC_ConfigChannel+0x67c>)
 81033f4:	4293      	cmp	r3, r2
 81033f6:	d101      	bne.n	81033fc <HAL_ADC_ConfigChannel+0x578>
 81033f8:	4a42      	ldr	r2, [pc, #264]	; (8103504 <HAL_ADC_ConfigChannel+0x680>)
 81033fa:	e000      	b.n	81033fe <HAL_ADC_ConfigChannel+0x57a>
 81033fc:	4a42      	ldr	r2, [pc, #264]	; (8103508 <HAL_ADC_ConfigChannel+0x684>)
 81033fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103400:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103404:	4619      	mov	r1, r3
 8103406:	4610      	mov	r0, r2
 8103408:	f7ff fa21 	bl	810284e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 810340c:	4b41      	ldr	r3, [pc, #260]	; (8103514 <HAL_ADC_ConfigChannel+0x690>)
 810340e:	681b      	ldr	r3, [r3, #0]
 8103410:	099b      	lsrs	r3, r3, #6
 8103412:	4a41      	ldr	r2, [pc, #260]	; (8103518 <HAL_ADC_ConfigChannel+0x694>)
 8103414:	fba2 2303 	umull	r2, r3, r2, r3
 8103418:	099b      	lsrs	r3, r3, #6
 810341a:	3301      	adds	r3, #1
 810341c:	005b      	lsls	r3, r3, #1
 810341e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8103420:	e002      	b.n	8103428 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8103422:	68bb      	ldr	r3, [r7, #8]
 8103424:	3b01      	subs	r3, #1
 8103426:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8103428:	68bb      	ldr	r3, [r7, #8]
 810342a:	2b00      	cmp	r3, #0
 810342c:	d1f9      	bne.n	8103422 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810342e:	e05a      	b.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8103430:	683b      	ldr	r3, [r7, #0]
 8103432:	681b      	ldr	r3, [r3, #0]
 8103434:	4a39      	ldr	r2, [pc, #228]	; (810351c <HAL_ADC_ConfigChannel+0x698>)
 8103436:	4293      	cmp	r3, r2
 8103438:	d11e      	bne.n	8103478 <HAL_ADC_ConfigChannel+0x5f4>
 810343a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810343c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103440:	2b00      	cmp	r3, #0
 8103442:	d119      	bne.n	8103478 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103444:	687b      	ldr	r3, [r7, #4]
 8103446:	681b      	ldr	r3, [r3, #0]
 8103448:	4a30      	ldr	r2, [pc, #192]	; (810350c <HAL_ADC_ConfigChannel+0x688>)
 810344a:	4293      	cmp	r3, r2
 810344c:	d14b      	bne.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 810344e:	687b      	ldr	r3, [r7, #4]
 8103450:	681b      	ldr	r3, [r3, #0]
 8103452:	4a2a      	ldr	r2, [pc, #168]	; (81034fc <HAL_ADC_ConfigChannel+0x678>)
 8103454:	4293      	cmp	r3, r2
 8103456:	d004      	beq.n	8103462 <HAL_ADC_ConfigChannel+0x5de>
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	681b      	ldr	r3, [r3, #0]
 810345c:	4a28      	ldr	r2, [pc, #160]	; (8103500 <HAL_ADC_ConfigChannel+0x67c>)
 810345e:	4293      	cmp	r3, r2
 8103460:	d101      	bne.n	8103466 <HAL_ADC_ConfigChannel+0x5e2>
 8103462:	4a28      	ldr	r2, [pc, #160]	; (8103504 <HAL_ADC_ConfigChannel+0x680>)
 8103464:	e000      	b.n	8103468 <HAL_ADC_ConfigChannel+0x5e4>
 8103466:	4a28      	ldr	r2, [pc, #160]	; (8103508 <HAL_ADC_ConfigChannel+0x684>)
 8103468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810346a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810346e:	4619      	mov	r1, r3
 8103470:	4610      	mov	r0, r2
 8103472:	f7ff f9ec 	bl	810284e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103476:	e036      	b.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8103478:	683b      	ldr	r3, [r7, #0]
 810347a:	681b      	ldr	r3, [r3, #0]
 810347c:	4a28      	ldr	r2, [pc, #160]	; (8103520 <HAL_ADC_ConfigChannel+0x69c>)
 810347e:	4293      	cmp	r3, r2
 8103480:	d131      	bne.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
 8103482:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103484:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103488:	2b00      	cmp	r3, #0
 810348a:	d12c      	bne.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 810348c:	687b      	ldr	r3, [r7, #4]
 810348e:	681b      	ldr	r3, [r3, #0]
 8103490:	4a1e      	ldr	r2, [pc, #120]	; (810350c <HAL_ADC_ConfigChannel+0x688>)
 8103492:	4293      	cmp	r3, r2
 8103494:	d127      	bne.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8103496:	687b      	ldr	r3, [r7, #4]
 8103498:	681b      	ldr	r3, [r3, #0]
 810349a:	4a18      	ldr	r2, [pc, #96]	; (81034fc <HAL_ADC_ConfigChannel+0x678>)
 810349c:	4293      	cmp	r3, r2
 810349e:	d004      	beq.n	81034aa <HAL_ADC_ConfigChannel+0x626>
 81034a0:	687b      	ldr	r3, [r7, #4]
 81034a2:	681b      	ldr	r3, [r3, #0]
 81034a4:	4a16      	ldr	r2, [pc, #88]	; (8103500 <HAL_ADC_ConfigChannel+0x67c>)
 81034a6:	4293      	cmp	r3, r2
 81034a8:	d101      	bne.n	81034ae <HAL_ADC_ConfigChannel+0x62a>
 81034aa:	4a16      	ldr	r2, [pc, #88]	; (8103504 <HAL_ADC_ConfigChannel+0x680>)
 81034ac:	e000      	b.n	81034b0 <HAL_ADC_ConfigChannel+0x62c>
 81034ae:	4a16      	ldr	r2, [pc, #88]	; (8103508 <HAL_ADC_ConfigChannel+0x684>)
 81034b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81034b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81034b6:	4619      	mov	r1, r3
 81034b8:	4610      	mov	r0, r2
 81034ba:	f7ff f9c8 	bl	810284e <LL_ADC_SetCommonPathInternalCh>
 81034be:	e012      	b.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81034c0:	687b      	ldr	r3, [r7, #4]
 81034c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81034c4:	f043 0220 	orr.w	r2, r3, #32
 81034c8:	687b      	ldr	r3, [r7, #4]
 81034ca:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 81034cc:	2301      	movs	r3, #1
 81034ce:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 81034d2:	e008      	b.n	81034e6 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81034d4:	687b      	ldr	r3, [r7, #4]
 81034d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81034d8:	f043 0220 	orr.w	r2, r3, #32
 81034dc:	687b      	ldr	r3, [r7, #4]
 81034de:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81034e0:	2301      	movs	r3, #1
 81034e2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81034e6:	687b      	ldr	r3, [r7, #4]
 81034e8:	2200      	movs	r2, #0
 81034ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 81034ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 81034f2:	4618      	mov	r0, r3
 81034f4:	3784      	adds	r7, #132	; 0x84
 81034f6:	46bd      	mov	sp, r7
 81034f8:	bd90      	pop	{r4, r7, pc}
 81034fa:	bf00      	nop
 81034fc:	40022000 	.word	0x40022000
 8103500:	40022100 	.word	0x40022100
 8103504:	40022300 	.word	0x40022300
 8103508:	58026300 	.word	0x58026300
 810350c:	58026000 	.word	0x58026000
 8103510:	cb840000 	.word	0xcb840000
 8103514:	10000000 	.word	0x10000000
 8103518:	053e2d63 	.word	0x053e2d63
 810351c:	c7520000 	.word	0xc7520000
 8103520:	cfb80000 	.word	0xcfb80000

08103524 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8103524:	b580      	push	{r7, lr}
 8103526:	b084      	sub	sp, #16
 8103528:	af00      	add	r7, sp, #0
 810352a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 810352c:	687b      	ldr	r3, [r7, #4]
 810352e:	681b      	ldr	r3, [r3, #0]
 8103530:	4a79      	ldr	r2, [pc, #484]	; (8103718 <ADC_ConfigureBoostMode+0x1f4>)
 8103532:	4293      	cmp	r3, r2
 8103534:	d004      	beq.n	8103540 <ADC_ConfigureBoostMode+0x1c>
 8103536:	687b      	ldr	r3, [r7, #4]
 8103538:	681b      	ldr	r3, [r3, #0]
 810353a:	4a78      	ldr	r2, [pc, #480]	; (810371c <ADC_ConfigureBoostMode+0x1f8>)
 810353c:	4293      	cmp	r3, r2
 810353e:	d109      	bne.n	8103554 <ADC_ConfigureBoostMode+0x30>
 8103540:	4b77      	ldr	r3, [pc, #476]	; (8103720 <ADC_ConfigureBoostMode+0x1fc>)
 8103542:	689b      	ldr	r3, [r3, #8]
 8103544:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103548:	2b00      	cmp	r3, #0
 810354a:	bf14      	ite	ne
 810354c:	2301      	movne	r3, #1
 810354e:	2300      	moveq	r3, #0
 8103550:	b2db      	uxtb	r3, r3
 8103552:	e008      	b.n	8103566 <ADC_ConfigureBoostMode+0x42>
 8103554:	4b73      	ldr	r3, [pc, #460]	; (8103724 <ADC_ConfigureBoostMode+0x200>)
 8103556:	689b      	ldr	r3, [r3, #8]
 8103558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810355c:	2b00      	cmp	r3, #0
 810355e:	bf14      	ite	ne
 8103560:	2301      	movne	r3, #1
 8103562:	2300      	moveq	r3, #0
 8103564:	b2db      	uxtb	r3, r3
 8103566:	2b00      	cmp	r3, #0
 8103568:	d01c      	beq.n	81035a4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 810356a:	f000 ff2b 	bl	81043c4 <HAL_RCC_GetHCLKFreq>
 810356e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8103570:	687b      	ldr	r3, [r7, #4]
 8103572:	685b      	ldr	r3, [r3, #4]
 8103574:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103578:	d010      	beq.n	810359c <ADC_ConfigureBoostMode+0x78>
 810357a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810357e:	d871      	bhi.n	8103664 <ADC_ConfigureBoostMode+0x140>
 8103580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103584:	d002      	beq.n	810358c <ADC_ConfigureBoostMode+0x68>
 8103586:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810358a:	d16b      	bne.n	8103664 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 810358c:	687b      	ldr	r3, [r7, #4]
 810358e:	685b      	ldr	r3, [r3, #4]
 8103590:	0c1b      	lsrs	r3, r3, #16
 8103592:	68fa      	ldr	r2, [r7, #12]
 8103594:	fbb2 f3f3 	udiv	r3, r2, r3
 8103598:	60fb      	str	r3, [r7, #12]
        break;
 810359a:	e066      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 810359c:	68fb      	ldr	r3, [r7, #12]
 810359e:	089b      	lsrs	r3, r3, #2
 81035a0:	60fb      	str	r3, [r7, #12]
        break;
 81035a2:	e062      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 81035a4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 81035a8:	f001 feb0 	bl	810530c <HAL_RCCEx_GetPeriphCLKFreq>
 81035ac:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81035ae:	687b      	ldr	r3, [r7, #4]
 81035b0:	685b      	ldr	r3, [r3, #4]
 81035b2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81035b6:	d051      	beq.n	810365c <ADC_ConfigureBoostMode+0x138>
 81035b8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81035bc:	d854      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 81035be:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81035c2:	d047      	beq.n	8103654 <ADC_ConfigureBoostMode+0x130>
 81035c4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81035c8:	d84e      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 81035ca:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 81035ce:	d03d      	beq.n	810364c <ADC_ConfigureBoostMode+0x128>
 81035d0:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 81035d4:	d848      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 81035d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81035da:	d033      	beq.n	8103644 <ADC_ConfigureBoostMode+0x120>
 81035dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81035e0:	d842      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 81035e2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 81035e6:	d029      	beq.n	810363c <ADC_ConfigureBoostMode+0x118>
 81035e8:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 81035ec:	d83c      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 81035ee:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 81035f2:	d01a      	beq.n	810362a <ADC_ConfigureBoostMode+0x106>
 81035f4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 81035f8:	d836      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 81035fa:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 81035fe:	d014      	beq.n	810362a <ADC_ConfigureBoostMode+0x106>
 8103600:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103604:	d830      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 8103606:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810360a:	d00e      	beq.n	810362a <ADC_ConfigureBoostMode+0x106>
 810360c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103610:	d82a      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 8103612:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103616:	d008      	beq.n	810362a <ADC_ConfigureBoostMode+0x106>
 8103618:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 810361c:	d824      	bhi.n	8103668 <ADC_ConfigureBoostMode+0x144>
 810361e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103622:	d002      	beq.n	810362a <ADC_ConfigureBoostMode+0x106>
 8103624:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8103628:	d11e      	bne.n	8103668 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 810362a:	687b      	ldr	r3, [r7, #4]
 810362c:	685b      	ldr	r3, [r3, #4]
 810362e:	0c9b      	lsrs	r3, r3, #18
 8103630:	005b      	lsls	r3, r3, #1
 8103632:	68fa      	ldr	r2, [r7, #12]
 8103634:	fbb2 f3f3 	udiv	r3, r2, r3
 8103638:	60fb      	str	r3, [r7, #12]
        break;
 810363a:	e016      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 810363c:	68fb      	ldr	r3, [r7, #12]
 810363e:	091b      	lsrs	r3, r3, #4
 8103640:	60fb      	str	r3, [r7, #12]
        break;
 8103642:	e012      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8103644:	68fb      	ldr	r3, [r7, #12]
 8103646:	095b      	lsrs	r3, r3, #5
 8103648:	60fb      	str	r3, [r7, #12]
        break;
 810364a:	e00e      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 810364c:	68fb      	ldr	r3, [r7, #12]
 810364e:	099b      	lsrs	r3, r3, #6
 8103650:	60fb      	str	r3, [r7, #12]
        break;
 8103652:	e00a      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8103654:	68fb      	ldr	r3, [r7, #12]
 8103656:	09db      	lsrs	r3, r3, #7
 8103658:	60fb      	str	r3, [r7, #12]
        break;
 810365a:	e006      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 810365c:	68fb      	ldr	r3, [r7, #12]
 810365e:	0a1b      	lsrs	r3, r3, #8
 8103660:	60fb      	str	r3, [r7, #12]
        break;
 8103662:	e002      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
        break;
 8103664:	bf00      	nop
 8103666:	e000      	b.n	810366a <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8103668:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 810366a:	f7ff f8d1 	bl	8102810 <HAL_GetREVID>
 810366e:	4603      	mov	r3, r0
 8103670:	f241 0203 	movw	r2, #4099	; 0x1003
 8103674:	4293      	cmp	r3, r2
 8103676:	d815      	bhi.n	81036a4 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8103678:	68fb      	ldr	r3, [r7, #12]
 810367a:	4a2b      	ldr	r2, [pc, #172]	; (8103728 <ADC_ConfigureBoostMode+0x204>)
 810367c:	4293      	cmp	r3, r2
 810367e:	d908      	bls.n	8103692 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8103680:	687b      	ldr	r3, [r7, #4]
 8103682:	681b      	ldr	r3, [r3, #0]
 8103684:	689a      	ldr	r2, [r3, #8]
 8103686:	687b      	ldr	r3, [r7, #4]
 8103688:	681b      	ldr	r3, [r3, #0]
 810368a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810368e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8103690:	e03e      	b.n	8103710 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8103692:	687b      	ldr	r3, [r7, #4]
 8103694:	681b      	ldr	r3, [r3, #0]
 8103696:	689a      	ldr	r2, [r3, #8]
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	681b      	ldr	r3, [r3, #0]
 810369c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81036a0:	609a      	str	r2, [r3, #8]
}
 81036a2:	e035      	b.n	8103710 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 81036a4:	68fb      	ldr	r3, [r7, #12]
 81036a6:	085b      	lsrs	r3, r3, #1
 81036a8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 81036aa:	68fb      	ldr	r3, [r7, #12]
 81036ac:	4a1f      	ldr	r2, [pc, #124]	; (810372c <ADC_ConfigureBoostMode+0x208>)
 81036ae:	4293      	cmp	r3, r2
 81036b0:	d808      	bhi.n	81036c4 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 81036b2:	687b      	ldr	r3, [r7, #4]
 81036b4:	681b      	ldr	r3, [r3, #0]
 81036b6:	689a      	ldr	r2, [r3, #8]
 81036b8:	687b      	ldr	r3, [r7, #4]
 81036ba:	681b      	ldr	r3, [r3, #0]
 81036bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 81036c0:	609a      	str	r2, [r3, #8]
}
 81036c2:	e025      	b.n	8103710 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 81036c4:	68fb      	ldr	r3, [r7, #12]
 81036c6:	4a1a      	ldr	r2, [pc, #104]	; (8103730 <ADC_ConfigureBoostMode+0x20c>)
 81036c8:	4293      	cmp	r3, r2
 81036ca:	d80a      	bhi.n	81036e2 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 81036cc:	687b      	ldr	r3, [r7, #4]
 81036ce:	681b      	ldr	r3, [r3, #0]
 81036d0:	689b      	ldr	r3, [r3, #8]
 81036d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81036d6:	687b      	ldr	r3, [r7, #4]
 81036d8:	681b      	ldr	r3, [r3, #0]
 81036da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81036de:	609a      	str	r2, [r3, #8]
}
 81036e0:	e016      	b.n	8103710 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 81036e2:	68fb      	ldr	r3, [r7, #12]
 81036e4:	4a13      	ldr	r2, [pc, #76]	; (8103734 <ADC_ConfigureBoostMode+0x210>)
 81036e6:	4293      	cmp	r3, r2
 81036e8:	d80a      	bhi.n	8103700 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 81036ea:	687b      	ldr	r3, [r7, #4]
 81036ec:	681b      	ldr	r3, [r3, #0]
 81036ee:	689b      	ldr	r3, [r3, #8]
 81036f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81036f4:	687b      	ldr	r3, [r7, #4]
 81036f6:	681b      	ldr	r3, [r3, #0]
 81036f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81036fc:	609a      	str	r2, [r3, #8]
}
 81036fe:	e007      	b.n	8103710 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8103700:	687b      	ldr	r3, [r7, #4]
 8103702:	681b      	ldr	r3, [r3, #0]
 8103704:	689a      	ldr	r2, [r3, #8]
 8103706:	687b      	ldr	r3, [r7, #4]
 8103708:	681b      	ldr	r3, [r3, #0]
 810370a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 810370e:	609a      	str	r2, [r3, #8]
}
 8103710:	bf00      	nop
 8103712:	3710      	adds	r7, #16
 8103714:	46bd      	mov	sp, r7
 8103716:	bd80      	pop	{r7, pc}
 8103718:	40022000 	.word	0x40022000
 810371c:	40022100 	.word	0x40022100
 8103720:	40022300 	.word	0x40022300
 8103724:	58026300 	.word	0x58026300
 8103728:	01312d00 	.word	0x01312d00
 810372c:	005f5e10 	.word	0x005f5e10
 8103730:	00bebc20 	.word	0x00bebc20
 8103734:	017d7840 	.word	0x017d7840

08103738 <LL_ADC_IsEnabled>:
{
 8103738:	b480      	push	{r7}
 810373a:	b083      	sub	sp, #12
 810373c:	af00      	add	r7, sp, #0
 810373e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8103740:	687b      	ldr	r3, [r7, #4]
 8103742:	689b      	ldr	r3, [r3, #8]
 8103744:	f003 0301 	and.w	r3, r3, #1
 8103748:	2b01      	cmp	r3, #1
 810374a:	d101      	bne.n	8103750 <LL_ADC_IsEnabled+0x18>
 810374c:	2301      	movs	r3, #1
 810374e:	e000      	b.n	8103752 <LL_ADC_IsEnabled+0x1a>
 8103750:	2300      	movs	r3, #0
}
 8103752:	4618      	mov	r0, r3
 8103754:	370c      	adds	r7, #12
 8103756:	46bd      	mov	sp, r7
 8103758:	f85d 7b04 	ldr.w	r7, [sp], #4
 810375c:	4770      	bx	lr

0810375e <LL_ADC_REG_IsConversionOngoing>:
{
 810375e:	b480      	push	{r7}
 8103760:	b083      	sub	sp, #12
 8103762:	af00      	add	r7, sp, #0
 8103764:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8103766:	687b      	ldr	r3, [r7, #4]
 8103768:	689b      	ldr	r3, [r3, #8]
 810376a:	f003 0304 	and.w	r3, r3, #4
 810376e:	2b04      	cmp	r3, #4
 8103770:	d101      	bne.n	8103776 <LL_ADC_REG_IsConversionOngoing+0x18>
 8103772:	2301      	movs	r3, #1
 8103774:	e000      	b.n	8103778 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8103776:	2300      	movs	r3, #0
}
 8103778:	4618      	mov	r0, r3
 810377a:	370c      	adds	r7, #12
 810377c:	46bd      	mov	sp, r7
 810377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103782:	4770      	bx	lr

08103784 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8103784:	b590      	push	{r4, r7, lr}
 8103786:	b09f      	sub	sp, #124	; 0x7c
 8103788:	af00      	add	r7, sp, #0
 810378a:	6078      	str	r0, [r7, #4]
 810378c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810378e:	2300      	movs	r3, #0
 8103790:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8103794:	687b      	ldr	r3, [r7, #4]
 8103796:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 810379a:	2b01      	cmp	r3, #1
 810379c:	d101      	bne.n	81037a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 810379e:	2302      	movs	r3, #2
 81037a0:	e0c4      	b.n	810392c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	2201      	movs	r2, #1
 81037a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 81037aa:	2300      	movs	r3, #0
 81037ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 81037ae:	2300      	movs	r3, #0
 81037b0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 81037b2:	687b      	ldr	r3, [r7, #4]
 81037b4:	681b      	ldr	r3, [r3, #0]
 81037b6:	4a5f      	ldr	r2, [pc, #380]	; (8103934 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81037b8:	4293      	cmp	r3, r2
 81037ba:	d102      	bne.n	81037c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 81037bc:	4b5e      	ldr	r3, [pc, #376]	; (8103938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81037be:	60bb      	str	r3, [r7, #8]
 81037c0:	e001      	b.n	81037c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 81037c2:	2300      	movs	r3, #0
 81037c4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 81037c6:	68bb      	ldr	r3, [r7, #8]
 81037c8:	2b00      	cmp	r3, #0
 81037ca:	d10b      	bne.n	81037e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81037cc:	687b      	ldr	r3, [r7, #4]
 81037ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81037d0:	f043 0220 	orr.w	r2, r3, #32
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 81037d8:	687b      	ldr	r3, [r7, #4]
 81037da:	2200      	movs	r2, #0
 81037dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 81037e0:	2301      	movs	r3, #1
 81037e2:	e0a3      	b.n	810392c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 81037e4:	68bb      	ldr	r3, [r7, #8]
 81037e6:	4618      	mov	r0, r3
 81037e8:	f7ff ffb9 	bl	810375e <LL_ADC_REG_IsConversionOngoing>
 81037ec:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81037ee:	687b      	ldr	r3, [r7, #4]
 81037f0:	681b      	ldr	r3, [r3, #0]
 81037f2:	4618      	mov	r0, r3
 81037f4:	f7ff ffb3 	bl	810375e <LL_ADC_REG_IsConversionOngoing>
 81037f8:	4603      	mov	r3, r0
 81037fa:	2b00      	cmp	r3, #0
 81037fc:	f040 8085 	bne.w	810390a <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8103800:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8103802:	2b00      	cmp	r3, #0
 8103804:	f040 8081 	bne.w	810390a <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8103808:	687b      	ldr	r3, [r7, #4]
 810380a:	681b      	ldr	r3, [r3, #0]
 810380c:	4a49      	ldr	r2, [pc, #292]	; (8103934 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810380e:	4293      	cmp	r3, r2
 8103810:	d004      	beq.n	810381c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8103812:	687b      	ldr	r3, [r7, #4]
 8103814:	681b      	ldr	r3, [r3, #0]
 8103816:	4a48      	ldr	r2, [pc, #288]	; (8103938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103818:	4293      	cmp	r3, r2
 810381a:	d101      	bne.n	8103820 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 810381c:	4b47      	ldr	r3, [pc, #284]	; (810393c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 810381e:	e000      	b.n	8103822 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8103820:	4b47      	ldr	r3, [pc, #284]	; (8103940 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8103822:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103824:	683b      	ldr	r3, [r7, #0]
 8103826:	681b      	ldr	r3, [r3, #0]
 8103828:	2b00      	cmp	r3, #0
 810382a:	d03b      	beq.n	81038a4 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 810382c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810382e:	689b      	ldr	r3, [r3, #8]
 8103830:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8103834:	683b      	ldr	r3, [r7, #0]
 8103836:	685b      	ldr	r3, [r3, #4]
 8103838:	431a      	orrs	r2, r3
 810383a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810383c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810383e:	687b      	ldr	r3, [r7, #4]
 8103840:	681b      	ldr	r3, [r3, #0]
 8103842:	4a3c      	ldr	r2, [pc, #240]	; (8103934 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103844:	4293      	cmp	r3, r2
 8103846:	d004      	beq.n	8103852 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 8103848:	687b      	ldr	r3, [r7, #4]
 810384a:	681b      	ldr	r3, [r3, #0]
 810384c:	4a3a      	ldr	r2, [pc, #232]	; (8103938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810384e:	4293      	cmp	r3, r2
 8103850:	d10e      	bne.n	8103870 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8103852:	4838      	ldr	r0, [pc, #224]	; (8103934 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103854:	f7ff ff70 	bl	8103738 <LL_ADC_IsEnabled>
 8103858:	4604      	mov	r4, r0
 810385a:	4837      	ldr	r0, [pc, #220]	; (8103938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810385c:	f7ff ff6c 	bl	8103738 <LL_ADC_IsEnabled>
 8103860:	4603      	mov	r3, r0
 8103862:	4323      	orrs	r3, r4
 8103864:	2b00      	cmp	r3, #0
 8103866:	bf0c      	ite	eq
 8103868:	2301      	moveq	r3, #1
 810386a:	2300      	movne	r3, #0
 810386c:	b2db      	uxtb	r3, r3
 810386e:	e008      	b.n	8103882 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8103870:	4834      	ldr	r0, [pc, #208]	; (8103944 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103872:	f7ff ff61 	bl	8103738 <LL_ADC_IsEnabled>
 8103876:	4603      	mov	r3, r0
 8103878:	2b00      	cmp	r3, #0
 810387a:	bf0c      	ite	eq
 810387c:	2301      	moveq	r3, #1
 810387e:	2300      	movne	r3, #0
 8103880:	b2db      	uxtb	r3, r3
 8103882:	2b00      	cmp	r3, #0
 8103884:	d04b      	beq.n	810391e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8103886:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103888:	689b      	ldr	r3, [r3, #8]
 810388a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 810388e:	f023 030f 	bic.w	r3, r3, #15
 8103892:	683a      	ldr	r2, [r7, #0]
 8103894:	6811      	ldr	r1, [r2, #0]
 8103896:	683a      	ldr	r2, [r7, #0]
 8103898:	6892      	ldr	r2, [r2, #8]
 810389a:	430a      	orrs	r2, r1
 810389c:	431a      	orrs	r2, r3
 810389e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81038a0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81038a2:	e03c      	b.n	810391e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 81038a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81038a6:	689b      	ldr	r3, [r3, #8]
 81038a8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 81038ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81038ae:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81038b0:	687b      	ldr	r3, [r7, #4]
 81038b2:	681b      	ldr	r3, [r3, #0]
 81038b4:	4a1f      	ldr	r2, [pc, #124]	; (8103934 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81038b6:	4293      	cmp	r3, r2
 81038b8:	d004      	beq.n	81038c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	681b      	ldr	r3, [r3, #0]
 81038be:	4a1e      	ldr	r2, [pc, #120]	; (8103938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81038c0:	4293      	cmp	r3, r2
 81038c2:	d10e      	bne.n	81038e2 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 81038c4:	481b      	ldr	r0, [pc, #108]	; (8103934 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81038c6:	f7ff ff37 	bl	8103738 <LL_ADC_IsEnabled>
 81038ca:	4604      	mov	r4, r0
 81038cc:	481a      	ldr	r0, [pc, #104]	; (8103938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81038ce:	f7ff ff33 	bl	8103738 <LL_ADC_IsEnabled>
 81038d2:	4603      	mov	r3, r0
 81038d4:	4323      	orrs	r3, r4
 81038d6:	2b00      	cmp	r3, #0
 81038d8:	bf0c      	ite	eq
 81038da:	2301      	moveq	r3, #1
 81038dc:	2300      	movne	r3, #0
 81038de:	b2db      	uxtb	r3, r3
 81038e0:	e008      	b.n	81038f4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 81038e2:	4818      	ldr	r0, [pc, #96]	; (8103944 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81038e4:	f7ff ff28 	bl	8103738 <LL_ADC_IsEnabled>
 81038e8:	4603      	mov	r3, r0
 81038ea:	2b00      	cmp	r3, #0
 81038ec:	bf0c      	ite	eq
 81038ee:	2301      	moveq	r3, #1
 81038f0:	2300      	movne	r3, #0
 81038f2:	b2db      	uxtb	r3, r3
 81038f4:	2b00      	cmp	r3, #0
 81038f6:	d012      	beq.n	810391e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 81038f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81038fa:	689b      	ldr	r3, [r3, #8]
 81038fc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8103900:	f023 030f 	bic.w	r3, r3, #15
 8103904:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8103906:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103908:	e009      	b.n	810391e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810390a:	687b      	ldr	r3, [r7, #4]
 810390c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810390e:	f043 0220 	orr.w	r2, r3, #32
 8103912:	687b      	ldr	r3, [r7, #4]
 8103914:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103916:	2301      	movs	r3, #1
 8103918:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 810391c:	e000      	b.n	8103920 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 810391e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8103920:	687b      	ldr	r3, [r7, #4]
 8103922:	2200      	movs	r2, #0
 8103924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103928:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 810392c:	4618      	mov	r0, r3
 810392e:	377c      	adds	r7, #124	; 0x7c
 8103930:	46bd      	mov	sp, r7
 8103932:	bd90      	pop	{r4, r7, pc}
 8103934:	40022000 	.word	0x40022000
 8103938:	40022100 	.word	0x40022100
 810393c:	40022300 	.word	0x40022300
 8103940:	58026300 	.word	0x58026300
 8103944:	58026000 	.word	0x58026000

08103948 <__NVIC_SetPriorityGrouping>:
{
 8103948:	b480      	push	{r7}
 810394a:	b085      	sub	sp, #20
 810394c:	af00      	add	r7, sp, #0
 810394e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8103950:	687b      	ldr	r3, [r7, #4]
 8103952:	f003 0307 	and.w	r3, r3, #7
 8103956:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8103958:	4b0c      	ldr	r3, [pc, #48]	; (810398c <__NVIC_SetPriorityGrouping+0x44>)
 810395a:	68db      	ldr	r3, [r3, #12]
 810395c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810395e:	68ba      	ldr	r2, [r7, #8]
 8103960:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8103964:	4013      	ands	r3, r2
 8103966:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8103968:	68fb      	ldr	r3, [r7, #12]
 810396a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810396c:	68bb      	ldr	r3, [r7, #8]
 810396e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8103970:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8103974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810397a:	4a04      	ldr	r2, [pc, #16]	; (810398c <__NVIC_SetPriorityGrouping+0x44>)
 810397c:	68bb      	ldr	r3, [r7, #8]
 810397e:	60d3      	str	r3, [r2, #12]
}
 8103980:	bf00      	nop
 8103982:	3714      	adds	r7, #20
 8103984:	46bd      	mov	sp, r7
 8103986:	f85d 7b04 	ldr.w	r7, [sp], #4
 810398a:	4770      	bx	lr
 810398c:	e000ed00 	.word	0xe000ed00

08103990 <__NVIC_GetPriorityGrouping>:
{
 8103990:	b480      	push	{r7}
 8103992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8103994:	4b04      	ldr	r3, [pc, #16]	; (81039a8 <__NVIC_GetPriorityGrouping+0x18>)
 8103996:	68db      	ldr	r3, [r3, #12]
 8103998:	0a1b      	lsrs	r3, r3, #8
 810399a:	f003 0307 	and.w	r3, r3, #7
}
 810399e:	4618      	mov	r0, r3
 81039a0:	46bd      	mov	sp, r7
 81039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039a6:	4770      	bx	lr
 81039a8:	e000ed00 	.word	0xe000ed00

081039ac <__NVIC_EnableIRQ>:
{
 81039ac:	b480      	push	{r7}
 81039ae:	b083      	sub	sp, #12
 81039b0:	af00      	add	r7, sp, #0
 81039b2:	4603      	mov	r3, r0
 81039b4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81039b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81039ba:	2b00      	cmp	r3, #0
 81039bc:	db0b      	blt.n	81039d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81039be:	88fb      	ldrh	r3, [r7, #6]
 81039c0:	f003 021f 	and.w	r2, r3, #31
 81039c4:	4907      	ldr	r1, [pc, #28]	; (81039e4 <__NVIC_EnableIRQ+0x38>)
 81039c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81039ca:	095b      	lsrs	r3, r3, #5
 81039cc:	2001      	movs	r0, #1
 81039ce:	fa00 f202 	lsl.w	r2, r0, r2
 81039d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 81039d6:	bf00      	nop
 81039d8:	370c      	adds	r7, #12
 81039da:	46bd      	mov	sp, r7
 81039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039e0:	4770      	bx	lr
 81039e2:	bf00      	nop
 81039e4:	e000e100 	.word	0xe000e100

081039e8 <__NVIC_SetPriority>:
{
 81039e8:	b480      	push	{r7}
 81039ea:	b083      	sub	sp, #12
 81039ec:	af00      	add	r7, sp, #0
 81039ee:	4603      	mov	r3, r0
 81039f0:	6039      	str	r1, [r7, #0]
 81039f2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81039f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81039f8:	2b00      	cmp	r3, #0
 81039fa:	db0a      	blt.n	8103a12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81039fc:	683b      	ldr	r3, [r7, #0]
 81039fe:	b2da      	uxtb	r2, r3
 8103a00:	490c      	ldr	r1, [pc, #48]	; (8103a34 <__NVIC_SetPriority+0x4c>)
 8103a02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103a06:	0112      	lsls	r2, r2, #4
 8103a08:	b2d2      	uxtb	r2, r2
 8103a0a:	440b      	add	r3, r1
 8103a0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8103a10:	e00a      	b.n	8103a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103a12:	683b      	ldr	r3, [r7, #0]
 8103a14:	b2da      	uxtb	r2, r3
 8103a16:	4908      	ldr	r1, [pc, #32]	; (8103a38 <__NVIC_SetPriority+0x50>)
 8103a18:	88fb      	ldrh	r3, [r7, #6]
 8103a1a:	f003 030f 	and.w	r3, r3, #15
 8103a1e:	3b04      	subs	r3, #4
 8103a20:	0112      	lsls	r2, r2, #4
 8103a22:	b2d2      	uxtb	r2, r2
 8103a24:	440b      	add	r3, r1
 8103a26:	761a      	strb	r2, [r3, #24]
}
 8103a28:	bf00      	nop
 8103a2a:	370c      	adds	r7, #12
 8103a2c:	46bd      	mov	sp, r7
 8103a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a32:	4770      	bx	lr
 8103a34:	e000e100 	.word	0xe000e100
 8103a38:	e000ed00 	.word	0xe000ed00

08103a3c <NVIC_EncodePriority>:
{
 8103a3c:	b480      	push	{r7}
 8103a3e:	b089      	sub	sp, #36	; 0x24
 8103a40:	af00      	add	r7, sp, #0
 8103a42:	60f8      	str	r0, [r7, #12]
 8103a44:	60b9      	str	r1, [r7, #8]
 8103a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8103a48:	68fb      	ldr	r3, [r7, #12]
 8103a4a:	f003 0307 	and.w	r3, r3, #7
 8103a4e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8103a50:	69fb      	ldr	r3, [r7, #28]
 8103a52:	f1c3 0307 	rsb	r3, r3, #7
 8103a56:	2b04      	cmp	r3, #4
 8103a58:	bf28      	it	cs
 8103a5a:	2304      	movcs	r3, #4
 8103a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8103a5e:	69fb      	ldr	r3, [r7, #28]
 8103a60:	3304      	adds	r3, #4
 8103a62:	2b06      	cmp	r3, #6
 8103a64:	d902      	bls.n	8103a6c <NVIC_EncodePriority+0x30>
 8103a66:	69fb      	ldr	r3, [r7, #28]
 8103a68:	3b03      	subs	r3, #3
 8103a6a:	e000      	b.n	8103a6e <NVIC_EncodePriority+0x32>
 8103a6c:	2300      	movs	r3, #0
 8103a6e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103a70:	f04f 32ff 	mov.w	r2, #4294967295
 8103a74:	69bb      	ldr	r3, [r7, #24]
 8103a76:	fa02 f303 	lsl.w	r3, r2, r3
 8103a7a:	43da      	mvns	r2, r3
 8103a7c:	68bb      	ldr	r3, [r7, #8]
 8103a7e:	401a      	ands	r2, r3
 8103a80:	697b      	ldr	r3, [r7, #20]
 8103a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8103a84:	f04f 31ff 	mov.w	r1, #4294967295
 8103a88:	697b      	ldr	r3, [r7, #20]
 8103a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8103a8e:	43d9      	mvns	r1, r3
 8103a90:	687b      	ldr	r3, [r7, #4]
 8103a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103a94:	4313      	orrs	r3, r2
}
 8103a96:	4618      	mov	r0, r3
 8103a98:	3724      	adds	r7, #36	; 0x24
 8103a9a:	46bd      	mov	sp, r7
 8103a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103aa0:	4770      	bx	lr
	...

08103aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8103aa4:	b580      	push	{r7, lr}
 8103aa6:	b082      	sub	sp, #8
 8103aa8:	af00      	add	r7, sp, #0
 8103aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8103aac:	687b      	ldr	r3, [r7, #4]
 8103aae:	3b01      	subs	r3, #1
 8103ab0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103ab4:	d301      	bcc.n	8103aba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8103ab6:	2301      	movs	r3, #1
 8103ab8:	e00f      	b.n	8103ada <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103aba:	4a0a      	ldr	r2, [pc, #40]	; (8103ae4 <SysTick_Config+0x40>)
 8103abc:	687b      	ldr	r3, [r7, #4]
 8103abe:	3b01      	subs	r3, #1
 8103ac0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8103ac2:	210f      	movs	r1, #15
 8103ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8103ac8:	f7ff ff8e 	bl	81039e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103acc:	4b05      	ldr	r3, [pc, #20]	; (8103ae4 <SysTick_Config+0x40>)
 8103ace:	2200      	movs	r2, #0
 8103ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103ad2:	4b04      	ldr	r3, [pc, #16]	; (8103ae4 <SysTick_Config+0x40>)
 8103ad4:	2207      	movs	r2, #7
 8103ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8103ad8:	2300      	movs	r3, #0
}
 8103ada:	4618      	mov	r0, r3
 8103adc:	3708      	adds	r7, #8
 8103ade:	46bd      	mov	sp, r7
 8103ae0:	bd80      	pop	{r7, pc}
 8103ae2:	bf00      	nop
 8103ae4:	e000e010 	.word	0xe000e010

08103ae8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103ae8:	b580      	push	{r7, lr}
 8103aea:	b082      	sub	sp, #8
 8103aec:	af00      	add	r7, sp, #0
 8103aee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103af0:	6878      	ldr	r0, [r7, #4]
 8103af2:	f7ff ff29 	bl	8103948 <__NVIC_SetPriorityGrouping>
}
 8103af6:	bf00      	nop
 8103af8:	3708      	adds	r7, #8
 8103afa:	46bd      	mov	sp, r7
 8103afc:	bd80      	pop	{r7, pc}

08103afe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103afe:	b580      	push	{r7, lr}
 8103b00:	b086      	sub	sp, #24
 8103b02:	af00      	add	r7, sp, #0
 8103b04:	4603      	mov	r3, r0
 8103b06:	60b9      	str	r1, [r7, #8]
 8103b08:	607a      	str	r2, [r7, #4]
 8103b0a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103b0c:	f7ff ff40 	bl	8103990 <__NVIC_GetPriorityGrouping>
 8103b10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8103b12:	687a      	ldr	r2, [r7, #4]
 8103b14:	68b9      	ldr	r1, [r7, #8]
 8103b16:	6978      	ldr	r0, [r7, #20]
 8103b18:	f7ff ff90 	bl	8103a3c <NVIC_EncodePriority>
 8103b1c:	4602      	mov	r2, r0
 8103b1e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8103b22:	4611      	mov	r1, r2
 8103b24:	4618      	mov	r0, r3
 8103b26:	f7ff ff5f 	bl	81039e8 <__NVIC_SetPriority>
}
 8103b2a:	bf00      	nop
 8103b2c:	3718      	adds	r7, #24
 8103b2e:	46bd      	mov	sp, r7
 8103b30:	bd80      	pop	{r7, pc}

08103b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8103b32:	b580      	push	{r7, lr}
 8103b34:	b082      	sub	sp, #8
 8103b36:	af00      	add	r7, sp, #0
 8103b38:	4603      	mov	r3, r0
 8103b3a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8103b3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103b40:	4618      	mov	r0, r3
 8103b42:	f7ff ff33 	bl	81039ac <__NVIC_EnableIRQ>
}
 8103b46:	bf00      	nop
 8103b48:	3708      	adds	r7, #8
 8103b4a:	46bd      	mov	sp, r7
 8103b4c:	bd80      	pop	{r7, pc}

08103b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8103b4e:	b580      	push	{r7, lr}
 8103b50:	b082      	sub	sp, #8
 8103b52:	af00      	add	r7, sp, #0
 8103b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8103b56:	6878      	ldr	r0, [r7, #4]
 8103b58:	f7ff ffa4 	bl	8103aa4 <SysTick_Config>
 8103b5c:	4603      	mov	r3, r0
}
 8103b5e:	4618      	mov	r0, r3
 8103b60:	3708      	adds	r7, #8
 8103b62:	46bd      	mov	sp, r7
 8103b64:	bd80      	pop	{r7, pc}
	...

08103b68 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8103b68:	b480      	push	{r7}
 8103b6a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103b6c:	4b07      	ldr	r3, [pc, #28]	; (8103b8c <HAL_GetCurrentCPUID+0x24>)
 8103b6e:	681b      	ldr	r3, [r3, #0]
 8103b70:	091b      	lsrs	r3, r3, #4
 8103b72:	f003 030f 	and.w	r3, r3, #15
 8103b76:	2b07      	cmp	r3, #7
 8103b78:	d101      	bne.n	8103b7e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8103b7a:	2303      	movs	r3, #3
 8103b7c:	e000      	b.n	8103b80 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8103b7e:	2301      	movs	r3, #1
  }
}
 8103b80:	4618      	mov	r0, r3
 8103b82:	46bd      	mov	sp, r7
 8103b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b88:	4770      	bx	lr
 8103b8a:	bf00      	nop
 8103b8c:	e000ed00 	.word	0xe000ed00

08103b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8103b90:	b480      	push	{r7}
 8103b92:	b089      	sub	sp, #36	; 0x24
 8103b94:	af00      	add	r7, sp, #0
 8103b96:	6078      	str	r0, [r7, #4]
 8103b98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8103b9a:	2300      	movs	r3, #0
 8103b9c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8103b9e:	4b89      	ldr	r3, [pc, #548]	; (8103dc4 <HAL_GPIO_Init+0x234>)
 8103ba0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103ba2:	e194      	b.n	8103ece <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8103ba4:	683b      	ldr	r3, [r7, #0]
 8103ba6:	681a      	ldr	r2, [r3, #0]
 8103ba8:	2101      	movs	r1, #1
 8103baa:	69fb      	ldr	r3, [r7, #28]
 8103bac:	fa01 f303 	lsl.w	r3, r1, r3
 8103bb0:	4013      	ands	r3, r2
 8103bb2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8103bb4:	693b      	ldr	r3, [r7, #16]
 8103bb6:	2b00      	cmp	r3, #0
 8103bb8:	f000 8186 	beq.w	8103ec8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8103bbc:	683b      	ldr	r3, [r7, #0]
 8103bbe:	685b      	ldr	r3, [r3, #4]
 8103bc0:	f003 0303 	and.w	r3, r3, #3
 8103bc4:	2b01      	cmp	r3, #1
 8103bc6:	d005      	beq.n	8103bd4 <HAL_GPIO_Init+0x44>
 8103bc8:	683b      	ldr	r3, [r7, #0]
 8103bca:	685b      	ldr	r3, [r3, #4]
 8103bcc:	f003 0303 	and.w	r3, r3, #3
 8103bd0:	2b02      	cmp	r3, #2
 8103bd2:	d130      	bne.n	8103c36 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8103bd4:	687b      	ldr	r3, [r7, #4]
 8103bd6:	689b      	ldr	r3, [r3, #8]
 8103bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8103bda:	69fb      	ldr	r3, [r7, #28]
 8103bdc:	005b      	lsls	r3, r3, #1
 8103bde:	2203      	movs	r2, #3
 8103be0:	fa02 f303 	lsl.w	r3, r2, r3
 8103be4:	43db      	mvns	r3, r3
 8103be6:	69ba      	ldr	r2, [r7, #24]
 8103be8:	4013      	ands	r3, r2
 8103bea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8103bec:	683b      	ldr	r3, [r7, #0]
 8103bee:	68da      	ldr	r2, [r3, #12]
 8103bf0:	69fb      	ldr	r3, [r7, #28]
 8103bf2:	005b      	lsls	r3, r3, #1
 8103bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8103bf8:	69ba      	ldr	r2, [r7, #24]
 8103bfa:	4313      	orrs	r3, r2
 8103bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8103bfe:	687b      	ldr	r3, [r7, #4]
 8103c00:	69ba      	ldr	r2, [r7, #24]
 8103c02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103c04:	687b      	ldr	r3, [r7, #4]
 8103c06:	685b      	ldr	r3, [r3, #4]
 8103c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8103c0a:	2201      	movs	r2, #1
 8103c0c:	69fb      	ldr	r3, [r7, #28]
 8103c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8103c12:	43db      	mvns	r3, r3
 8103c14:	69ba      	ldr	r2, [r7, #24]
 8103c16:	4013      	ands	r3, r2
 8103c18:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8103c1a:	683b      	ldr	r3, [r7, #0]
 8103c1c:	685b      	ldr	r3, [r3, #4]
 8103c1e:	091b      	lsrs	r3, r3, #4
 8103c20:	f003 0201 	and.w	r2, r3, #1
 8103c24:	69fb      	ldr	r3, [r7, #28]
 8103c26:	fa02 f303 	lsl.w	r3, r2, r3
 8103c2a:	69ba      	ldr	r2, [r7, #24]
 8103c2c:	4313      	orrs	r3, r2
 8103c2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8103c30:	687b      	ldr	r3, [r7, #4]
 8103c32:	69ba      	ldr	r2, [r7, #24]
 8103c34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8103c36:	683b      	ldr	r3, [r7, #0]
 8103c38:	685b      	ldr	r3, [r3, #4]
 8103c3a:	f003 0303 	and.w	r3, r3, #3
 8103c3e:	2b03      	cmp	r3, #3
 8103c40:	d017      	beq.n	8103c72 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8103c42:	687b      	ldr	r3, [r7, #4]
 8103c44:	68db      	ldr	r3, [r3, #12]
 8103c46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8103c48:	69fb      	ldr	r3, [r7, #28]
 8103c4a:	005b      	lsls	r3, r3, #1
 8103c4c:	2203      	movs	r2, #3
 8103c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8103c52:	43db      	mvns	r3, r3
 8103c54:	69ba      	ldr	r2, [r7, #24]
 8103c56:	4013      	ands	r3, r2
 8103c58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8103c5a:	683b      	ldr	r3, [r7, #0]
 8103c5c:	689a      	ldr	r2, [r3, #8]
 8103c5e:	69fb      	ldr	r3, [r7, #28]
 8103c60:	005b      	lsls	r3, r3, #1
 8103c62:	fa02 f303 	lsl.w	r3, r2, r3
 8103c66:	69ba      	ldr	r2, [r7, #24]
 8103c68:	4313      	orrs	r3, r2
 8103c6a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8103c6c:	687b      	ldr	r3, [r7, #4]
 8103c6e:	69ba      	ldr	r2, [r7, #24]
 8103c70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8103c72:	683b      	ldr	r3, [r7, #0]
 8103c74:	685b      	ldr	r3, [r3, #4]
 8103c76:	f003 0303 	and.w	r3, r3, #3
 8103c7a:	2b02      	cmp	r3, #2
 8103c7c:	d123      	bne.n	8103cc6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8103c7e:	69fb      	ldr	r3, [r7, #28]
 8103c80:	08da      	lsrs	r2, r3, #3
 8103c82:	687b      	ldr	r3, [r7, #4]
 8103c84:	3208      	adds	r2, #8
 8103c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8103c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8103c8c:	69fb      	ldr	r3, [r7, #28]
 8103c8e:	f003 0307 	and.w	r3, r3, #7
 8103c92:	009b      	lsls	r3, r3, #2
 8103c94:	220f      	movs	r2, #15
 8103c96:	fa02 f303 	lsl.w	r3, r2, r3
 8103c9a:	43db      	mvns	r3, r3
 8103c9c:	69ba      	ldr	r2, [r7, #24]
 8103c9e:	4013      	ands	r3, r2
 8103ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8103ca2:	683b      	ldr	r3, [r7, #0]
 8103ca4:	691a      	ldr	r2, [r3, #16]
 8103ca6:	69fb      	ldr	r3, [r7, #28]
 8103ca8:	f003 0307 	and.w	r3, r3, #7
 8103cac:	009b      	lsls	r3, r3, #2
 8103cae:	fa02 f303 	lsl.w	r3, r2, r3
 8103cb2:	69ba      	ldr	r2, [r7, #24]
 8103cb4:	4313      	orrs	r3, r2
 8103cb6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8103cb8:	69fb      	ldr	r3, [r7, #28]
 8103cba:	08da      	lsrs	r2, r3, #3
 8103cbc:	687b      	ldr	r3, [r7, #4]
 8103cbe:	3208      	adds	r2, #8
 8103cc0:	69b9      	ldr	r1, [r7, #24]
 8103cc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8103cc6:	687b      	ldr	r3, [r7, #4]
 8103cc8:	681b      	ldr	r3, [r3, #0]
 8103cca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8103ccc:	69fb      	ldr	r3, [r7, #28]
 8103cce:	005b      	lsls	r3, r3, #1
 8103cd0:	2203      	movs	r2, #3
 8103cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8103cd6:	43db      	mvns	r3, r3
 8103cd8:	69ba      	ldr	r2, [r7, #24]
 8103cda:	4013      	ands	r3, r2
 8103cdc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8103cde:	683b      	ldr	r3, [r7, #0]
 8103ce0:	685b      	ldr	r3, [r3, #4]
 8103ce2:	f003 0203 	and.w	r2, r3, #3
 8103ce6:	69fb      	ldr	r3, [r7, #28]
 8103ce8:	005b      	lsls	r3, r3, #1
 8103cea:	fa02 f303 	lsl.w	r3, r2, r3
 8103cee:	69ba      	ldr	r2, [r7, #24]
 8103cf0:	4313      	orrs	r3, r2
 8103cf2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103cf4:	687b      	ldr	r3, [r7, #4]
 8103cf6:	69ba      	ldr	r2, [r7, #24]
 8103cf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8103cfa:	683b      	ldr	r3, [r7, #0]
 8103cfc:	685b      	ldr	r3, [r3, #4]
 8103cfe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103d02:	2b00      	cmp	r3, #0
 8103d04:	f000 80e0 	beq.w	8103ec8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8103d08:	4b2f      	ldr	r3, [pc, #188]	; (8103dc8 <HAL_GPIO_Init+0x238>)
 8103d0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103d0e:	4a2e      	ldr	r2, [pc, #184]	; (8103dc8 <HAL_GPIO_Init+0x238>)
 8103d10:	f043 0302 	orr.w	r3, r3, #2
 8103d14:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8103d18:	4b2b      	ldr	r3, [pc, #172]	; (8103dc8 <HAL_GPIO_Init+0x238>)
 8103d1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103d1e:	f003 0302 	and.w	r3, r3, #2
 8103d22:	60fb      	str	r3, [r7, #12]
 8103d24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8103d26:	4a29      	ldr	r2, [pc, #164]	; (8103dcc <HAL_GPIO_Init+0x23c>)
 8103d28:	69fb      	ldr	r3, [r7, #28]
 8103d2a:	089b      	lsrs	r3, r3, #2
 8103d2c:	3302      	adds	r3, #2
 8103d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8103d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8103d34:	69fb      	ldr	r3, [r7, #28]
 8103d36:	f003 0303 	and.w	r3, r3, #3
 8103d3a:	009b      	lsls	r3, r3, #2
 8103d3c:	220f      	movs	r2, #15
 8103d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8103d42:	43db      	mvns	r3, r3
 8103d44:	69ba      	ldr	r2, [r7, #24]
 8103d46:	4013      	ands	r3, r2
 8103d48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8103d4a:	687b      	ldr	r3, [r7, #4]
 8103d4c:	4a20      	ldr	r2, [pc, #128]	; (8103dd0 <HAL_GPIO_Init+0x240>)
 8103d4e:	4293      	cmp	r3, r2
 8103d50:	d052      	beq.n	8103df8 <HAL_GPIO_Init+0x268>
 8103d52:	687b      	ldr	r3, [r7, #4]
 8103d54:	4a1f      	ldr	r2, [pc, #124]	; (8103dd4 <HAL_GPIO_Init+0x244>)
 8103d56:	4293      	cmp	r3, r2
 8103d58:	d031      	beq.n	8103dbe <HAL_GPIO_Init+0x22e>
 8103d5a:	687b      	ldr	r3, [r7, #4]
 8103d5c:	4a1e      	ldr	r2, [pc, #120]	; (8103dd8 <HAL_GPIO_Init+0x248>)
 8103d5e:	4293      	cmp	r3, r2
 8103d60:	d02b      	beq.n	8103dba <HAL_GPIO_Init+0x22a>
 8103d62:	687b      	ldr	r3, [r7, #4]
 8103d64:	4a1d      	ldr	r2, [pc, #116]	; (8103ddc <HAL_GPIO_Init+0x24c>)
 8103d66:	4293      	cmp	r3, r2
 8103d68:	d025      	beq.n	8103db6 <HAL_GPIO_Init+0x226>
 8103d6a:	687b      	ldr	r3, [r7, #4]
 8103d6c:	4a1c      	ldr	r2, [pc, #112]	; (8103de0 <HAL_GPIO_Init+0x250>)
 8103d6e:	4293      	cmp	r3, r2
 8103d70:	d01f      	beq.n	8103db2 <HAL_GPIO_Init+0x222>
 8103d72:	687b      	ldr	r3, [r7, #4]
 8103d74:	4a1b      	ldr	r2, [pc, #108]	; (8103de4 <HAL_GPIO_Init+0x254>)
 8103d76:	4293      	cmp	r3, r2
 8103d78:	d019      	beq.n	8103dae <HAL_GPIO_Init+0x21e>
 8103d7a:	687b      	ldr	r3, [r7, #4]
 8103d7c:	4a1a      	ldr	r2, [pc, #104]	; (8103de8 <HAL_GPIO_Init+0x258>)
 8103d7e:	4293      	cmp	r3, r2
 8103d80:	d013      	beq.n	8103daa <HAL_GPIO_Init+0x21a>
 8103d82:	687b      	ldr	r3, [r7, #4]
 8103d84:	4a19      	ldr	r2, [pc, #100]	; (8103dec <HAL_GPIO_Init+0x25c>)
 8103d86:	4293      	cmp	r3, r2
 8103d88:	d00d      	beq.n	8103da6 <HAL_GPIO_Init+0x216>
 8103d8a:	687b      	ldr	r3, [r7, #4]
 8103d8c:	4a18      	ldr	r2, [pc, #96]	; (8103df0 <HAL_GPIO_Init+0x260>)
 8103d8e:	4293      	cmp	r3, r2
 8103d90:	d007      	beq.n	8103da2 <HAL_GPIO_Init+0x212>
 8103d92:	687b      	ldr	r3, [r7, #4]
 8103d94:	4a17      	ldr	r2, [pc, #92]	; (8103df4 <HAL_GPIO_Init+0x264>)
 8103d96:	4293      	cmp	r3, r2
 8103d98:	d101      	bne.n	8103d9e <HAL_GPIO_Init+0x20e>
 8103d9a:	2309      	movs	r3, #9
 8103d9c:	e02d      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103d9e:	230a      	movs	r3, #10
 8103da0:	e02b      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103da2:	2308      	movs	r3, #8
 8103da4:	e029      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103da6:	2307      	movs	r3, #7
 8103da8:	e027      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103daa:	2306      	movs	r3, #6
 8103dac:	e025      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103dae:	2305      	movs	r3, #5
 8103db0:	e023      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103db2:	2304      	movs	r3, #4
 8103db4:	e021      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103db6:	2303      	movs	r3, #3
 8103db8:	e01f      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103dba:	2302      	movs	r3, #2
 8103dbc:	e01d      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103dbe:	2301      	movs	r3, #1
 8103dc0:	e01b      	b.n	8103dfa <HAL_GPIO_Init+0x26a>
 8103dc2:	bf00      	nop
 8103dc4:	580000c0 	.word	0x580000c0
 8103dc8:	58024400 	.word	0x58024400
 8103dcc:	58000400 	.word	0x58000400
 8103dd0:	58020000 	.word	0x58020000
 8103dd4:	58020400 	.word	0x58020400
 8103dd8:	58020800 	.word	0x58020800
 8103ddc:	58020c00 	.word	0x58020c00
 8103de0:	58021000 	.word	0x58021000
 8103de4:	58021400 	.word	0x58021400
 8103de8:	58021800 	.word	0x58021800
 8103dec:	58021c00 	.word	0x58021c00
 8103df0:	58022000 	.word	0x58022000
 8103df4:	58022400 	.word	0x58022400
 8103df8:	2300      	movs	r3, #0
 8103dfa:	69fa      	ldr	r2, [r7, #28]
 8103dfc:	f002 0203 	and.w	r2, r2, #3
 8103e00:	0092      	lsls	r2, r2, #2
 8103e02:	4093      	lsls	r3, r2
 8103e04:	69ba      	ldr	r2, [r7, #24]
 8103e06:	4313      	orrs	r3, r2
 8103e08:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8103e0a:	4938      	ldr	r1, [pc, #224]	; (8103eec <HAL_GPIO_Init+0x35c>)
 8103e0c:	69fb      	ldr	r3, [r7, #28]
 8103e0e:	089b      	lsrs	r3, r3, #2
 8103e10:	3302      	adds	r3, #2
 8103e12:	69ba      	ldr	r2, [r7, #24]
 8103e14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8103e18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103e1c:	681b      	ldr	r3, [r3, #0]
 8103e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103e20:	693b      	ldr	r3, [r7, #16]
 8103e22:	43db      	mvns	r3, r3
 8103e24:	69ba      	ldr	r2, [r7, #24]
 8103e26:	4013      	ands	r3, r2
 8103e28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8103e2a:	683b      	ldr	r3, [r7, #0]
 8103e2c:	685b      	ldr	r3, [r3, #4]
 8103e2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103e32:	2b00      	cmp	r3, #0
 8103e34:	d003      	beq.n	8103e3e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8103e36:	69ba      	ldr	r2, [r7, #24]
 8103e38:	693b      	ldr	r3, [r7, #16]
 8103e3a:	4313      	orrs	r3, r2
 8103e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8103e3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103e42:	69bb      	ldr	r3, [r7, #24]
 8103e44:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8103e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103e4a:	685b      	ldr	r3, [r3, #4]
 8103e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103e4e:	693b      	ldr	r3, [r7, #16]
 8103e50:	43db      	mvns	r3, r3
 8103e52:	69ba      	ldr	r2, [r7, #24]
 8103e54:	4013      	ands	r3, r2
 8103e56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8103e58:	683b      	ldr	r3, [r7, #0]
 8103e5a:	685b      	ldr	r3, [r3, #4]
 8103e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103e60:	2b00      	cmp	r3, #0
 8103e62:	d003      	beq.n	8103e6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8103e64:	69ba      	ldr	r2, [r7, #24]
 8103e66:	693b      	ldr	r3, [r7, #16]
 8103e68:	4313      	orrs	r3, r2
 8103e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103e6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103e70:	69bb      	ldr	r3, [r7, #24]
 8103e72:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103e74:	697b      	ldr	r3, [r7, #20]
 8103e76:	685b      	ldr	r3, [r3, #4]
 8103e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103e7a:	693b      	ldr	r3, [r7, #16]
 8103e7c:	43db      	mvns	r3, r3
 8103e7e:	69ba      	ldr	r2, [r7, #24]
 8103e80:	4013      	ands	r3, r2
 8103e82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8103e84:	683b      	ldr	r3, [r7, #0]
 8103e86:	685b      	ldr	r3, [r3, #4]
 8103e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103e8c:	2b00      	cmp	r3, #0
 8103e8e:	d003      	beq.n	8103e98 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8103e90:	69ba      	ldr	r2, [r7, #24]
 8103e92:	693b      	ldr	r3, [r7, #16]
 8103e94:	4313      	orrs	r3, r2
 8103e96:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103e98:	697b      	ldr	r3, [r7, #20]
 8103e9a:	69ba      	ldr	r2, [r7, #24]
 8103e9c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8103e9e:	697b      	ldr	r3, [r7, #20]
 8103ea0:	681b      	ldr	r3, [r3, #0]
 8103ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103ea4:	693b      	ldr	r3, [r7, #16]
 8103ea6:	43db      	mvns	r3, r3
 8103ea8:	69ba      	ldr	r2, [r7, #24]
 8103eaa:	4013      	ands	r3, r2
 8103eac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8103eae:	683b      	ldr	r3, [r7, #0]
 8103eb0:	685b      	ldr	r3, [r3, #4]
 8103eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103eb6:	2b00      	cmp	r3, #0
 8103eb8:	d003      	beq.n	8103ec2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8103eba:	69ba      	ldr	r2, [r7, #24]
 8103ebc:	693b      	ldr	r3, [r7, #16]
 8103ebe:	4313      	orrs	r3, r2
 8103ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103ec2:	697b      	ldr	r3, [r7, #20]
 8103ec4:	69ba      	ldr	r2, [r7, #24]
 8103ec6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8103ec8:	69fb      	ldr	r3, [r7, #28]
 8103eca:	3301      	adds	r3, #1
 8103ecc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103ece:	683b      	ldr	r3, [r7, #0]
 8103ed0:	681a      	ldr	r2, [r3, #0]
 8103ed2:	69fb      	ldr	r3, [r7, #28]
 8103ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8103ed8:	2b00      	cmp	r3, #0
 8103eda:	f47f ae63 	bne.w	8103ba4 <HAL_GPIO_Init+0x14>
  }
}
 8103ede:	bf00      	nop
 8103ee0:	bf00      	nop
 8103ee2:	3724      	adds	r7, #36	; 0x24
 8103ee4:	46bd      	mov	sp, r7
 8103ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103eea:	4770      	bx	lr
 8103eec:	58000400 	.word	0x58000400

08103ef0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8103ef0:	b480      	push	{r7}
 8103ef2:	b085      	sub	sp, #20
 8103ef4:	af00      	add	r7, sp, #0
 8103ef6:	6078      	str	r0, [r7, #4]
 8103ef8:	460b      	mov	r3, r1
 8103efa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8103efc:	687b      	ldr	r3, [r7, #4]
 8103efe:	691a      	ldr	r2, [r3, #16]
 8103f00:	887b      	ldrh	r3, [r7, #2]
 8103f02:	4013      	ands	r3, r2
 8103f04:	2b00      	cmp	r3, #0
 8103f06:	d002      	beq.n	8103f0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8103f08:	2301      	movs	r3, #1
 8103f0a:	73fb      	strb	r3, [r7, #15]
 8103f0c:	e001      	b.n	8103f12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8103f0e:	2300      	movs	r3, #0
 8103f10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8103f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8103f14:	4618      	mov	r0, r3
 8103f16:	3714      	adds	r7, #20
 8103f18:	46bd      	mov	sp, r7
 8103f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f1e:	4770      	bx	lr

08103f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103f20:	b480      	push	{r7}
 8103f22:	b083      	sub	sp, #12
 8103f24:	af00      	add	r7, sp, #0
 8103f26:	6078      	str	r0, [r7, #4]
 8103f28:	460b      	mov	r3, r1
 8103f2a:	807b      	strh	r3, [r7, #2]
 8103f2c:	4613      	mov	r3, r2
 8103f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103f30:	787b      	ldrb	r3, [r7, #1]
 8103f32:	2b00      	cmp	r3, #0
 8103f34:	d003      	beq.n	8103f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8103f36:	887a      	ldrh	r2, [r7, #2]
 8103f38:	687b      	ldr	r3, [r7, #4]
 8103f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8103f3c:	e003      	b.n	8103f46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8103f3e:	887b      	ldrh	r3, [r7, #2]
 8103f40:	041a      	lsls	r2, r3, #16
 8103f42:	687b      	ldr	r3, [r7, #4]
 8103f44:	619a      	str	r2, [r3, #24]
}
 8103f46:	bf00      	nop
 8103f48:	370c      	adds	r7, #12
 8103f4a:	46bd      	mov	sp, r7
 8103f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f50:	4770      	bx	lr
	...

08103f54 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103f54:	b480      	push	{r7}
 8103f56:	b083      	sub	sp, #12
 8103f58:	af00      	add	r7, sp, #0
 8103f5a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103f5c:	4b05      	ldr	r3, [pc, #20]	; (8103f74 <HAL_HSEM_ActivateNotification+0x20>)
 8103f5e:	681a      	ldr	r2, [r3, #0]
 8103f60:	4904      	ldr	r1, [pc, #16]	; (8103f74 <HAL_HSEM_ActivateNotification+0x20>)
 8103f62:	687b      	ldr	r3, [r7, #4]
 8103f64:	4313      	orrs	r3, r2
 8103f66:	600b      	str	r3, [r1, #0]
#endif
}
 8103f68:	bf00      	nop
 8103f6a:	370c      	adds	r7, #12
 8103f6c:	46bd      	mov	sp, r7
 8103f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f72:	4770      	bx	lr
 8103f74:	58026510 	.word	0x58026510

08103f78 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8103f78:	b580      	push	{r7, lr}
 8103f7a:	b082      	sub	sp, #8
 8103f7c:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8103f7e:	4b0a      	ldr	r3, [pc, #40]	; (8103fa8 <HAL_HSEM_IRQHandler+0x30>)
 8103f80:	68db      	ldr	r3, [r3, #12]
 8103f82:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8103f84:	4b08      	ldr	r3, [pc, #32]	; (8103fa8 <HAL_HSEM_IRQHandler+0x30>)
 8103f86:	681a      	ldr	r2, [r3, #0]
 8103f88:	687b      	ldr	r3, [r7, #4]
 8103f8a:	43db      	mvns	r3, r3
 8103f8c:	4906      	ldr	r1, [pc, #24]	; (8103fa8 <HAL_HSEM_IRQHandler+0x30>)
 8103f8e:	4013      	ands	r3, r2
 8103f90:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8103f92:	4a05      	ldr	r2, [pc, #20]	; (8103fa8 <HAL_HSEM_IRQHandler+0x30>)
 8103f94:	687b      	ldr	r3, [r7, #4]
 8103f96:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8103f98:	6878      	ldr	r0, [r7, #4]
 8103f9a:	f000 f807 	bl	8103fac <HAL_HSEM_FreeCallback>
}
 8103f9e:	bf00      	nop
 8103fa0:	3708      	adds	r7, #8
 8103fa2:	46bd      	mov	sp, r7
 8103fa4:	bd80      	pop	{r7, pc}
 8103fa6:	bf00      	nop
 8103fa8:	58026510 	.word	0x58026510

08103fac <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8103fac:	b480      	push	{r7}
 8103fae:	b083      	sub	sp, #12
 8103fb0:	af00      	add	r7, sp, #0
 8103fb2:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8103fb4:	bf00      	nop
 8103fb6:	370c      	adds	r7, #12
 8103fb8:	46bd      	mov	sp, r7
 8103fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fbe:	4770      	bx	lr

08103fc0 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103fc0:	b580      	push	{r7, lr}
 8103fc2:	b084      	sub	sp, #16
 8103fc4:	af00      	add	r7, sp, #0
 8103fc6:	60f8      	str	r0, [r7, #12]
 8103fc8:	460b      	mov	r3, r1
 8103fca:	607a      	str	r2, [r7, #4]
 8103fcc:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8103fce:	4b37      	ldr	r3, [pc, #220]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8103fd0:	681b      	ldr	r3, [r3, #0]
 8103fd2:	f023 0201 	bic.w	r2, r3, #1
 8103fd6:	4935      	ldr	r1, [pc, #212]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8103fd8:	68fb      	ldr	r3, [r7, #12]
 8103fda:	4313      	orrs	r3, r2
 8103fdc:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103fde:	687b      	ldr	r3, [r7, #4]
 8103fe0:	2b00      	cmp	r3, #0
 8103fe2:	d123      	bne.n	810402c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103fe4:	f7ff fdc0 	bl	8103b68 <HAL_GetCurrentCPUID>
 8103fe8:	4603      	mov	r3, r0
 8103fea:	2b03      	cmp	r3, #3
 8103fec:	d158      	bne.n	81040a0 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103fee:	4b2f      	ldr	r3, [pc, #188]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8103ff0:	691b      	ldr	r3, [r3, #16]
 8103ff2:	4a2e      	ldr	r2, [pc, #184]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8103ff4:	f023 0301 	bic.w	r3, r3, #1
 8103ff8:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103ffa:	4b2d      	ldr	r3, [pc, #180]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103ffc:	691b      	ldr	r3, [r3, #16]
 8103ffe:	4a2c      	ldr	r2, [pc, #176]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104000:	f043 0304 	orr.w	r3, r3, #4
 8104004:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104006:	f3bf 8f4f 	dsb	sy
}
 810400a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810400c:	f3bf 8f6f 	isb	sy
}
 8104010:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104012:	7afb      	ldrb	r3, [r7, #11]
 8104014:	2b01      	cmp	r3, #1
 8104016:	d101      	bne.n	810401c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104018:	bf30      	wfi
 810401a:	e000      	b.n	810401e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810401c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810401e:	4b24      	ldr	r3, [pc, #144]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104020:	691b      	ldr	r3, [r3, #16]
 8104022:	4a23      	ldr	r2, [pc, #140]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104024:	f023 0304 	bic.w	r3, r3, #4
 8104028:	6113      	str	r3, [r2, #16]
 810402a:	e03c      	b.n	81040a6 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 810402c:	687b      	ldr	r3, [r7, #4]
 810402e:	2b01      	cmp	r3, #1
 8104030:	d123      	bne.n	810407a <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8104032:	f7ff fd99 	bl	8103b68 <HAL_GetCurrentCPUID>
 8104036:	4603      	mov	r3, r0
 8104038:	2b01      	cmp	r3, #1
 810403a:	d133      	bne.n	81040a4 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 810403c:	4b1b      	ldr	r3, [pc, #108]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 810403e:	695b      	ldr	r3, [r3, #20]
 8104040:	4a1a      	ldr	r2, [pc, #104]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8104042:	f023 0302 	bic.w	r3, r3, #2
 8104046:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104048:	4b19      	ldr	r3, [pc, #100]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810404a:	691b      	ldr	r3, [r3, #16]
 810404c:	4a18      	ldr	r2, [pc, #96]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810404e:	f043 0304 	orr.w	r3, r3, #4
 8104052:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104054:	f3bf 8f4f 	dsb	sy
}
 8104058:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810405a:	f3bf 8f6f 	isb	sy
}
 810405e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104060:	7afb      	ldrb	r3, [r7, #11]
 8104062:	2b01      	cmp	r3, #1
 8104064:	d101      	bne.n	810406a <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104066:	bf30      	wfi
 8104068:	e000      	b.n	810406c <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810406a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810406c:	4b10      	ldr	r3, [pc, #64]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810406e:	691b      	ldr	r3, [r3, #16]
 8104070:	4a0f      	ldr	r2, [pc, #60]	; (81040b0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104072:	f023 0304 	bic.w	r3, r3, #4
 8104076:	6113      	str	r3, [r2, #16]
 8104078:	e015      	b.n	81040a6 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810407a:	f7ff fd75 	bl	8103b68 <HAL_GetCurrentCPUID>
 810407e:	4603      	mov	r3, r0
 8104080:	2b03      	cmp	r3, #3
 8104082:	d106      	bne.n	8104092 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8104084:	4b09      	ldr	r3, [pc, #36]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8104086:	691b      	ldr	r3, [r3, #16]
 8104088:	4a08      	ldr	r2, [pc, #32]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 810408a:	f023 0304 	bic.w	r3, r3, #4
 810408e:	6113      	str	r3, [r2, #16]
 8104090:	e009      	b.n	81040a6 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104092:	4b06      	ldr	r3, [pc, #24]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8104094:	695b      	ldr	r3, [r3, #20]
 8104096:	4a05      	ldr	r2, [pc, #20]	; (81040ac <HAL_PWREx_EnterSTOPMode+0xec>)
 8104098:	f023 0304 	bic.w	r3, r3, #4
 810409c:	6153      	str	r3, [r2, #20]
 810409e:	e002      	b.n	81040a6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81040a0:	bf00      	nop
 81040a2:	e000      	b.n	81040a6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81040a4:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81040a6:	3710      	adds	r7, #16
 81040a8:	46bd      	mov	sp, r7
 81040aa:	bd80      	pop	{r7, pc}
 81040ac:	58024800 	.word	0x58024800
 81040b0:	e000ed00 	.word	0xe000ed00

081040b4 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81040b4:	b580      	push	{r7, lr}
 81040b6:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81040b8:	f7ff fd56 	bl	8103b68 <HAL_GetCurrentCPUID>
 81040bc:	4603      	mov	r3, r0
 81040be:	2b03      	cmp	r3, #3
 81040c0:	d101      	bne.n	81040c6 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81040c2:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81040c4:	e001      	b.n	81040ca <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81040c6:	bf40      	sev
    __WFE ();
 81040c8:	bf20      	wfe
}
 81040ca:	bf00      	nop
 81040cc:	bd80      	pop	{r7, pc}
	...

081040d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81040d0:	b480      	push	{r7}
 81040d2:	b089      	sub	sp, #36	; 0x24
 81040d4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81040d6:	4bb3      	ldr	r3, [pc, #716]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81040d8:	691b      	ldr	r3, [r3, #16]
 81040da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81040de:	2b18      	cmp	r3, #24
 81040e0:	f200 8155 	bhi.w	810438e <HAL_RCC_GetSysClockFreq+0x2be>
 81040e4:	a201      	add	r2, pc, #4	; (adr r2, 81040ec <HAL_RCC_GetSysClockFreq+0x1c>)
 81040e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81040ea:	bf00      	nop
 81040ec:	08104151 	.word	0x08104151
 81040f0:	0810438f 	.word	0x0810438f
 81040f4:	0810438f 	.word	0x0810438f
 81040f8:	0810438f 	.word	0x0810438f
 81040fc:	0810438f 	.word	0x0810438f
 8104100:	0810438f 	.word	0x0810438f
 8104104:	0810438f 	.word	0x0810438f
 8104108:	0810438f 	.word	0x0810438f
 810410c:	08104177 	.word	0x08104177
 8104110:	0810438f 	.word	0x0810438f
 8104114:	0810438f 	.word	0x0810438f
 8104118:	0810438f 	.word	0x0810438f
 810411c:	0810438f 	.word	0x0810438f
 8104120:	0810438f 	.word	0x0810438f
 8104124:	0810438f 	.word	0x0810438f
 8104128:	0810438f 	.word	0x0810438f
 810412c:	0810417d 	.word	0x0810417d
 8104130:	0810438f 	.word	0x0810438f
 8104134:	0810438f 	.word	0x0810438f
 8104138:	0810438f 	.word	0x0810438f
 810413c:	0810438f 	.word	0x0810438f
 8104140:	0810438f 	.word	0x0810438f
 8104144:	0810438f 	.word	0x0810438f
 8104148:	0810438f 	.word	0x0810438f
 810414c:	08104183 	.word	0x08104183
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104150:	4b94      	ldr	r3, [pc, #592]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104152:	681b      	ldr	r3, [r3, #0]
 8104154:	f003 0320 	and.w	r3, r3, #32
 8104158:	2b00      	cmp	r3, #0
 810415a:	d009      	beq.n	8104170 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810415c:	4b91      	ldr	r3, [pc, #580]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810415e:	681b      	ldr	r3, [r3, #0]
 8104160:	08db      	lsrs	r3, r3, #3
 8104162:	f003 0303 	and.w	r3, r3, #3
 8104166:	4a90      	ldr	r2, [pc, #576]	; (81043a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104168:	fa22 f303 	lsr.w	r3, r2, r3
 810416c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 810416e:	e111      	b.n	8104394 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8104170:	4b8d      	ldr	r3, [pc, #564]	; (81043a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104172:	61bb      	str	r3, [r7, #24]
    break;
 8104174:	e10e      	b.n	8104394 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8104176:	4b8d      	ldr	r3, [pc, #564]	; (81043ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104178:	61bb      	str	r3, [r7, #24]
    break;
 810417a:	e10b      	b.n	8104394 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 810417c:	4b8c      	ldr	r3, [pc, #560]	; (81043b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 810417e:	61bb      	str	r3, [r7, #24]
    break;
 8104180:	e108      	b.n	8104394 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104182:	4b88      	ldr	r3, [pc, #544]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104186:	f003 0303 	and.w	r3, r3, #3
 810418a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 810418c:	4b85      	ldr	r3, [pc, #532]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810418e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104190:	091b      	lsrs	r3, r3, #4
 8104192:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104196:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104198:	4b82      	ldr	r3, [pc, #520]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810419a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810419c:	f003 0301 	and.w	r3, r3, #1
 81041a0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81041a2:	4b80      	ldr	r3, [pc, #512]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81041a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81041a6:	08db      	lsrs	r3, r3, #3
 81041a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81041ac:	68fa      	ldr	r2, [r7, #12]
 81041ae:	fb02 f303 	mul.w	r3, r2, r3
 81041b2:	ee07 3a90 	vmov	s15, r3
 81041b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81041ba:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 81041be:	693b      	ldr	r3, [r7, #16]
 81041c0:	2b00      	cmp	r3, #0
 81041c2:	f000 80e1 	beq.w	8104388 <HAL_RCC_GetSysClockFreq+0x2b8>
 81041c6:	697b      	ldr	r3, [r7, #20]
 81041c8:	2b02      	cmp	r3, #2
 81041ca:	f000 8083 	beq.w	81042d4 <HAL_RCC_GetSysClockFreq+0x204>
 81041ce:	697b      	ldr	r3, [r7, #20]
 81041d0:	2b02      	cmp	r3, #2
 81041d2:	f200 80a1 	bhi.w	8104318 <HAL_RCC_GetSysClockFreq+0x248>
 81041d6:	697b      	ldr	r3, [r7, #20]
 81041d8:	2b00      	cmp	r3, #0
 81041da:	d003      	beq.n	81041e4 <HAL_RCC_GetSysClockFreq+0x114>
 81041dc:	697b      	ldr	r3, [r7, #20]
 81041de:	2b01      	cmp	r3, #1
 81041e0:	d056      	beq.n	8104290 <HAL_RCC_GetSysClockFreq+0x1c0>
 81041e2:	e099      	b.n	8104318 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81041e4:	4b6f      	ldr	r3, [pc, #444]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81041e6:	681b      	ldr	r3, [r3, #0]
 81041e8:	f003 0320 	and.w	r3, r3, #32
 81041ec:	2b00      	cmp	r3, #0
 81041ee:	d02d      	beq.n	810424c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81041f0:	4b6c      	ldr	r3, [pc, #432]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81041f2:	681b      	ldr	r3, [r3, #0]
 81041f4:	08db      	lsrs	r3, r3, #3
 81041f6:	f003 0303 	and.w	r3, r3, #3
 81041fa:	4a6b      	ldr	r2, [pc, #428]	; (81043a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81041fc:	fa22 f303 	lsr.w	r3, r2, r3
 8104200:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104202:	687b      	ldr	r3, [r7, #4]
 8104204:	ee07 3a90 	vmov	s15, r3
 8104208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810420c:	693b      	ldr	r3, [r7, #16]
 810420e:	ee07 3a90 	vmov	s15, r3
 8104212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810421a:	4b62      	ldr	r3, [pc, #392]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810421e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104222:	ee07 3a90 	vmov	s15, r3
 8104226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810422a:	ed97 6a02 	vldr	s12, [r7, #8]
 810422e:	eddf 5a61 	vldr	s11, [pc, #388]	; 81043b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810423a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810423e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104246:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 810424a:	e087      	b.n	810435c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810424c:	693b      	ldr	r3, [r7, #16]
 810424e:	ee07 3a90 	vmov	s15, r3
 8104252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104256:	eddf 6a58 	vldr	s13, [pc, #352]	; 81043b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 810425a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810425e:	4b51      	ldr	r3, [pc, #324]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104266:	ee07 3a90 	vmov	s15, r3
 810426a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810426e:	ed97 6a02 	vldr	s12, [r7, #8]
 8104272:	eddf 5a50 	vldr	s11, [pc, #320]	; 81043b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810427a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810427e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104286:	ee67 7a27 	vmul.f32	s15, s14, s15
 810428a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810428e:	e065      	b.n	810435c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104290:	693b      	ldr	r3, [r7, #16]
 8104292:	ee07 3a90 	vmov	s15, r3
 8104296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810429a:	eddf 6a48 	vldr	s13, [pc, #288]	; 81043bc <HAL_RCC_GetSysClockFreq+0x2ec>
 810429e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81042a2:	4b40      	ldr	r3, [pc, #256]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81042a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81042a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81042aa:	ee07 3a90 	vmov	s15, r3
 81042ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81042b2:	ed97 6a02 	vldr	s12, [r7, #8]
 81042b6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 81043b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 81042ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81042be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81042c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81042c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81042ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 81042ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81042d2:	e043      	b.n	810435c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81042d4:	693b      	ldr	r3, [r7, #16]
 81042d6:	ee07 3a90 	vmov	s15, r3
 81042da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81042de:	eddf 6a38 	vldr	s13, [pc, #224]	; 81043c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 81042e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81042e6:	4b2f      	ldr	r3, [pc, #188]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81042e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81042ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81042ee:	ee07 3a90 	vmov	s15, r3
 81042f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81042f6:	ed97 6a02 	vldr	s12, [r7, #8]
 81042fa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 81043b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 81042fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104306:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810430a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810430e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104316:	e021      	b.n	810435c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104318:	693b      	ldr	r3, [r7, #16]
 810431a:	ee07 3a90 	vmov	s15, r3
 810431e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104322:	eddf 6a26 	vldr	s13, [pc, #152]	; 81043bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8104326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810432a:	4b1e      	ldr	r3, [pc, #120]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810432c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810432e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104332:	ee07 3a90 	vmov	s15, r3
 8104336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810433a:	ed97 6a02 	vldr	s12, [r7, #8]
 810433e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 81043b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810434a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810434e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810435a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 810435c:	4b11      	ldr	r3, [pc, #68]	; (81043a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810435e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104360:	0a5b      	lsrs	r3, r3, #9
 8104362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104366:	3301      	adds	r3, #1
 8104368:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 810436a:	683b      	ldr	r3, [r7, #0]
 810436c:	ee07 3a90 	vmov	s15, r3
 8104370:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104374:	edd7 6a07 	vldr	s13, [r7, #28]
 8104378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810437c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104380:	ee17 3a90 	vmov	r3, s15
 8104384:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8104386:	e005      	b.n	8104394 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8104388:	2300      	movs	r3, #0
 810438a:	61bb      	str	r3, [r7, #24]
    break;
 810438c:	e002      	b.n	8104394 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 810438e:	4b07      	ldr	r3, [pc, #28]	; (81043ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104390:	61bb      	str	r3, [r7, #24]
    break;
 8104392:	bf00      	nop
  }

  return sysclockfreq;
 8104394:	69bb      	ldr	r3, [r7, #24]
}
 8104396:	4618      	mov	r0, r3
 8104398:	3724      	adds	r7, #36	; 0x24
 810439a:	46bd      	mov	sp, r7
 810439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81043a0:	4770      	bx	lr
 81043a2:	bf00      	nop
 81043a4:	58024400 	.word	0x58024400
 81043a8:	03d09000 	.word	0x03d09000
 81043ac:	003d0900 	.word	0x003d0900
 81043b0:	007a1200 	.word	0x007a1200
 81043b4:	46000000 	.word	0x46000000
 81043b8:	4c742400 	.word	0x4c742400
 81043bc:	4a742400 	.word	0x4a742400
 81043c0:	4af42400 	.word	0x4af42400

081043c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81043c4:	b580      	push	{r7, lr}
 81043c6:	b082      	sub	sp, #8
 81043c8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81043ca:	f7ff fe81 	bl	81040d0 <HAL_RCC_GetSysClockFreq>
 81043ce:	4602      	mov	r2, r0
 81043d0:	4b11      	ldr	r3, [pc, #68]	; (8104418 <HAL_RCC_GetHCLKFreq+0x54>)
 81043d2:	699b      	ldr	r3, [r3, #24]
 81043d4:	0a1b      	lsrs	r3, r3, #8
 81043d6:	f003 030f 	and.w	r3, r3, #15
 81043da:	4910      	ldr	r1, [pc, #64]	; (810441c <HAL_RCC_GetHCLKFreq+0x58>)
 81043dc:	5ccb      	ldrb	r3, [r1, r3]
 81043de:	f003 031f 	and.w	r3, r3, #31
 81043e2:	fa22 f303 	lsr.w	r3, r2, r3
 81043e6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81043e8:	4b0b      	ldr	r3, [pc, #44]	; (8104418 <HAL_RCC_GetHCLKFreq+0x54>)
 81043ea:	699b      	ldr	r3, [r3, #24]
 81043ec:	f003 030f 	and.w	r3, r3, #15
 81043f0:	4a0a      	ldr	r2, [pc, #40]	; (810441c <HAL_RCC_GetHCLKFreq+0x58>)
 81043f2:	5cd3      	ldrb	r3, [r2, r3]
 81043f4:	f003 031f 	and.w	r3, r3, #31
 81043f8:	687a      	ldr	r2, [r7, #4]
 81043fa:	fa22 f303 	lsr.w	r3, r2, r3
 81043fe:	4a08      	ldr	r2, [pc, #32]	; (8104420 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104400:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104402:	4b07      	ldr	r3, [pc, #28]	; (8104420 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104404:	681b      	ldr	r3, [r3, #0]
 8104406:	4a07      	ldr	r2, [pc, #28]	; (8104424 <HAL_RCC_GetHCLKFreq+0x60>)
 8104408:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810440a:	4b05      	ldr	r3, [pc, #20]	; (8104420 <HAL_RCC_GetHCLKFreq+0x5c>)
 810440c:	681b      	ldr	r3, [r3, #0]
}
 810440e:	4618      	mov	r0, r3
 8104410:	3708      	adds	r7, #8
 8104412:	46bd      	mov	sp, r7
 8104414:	bd80      	pop	{r7, pc}
 8104416:	bf00      	nop
 8104418:	58024400 	.word	0x58024400
 810441c:	081095b0 	.word	0x081095b0
 8104420:	10000004 	.word	0x10000004
 8104424:	10000000 	.word	0x10000000

08104428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104428:	b580      	push	{r7, lr}
 810442a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 810442c:	f7ff ffca 	bl	81043c4 <HAL_RCC_GetHCLKFreq>
 8104430:	4602      	mov	r2, r0
 8104432:	4b06      	ldr	r3, [pc, #24]	; (810444c <HAL_RCC_GetPCLK1Freq+0x24>)
 8104434:	69db      	ldr	r3, [r3, #28]
 8104436:	091b      	lsrs	r3, r3, #4
 8104438:	f003 0307 	and.w	r3, r3, #7
 810443c:	4904      	ldr	r1, [pc, #16]	; (8104450 <HAL_RCC_GetPCLK1Freq+0x28>)
 810443e:	5ccb      	ldrb	r3, [r1, r3]
 8104440:	f003 031f 	and.w	r3, r3, #31
 8104444:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104448:	4618      	mov	r0, r3
 810444a:	bd80      	pop	{r7, pc}
 810444c:	58024400 	.word	0x58024400
 8104450:	081095b0 	.word	0x081095b0

08104454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104454:	b580      	push	{r7, lr}
 8104456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104458:	f7ff ffb4 	bl	81043c4 <HAL_RCC_GetHCLKFreq>
 810445c:	4602      	mov	r2, r0
 810445e:	4b06      	ldr	r3, [pc, #24]	; (8104478 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104460:	69db      	ldr	r3, [r3, #28]
 8104462:	0a1b      	lsrs	r3, r3, #8
 8104464:	f003 0307 	and.w	r3, r3, #7
 8104468:	4904      	ldr	r1, [pc, #16]	; (810447c <HAL_RCC_GetPCLK2Freq+0x28>)
 810446a:	5ccb      	ldrb	r3, [r1, r3]
 810446c:	f003 031f 	and.w	r3, r3, #31
 8104470:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104474:	4618      	mov	r0, r3
 8104476:	bd80      	pop	{r7, pc}
 8104478:	58024400 	.word	0x58024400
 810447c:	081095b0 	.word	0x081095b0

08104480 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104480:	b580      	push	{r7, lr}
 8104482:	b086      	sub	sp, #24
 8104484:	af00      	add	r7, sp, #0
 8104486:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104488:	2300      	movs	r3, #0
 810448a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 810448c:	2300      	movs	r3, #0
 810448e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104490:	687b      	ldr	r3, [r7, #4]
 8104492:	681b      	ldr	r3, [r3, #0]
 8104494:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104498:	2b00      	cmp	r3, #0
 810449a:	d03f      	beq.n	810451c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81044a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81044a4:	d02a      	beq.n	81044fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 81044a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81044aa:	d824      	bhi.n	81044f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 81044ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81044b0:	d018      	beq.n	81044e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 81044b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81044b6:	d81e      	bhi.n	81044f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 81044b8:	2b00      	cmp	r3, #0
 81044ba:	d003      	beq.n	81044c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 81044bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81044c0:	d007      	beq.n	81044d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 81044c2:	e018      	b.n	81044f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81044c4:	4ba3      	ldr	r3, [pc, #652]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81044c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044c8:	4aa2      	ldr	r2, [pc, #648]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81044ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81044ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81044d0:	e015      	b.n	81044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81044d2:	687b      	ldr	r3, [r7, #4]
 81044d4:	3304      	adds	r3, #4
 81044d6:	2102      	movs	r1, #2
 81044d8:	4618      	mov	r0, r3
 81044da:	f001 fff9 	bl	81064d0 <RCCEx_PLL2_Config>
 81044de:	4603      	mov	r3, r0
 81044e0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81044e2:	e00c      	b.n	81044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81044e4:	687b      	ldr	r3, [r7, #4]
 81044e6:	3324      	adds	r3, #36	; 0x24
 81044e8:	2102      	movs	r1, #2
 81044ea:	4618      	mov	r0, r3
 81044ec:	f002 f8a2 	bl	8106634 <RCCEx_PLL3_Config>
 81044f0:	4603      	mov	r3, r0
 81044f2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81044f4:	e003      	b.n	81044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81044f6:	2301      	movs	r3, #1
 81044f8:	75fb      	strb	r3, [r7, #23]
      break;
 81044fa:	e000      	b.n	81044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 81044fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 81044fe:	7dfb      	ldrb	r3, [r7, #23]
 8104500:	2b00      	cmp	r3, #0
 8104502:	d109      	bne.n	8104518 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104504:	4b93      	ldr	r3, [pc, #588]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104506:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104508:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 810450c:	687b      	ldr	r3, [r7, #4]
 810450e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104510:	4990      	ldr	r1, [pc, #576]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104512:	4313      	orrs	r3, r2
 8104514:	650b      	str	r3, [r1, #80]	; 0x50
 8104516:	e001      	b.n	810451c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104518:	7dfb      	ldrb	r3, [r7, #23]
 810451a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 810451c:	687b      	ldr	r3, [r7, #4]
 810451e:	681b      	ldr	r3, [r3, #0]
 8104520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104524:	2b00      	cmp	r3, #0
 8104526:	d03d      	beq.n	81045a4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8104528:	687b      	ldr	r3, [r7, #4]
 810452a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810452c:	2b04      	cmp	r3, #4
 810452e:	d826      	bhi.n	810457e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8104530:	a201      	add	r2, pc, #4	; (adr r2, 8104538 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8104532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104536:	bf00      	nop
 8104538:	0810454d 	.word	0x0810454d
 810453c:	0810455b 	.word	0x0810455b
 8104540:	0810456d 	.word	0x0810456d
 8104544:	08104585 	.word	0x08104585
 8104548:	08104585 	.word	0x08104585
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810454c:	4b81      	ldr	r3, [pc, #516]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810454e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104550:	4a80      	ldr	r2, [pc, #512]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104552:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104556:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104558:	e015      	b.n	8104586 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810455a:	687b      	ldr	r3, [r7, #4]
 810455c:	3304      	adds	r3, #4
 810455e:	2100      	movs	r1, #0
 8104560:	4618      	mov	r0, r3
 8104562:	f001 ffb5 	bl	81064d0 <RCCEx_PLL2_Config>
 8104566:	4603      	mov	r3, r0
 8104568:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810456a:	e00c      	b.n	8104586 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810456c:	687b      	ldr	r3, [r7, #4]
 810456e:	3324      	adds	r3, #36	; 0x24
 8104570:	2100      	movs	r1, #0
 8104572:	4618      	mov	r0, r3
 8104574:	f002 f85e 	bl	8106634 <RCCEx_PLL3_Config>
 8104578:	4603      	mov	r3, r0
 810457a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810457c:	e003      	b.n	8104586 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810457e:	2301      	movs	r3, #1
 8104580:	75fb      	strb	r3, [r7, #23]
      break;
 8104582:	e000      	b.n	8104586 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8104584:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104586:	7dfb      	ldrb	r3, [r7, #23]
 8104588:	2b00      	cmp	r3, #0
 810458a:	d109      	bne.n	81045a0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810458c:	4b71      	ldr	r3, [pc, #452]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810458e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104590:	f023 0207 	bic.w	r2, r3, #7
 8104594:	687b      	ldr	r3, [r7, #4]
 8104596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104598:	496e      	ldr	r1, [pc, #440]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810459a:	4313      	orrs	r3, r2
 810459c:	650b      	str	r3, [r1, #80]	; 0x50
 810459e:	e001      	b.n	81045a4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81045a0:	7dfb      	ldrb	r3, [r7, #23]
 81045a2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81045a4:	687b      	ldr	r3, [r7, #4]
 81045a6:	681b      	ldr	r3, [r3, #0]
 81045a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81045ac:	2b00      	cmp	r3, #0
 81045ae:	d042      	beq.n	8104636 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 81045b0:	687b      	ldr	r3, [r7, #4]
 81045b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81045b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81045b8:	d02b      	beq.n	8104612 <HAL_RCCEx_PeriphCLKConfig+0x192>
 81045ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81045be:	d825      	bhi.n	810460c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 81045c0:	2bc0      	cmp	r3, #192	; 0xc0
 81045c2:	d028      	beq.n	8104616 <HAL_RCCEx_PeriphCLKConfig+0x196>
 81045c4:	2bc0      	cmp	r3, #192	; 0xc0
 81045c6:	d821      	bhi.n	810460c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 81045c8:	2b80      	cmp	r3, #128	; 0x80
 81045ca:	d016      	beq.n	81045fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
 81045cc:	2b80      	cmp	r3, #128	; 0x80
 81045ce:	d81d      	bhi.n	810460c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 81045d0:	2b00      	cmp	r3, #0
 81045d2:	d002      	beq.n	81045da <HAL_RCCEx_PeriphCLKConfig+0x15a>
 81045d4:	2b40      	cmp	r3, #64	; 0x40
 81045d6:	d007      	beq.n	81045e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 81045d8:	e018      	b.n	810460c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81045da:	4b5e      	ldr	r3, [pc, #376]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81045dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81045de:	4a5d      	ldr	r2, [pc, #372]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81045e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81045e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81045e6:	e017      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81045e8:	687b      	ldr	r3, [r7, #4]
 81045ea:	3304      	adds	r3, #4
 81045ec:	2100      	movs	r1, #0
 81045ee:	4618      	mov	r0, r3
 81045f0:	f001 ff6e 	bl	81064d0 <RCCEx_PLL2_Config>
 81045f4:	4603      	mov	r3, r0
 81045f6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81045f8:	e00e      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81045fa:	687b      	ldr	r3, [r7, #4]
 81045fc:	3324      	adds	r3, #36	; 0x24
 81045fe:	2100      	movs	r1, #0
 8104600:	4618      	mov	r0, r3
 8104602:	f002 f817 	bl	8106634 <RCCEx_PLL3_Config>
 8104606:	4603      	mov	r3, r0
 8104608:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810460a:	e005      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810460c:	2301      	movs	r3, #1
 810460e:	75fb      	strb	r3, [r7, #23]
      break;
 8104610:	e002      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104612:	bf00      	nop
 8104614:	e000      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104616:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104618:	7dfb      	ldrb	r3, [r7, #23]
 810461a:	2b00      	cmp	r3, #0
 810461c:	d109      	bne.n	8104632 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810461e:	4b4d      	ldr	r3, [pc, #308]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104622:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8104626:	687b      	ldr	r3, [r7, #4]
 8104628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810462a:	494a      	ldr	r1, [pc, #296]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810462c:	4313      	orrs	r3, r2
 810462e:	650b      	str	r3, [r1, #80]	; 0x50
 8104630:	e001      	b.n	8104636 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104632:	7dfb      	ldrb	r3, [r7, #23]
 8104634:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104636:	687b      	ldr	r3, [r7, #4]
 8104638:	681b      	ldr	r3, [r3, #0]
 810463a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810463e:	2b00      	cmp	r3, #0
 8104640:	d049      	beq.n	81046d6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8104642:	687b      	ldr	r3, [r7, #4]
 8104644:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104648:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810464c:	d030      	beq.n	81046b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 810464e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104652:	d82a      	bhi.n	81046aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104654:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104658:	d02c      	beq.n	81046b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 810465a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810465e:	d824      	bhi.n	81046aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104660:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104664:	d018      	beq.n	8104698 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8104666:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810466a:	d81e      	bhi.n	81046aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 810466c:	2b00      	cmp	r3, #0
 810466e:	d003      	beq.n	8104678 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8104670:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104674:	d007      	beq.n	8104686 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104676:	e018      	b.n	81046aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104678:	4b36      	ldr	r3, [pc, #216]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810467a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810467c:	4a35      	ldr	r2, [pc, #212]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810467e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104682:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104684:	e017      	b.n	81046b6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104686:	687b      	ldr	r3, [r7, #4]
 8104688:	3304      	adds	r3, #4
 810468a:	2100      	movs	r1, #0
 810468c:	4618      	mov	r0, r3
 810468e:	f001 ff1f 	bl	81064d0 <RCCEx_PLL2_Config>
 8104692:	4603      	mov	r3, r0
 8104694:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104696:	e00e      	b.n	81046b6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104698:	687b      	ldr	r3, [r7, #4]
 810469a:	3324      	adds	r3, #36	; 0x24
 810469c:	2100      	movs	r1, #0
 810469e:	4618      	mov	r0, r3
 81046a0:	f001 ffc8 	bl	8106634 <RCCEx_PLL3_Config>
 81046a4:	4603      	mov	r3, r0
 81046a6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81046a8:	e005      	b.n	81046b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81046aa:	2301      	movs	r3, #1
 81046ac:	75fb      	strb	r3, [r7, #23]
      break;
 81046ae:	e002      	b.n	81046b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 81046b0:	bf00      	nop
 81046b2:	e000      	b.n	81046b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 81046b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81046b6:	7dfb      	ldrb	r3, [r7, #23]
 81046b8:	2b00      	cmp	r3, #0
 81046ba:	d10a      	bne.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 81046bc:	4b25      	ldr	r3, [pc, #148]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81046be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81046c0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 81046c4:	687b      	ldr	r3, [r7, #4]
 81046c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81046ca:	4922      	ldr	r1, [pc, #136]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81046cc:	4313      	orrs	r3, r2
 81046ce:	658b      	str	r3, [r1, #88]	; 0x58
 81046d0:	e001      	b.n	81046d6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81046d2:	7dfb      	ldrb	r3, [r7, #23]
 81046d4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 81046d6:	687b      	ldr	r3, [r7, #4]
 81046d8:	681b      	ldr	r3, [r3, #0]
 81046da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81046de:	2b00      	cmp	r3, #0
 81046e0:	d04b      	beq.n	810477a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 81046e2:	687b      	ldr	r3, [r7, #4]
 81046e4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81046e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81046ec:	d030      	beq.n	8104750 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 81046ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81046f2:	d82a      	bhi.n	810474a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81046f4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81046f8:	d02e      	beq.n	8104758 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 81046fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81046fe:	d824      	bhi.n	810474a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104700:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104704:	d018      	beq.n	8104738 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8104706:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810470a:	d81e      	bhi.n	810474a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810470c:	2b00      	cmp	r3, #0
 810470e:	d003      	beq.n	8104718 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8104710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8104714:	d007      	beq.n	8104726 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8104716:	e018      	b.n	810474a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104718:	4b0e      	ldr	r3, [pc, #56]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810471a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810471c:	4a0d      	ldr	r2, [pc, #52]	; (8104754 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810471e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104722:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104724:	e019      	b.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104726:	687b      	ldr	r3, [r7, #4]
 8104728:	3304      	adds	r3, #4
 810472a:	2100      	movs	r1, #0
 810472c:	4618      	mov	r0, r3
 810472e:	f001 fecf 	bl	81064d0 <RCCEx_PLL2_Config>
 8104732:	4603      	mov	r3, r0
 8104734:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104736:	e010      	b.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104738:	687b      	ldr	r3, [r7, #4]
 810473a:	3324      	adds	r3, #36	; 0x24
 810473c:	2100      	movs	r1, #0
 810473e:	4618      	mov	r0, r3
 8104740:	f001 ff78 	bl	8106634 <RCCEx_PLL3_Config>
 8104744:	4603      	mov	r3, r0
 8104746:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104748:	e007      	b.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 810474a:	2301      	movs	r3, #1
 810474c:	75fb      	strb	r3, [r7, #23]
      break;
 810474e:	e004      	b.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8104750:	bf00      	nop
 8104752:	e002      	b.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8104754:	58024400 	.word	0x58024400
      break;
 8104758:	bf00      	nop
    }

    if(ret == HAL_OK)
 810475a:	7dfb      	ldrb	r3, [r7, #23]
 810475c:	2b00      	cmp	r3, #0
 810475e:	d10a      	bne.n	8104776 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104760:	4b99      	ldr	r3, [pc, #612]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104764:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8104768:	687b      	ldr	r3, [r7, #4]
 810476a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 810476e:	4996      	ldr	r1, [pc, #600]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104770:	4313      	orrs	r3, r2
 8104772:	658b      	str	r3, [r1, #88]	; 0x58
 8104774:	e001      	b.n	810477a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104776:	7dfb      	ldrb	r3, [r7, #23]
 8104778:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 810477a:	687b      	ldr	r3, [r7, #4]
 810477c:	681b      	ldr	r3, [r3, #0]
 810477e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104782:	2b00      	cmp	r3, #0
 8104784:	d032      	beq.n	81047ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8104786:	687b      	ldr	r3, [r7, #4]
 8104788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810478a:	2b30      	cmp	r3, #48	; 0x30
 810478c:	d01c      	beq.n	81047c8 <HAL_RCCEx_PeriphCLKConfig+0x348>
 810478e:	2b30      	cmp	r3, #48	; 0x30
 8104790:	d817      	bhi.n	81047c2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8104792:	2b20      	cmp	r3, #32
 8104794:	d00c      	beq.n	81047b0 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8104796:	2b20      	cmp	r3, #32
 8104798:	d813      	bhi.n	81047c2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 810479a:	2b00      	cmp	r3, #0
 810479c:	d016      	beq.n	81047cc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 810479e:	2b10      	cmp	r3, #16
 81047a0:	d10f      	bne.n	81047c2 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81047a2:	4b89      	ldr	r3, [pc, #548]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81047a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81047a6:	4a88      	ldr	r2, [pc, #544]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81047a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81047ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 81047ae:	e00e      	b.n	81047ce <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81047b0:	687b      	ldr	r3, [r7, #4]
 81047b2:	3304      	adds	r3, #4
 81047b4:	2102      	movs	r1, #2
 81047b6:	4618      	mov	r0, r3
 81047b8:	f001 fe8a 	bl	81064d0 <RCCEx_PLL2_Config>
 81047bc:	4603      	mov	r3, r0
 81047be:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 81047c0:	e005      	b.n	81047ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81047c2:	2301      	movs	r3, #1
 81047c4:	75fb      	strb	r3, [r7, #23]
      break;
 81047c6:	e002      	b.n	81047ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 81047c8:	bf00      	nop
 81047ca:	e000      	b.n	81047ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 81047cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 81047ce:	7dfb      	ldrb	r3, [r7, #23]
 81047d0:	2b00      	cmp	r3, #0
 81047d2:	d109      	bne.n	81047e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 81047d4:	4b7c      	ldr	r3, [pc, #496]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81047d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81047d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 81047dc:	687b      	ldr	r3, [r7, #4]
 81047de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81047e0:	4979      	ldr	r1, [pc, #484]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81047e2:	4313      	orrs	r3, r2
 81047e4:	64cb      	str	r3, [r1, #76]	; 0x4c
 81047e6:	e001      	b.n	81047ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81047e8:	7dfb      	ldrb	r3, [r7, #23]
 81047ea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81047ec:	687b      	ldr	r3, [r7, #4]
 81047ee:	681b      	ldr	r3, [r3, #0]
 81047f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81047f4:	2b00      	cmp	r3, #0
 81047f6:	d047      	beq.n	8104888 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 81047f8:	687b      	ldr	r3, [r7, #4]
 81047fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81047fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104800:	d030      	beq.n	8104864 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8104802:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104806:	d82a      	bhi.n	810485e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104808:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810480c:	d02c      	beq.n	8104868 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 810480e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104812:	d824      	bhi.n	810485e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104814:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104818:	d018      	beq.n	810484c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 810481a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810481e:	d81e      	bhi.n	810485e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104820:	2b00      	cmp	r3, #0
 8104822:	d003      	beq.n	810482c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8104824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104828:	d007      	beq.n	810483a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 810482a:	e018      	b.n	810485e <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810482c:	4b66      	ldr	r3, [pc, #408]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810482e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104830:	4a65      	ldr	r2, [pc, #404]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104836:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104838:	e017      	b.n	810486a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810483a:	687b      	ldr	r3, [r7, #4]
 810483c:	3304      	adds	r3, #4
 810483e:	2100      	movs	r1, #0
 8104840:	4618      	mov	r0, r3
 8104842:	f001 fe45 	bl	81064d0 <RCCEx_PLL2_Config>
 8104846:	4603      	mov	r3, r0
 8104848:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810484a:	e00e      	b.n	810486a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810484c:	687b      	ldr	r3, [r7, #4]
 810484e:	3324      	adds	r3, #36	; 0x24
 8104850:	2100      	movs	r1, #0
 8104852:	4618      	mov	r0, r3
 8104854:	f001 feee 	bl	8106634 <RCCEx_PLL3_Config>
 8104858:	4603      	mov	r3, r0
 810485a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810485c:	e005      	b.n	810486a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810485e:	2301      	movs	r3, #1
 8104860:	75fb      	strb	r3, [r7, #23]
      break;
 8104862:	e002      	b.n	810486a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8104864:	bf00      	nop
 8104866:	e000      	b.n	810486a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8104868:	bf00      	nop
    }

    if(ret == HAL_OK)
 810486a:	7dfb      	ldrb	r3, [r7, #23]
 810486c:	2b00      	cmp	r3, #0
 810486e:	d109      	bne.n	8104884 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104870:	4b55      	ldr	r3, [pc, #340]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104874:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8104878:	687b      	ldr	r3, [r7, #4]
 810487a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810487c:	4952      	ldr	r1, [pc, #328]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810487e:	4313      	orrs	r3, r2
 8104880:	650b      	str	r3, [r1, #80]	; 0x50
 8104882:	e001      	b.n	8104888 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104884:	7dfb      	ldrb	r3, [r7, #23]
 8104886:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104888:	687b      	ldr	r3, [r7, #4]
 810488a:	681b      	ldr	r3, [r3, #0]
 810488c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8104890:	2b00      	cmp	r3, #0
 8104892:	d049      	beq.n	8104928 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8104894:	687b      	ldr	r3, [r7, #4]
 8104896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104898:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810489c:	d02e      	beq.n	81048fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 810489e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81048a2:	d828      	bhi.n	81048f6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 81048a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81048a8:	d02a      	beq.n	8104900 <HAL_RCCEx_PeriphCLKConfig+0x480>
 81048aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81048ae:	d822      	bhi.n	81048f6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 81048b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81048b4:	d026      	beq.n	8104904 <HAL_RCCEx_PeriphCLKConfig+0x484>
 81048b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81048ba:	d81c      	bhi.n	81048f6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 81048bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81048c0:	d010      	beq.n	81048e4 <HAL_RCCEx_PeriphCLKConfig+0x464>
 81048c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81048c6:	d816      	bhi.n	81048f6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 81048c8:	2b00      	cmp	r3, #0
 81048ca:	d01d      	beq.n	8104908 <HAL_RCCEx_PeriphCLKConfig+0x488>
 81048cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81048d0:	d111      	bne.n	81048f6 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81048d2:	687b      	ldr	r3, [r7, #4]
 81048d4:	3304      	adds	r3, #4
 81048d6:	2101      	movs	r1, #1
 81048d8:	4618      	mov	r0, r3
 81048da:	f001 fdf9 	bl	81064d0 <RCCEx_PLL2_Config>
 81048de:	4603      	mov	r3, r0
 81048e0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81048e2:	e012      	b.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81048e4:	687b      	ldr	r3, [r7, #4]
 81048e6:	3324      	adds	r3, #36	; 0x24
 81048e8:	2101      	movs	r1, #1
 81048ea:	4618      	mov	r0, r3
 81048ec:	f001 fea2 	bl	8106634 <RCCEx_PLL3_Config>
 81048f0:	4603      	mov	r3, r0
 81048f2:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81048f4:	e009      	b.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81048f6:	2301      	movs	r3, #1
 81048f8:	75fb      	strb	r3, [r7, #23]
      break;
 81048fa:	e006      	b.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81048fc:	bf00      	nop
 81048fe:	e004      	b.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104900:	bf00      	nop
 8104902:	e002      	b.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104904:	bf00      	nop
 8104906:	e000      	b.n	810490a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104908:	bf00      	nop
    }

    if(ret == HAL_OK)
 810490a:	7dfb      	ldrb	r3, [r7, #23]
 810490c:	2b00      	cmp	r3, #0
 810490e:	d109      	bne.n	8104924 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104910:	4b2d      	ldr	r3, [pc, #180]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104914:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8104918:	687b      	ldr	r3, [r7, #4]
 810491a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810491c:	492a      	ldr	r1, [pc, #168]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810491e:	4313      	orrs	r3, r2
 8104920:	650b      	str	r3, [r1, #80]	; 0x50
 8104922:	e001      	b.n	8104928 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104924:	7dfb      	ldrb	r3, [r7, #23]
 8104926:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104928:	687b      	ldr	r3, [r7, #4]
 810492a:	681b      	ldr	r3, [r3, #0]
 810492c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8104930:	2b00      	cmp	r3, #0
 8104932:	d04d      	beq.n	81049d0 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8104934:	687b      	ldr	r3, [r7, #4]
 8104936:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810493a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810493e:	d02e      	beq.n	810499e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8104940:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104944:	d828      	bhi.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810494a:	d02a      	beq.n	81049a2 <HAL_RCCEx_PeriphCLKConfig+0x522>
 810494c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104950:	d822      	bhi.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104952:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104956:	d026      	beq.n	81049a6 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8104958:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810495c:	d81c      	bhi.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0x518>
 810495e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104962:	d010      	beq.n	8104986 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8104964:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104968:	d816      	bhi.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0x518>
 810496a:	2b00      	cmp	r3, #0
 810496c:	d01d      	beq.n	81049aa <HAL_RCCEx_PeriphCLKConfig+0x52a>
 810496e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104972:	d111      	bne.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104974:	687b      	ldr	r3, [r7, #4]
 8104976:	3304      	adds	r3, #4
 8104978:	2101      	movs	r1, #1
 810497a:	4618      	mov	r0, r3
 810497c:	f001 fda8 	bl	81064d0 <RCCEx_PLL2_Config>
 8104980:	4603      	mov	r3, r0
 8104982:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104984:	e012      	b.n	81049ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104986:	687b      	ldr	r3, [r7, #4]
 8104988:	3324      	adds	r3, #36	; 0x24
 810498a:	2101      	movs	r1, #1
 810498c:	4618      	mov	r0, r3
 810498e:	f001 fe51 	bl	8106634 <RCCEx_PLL3_Config>
 8104992:	4603      	mov	r3, r0
 8104994:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104996:	e009      	b.n	81049ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8104998:	2301      	movs	r3, #1
 810499a:	75fb      	strb	r3, [r7, #23]
      break;
 810499c:	e006      	b.n	81049ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810499e:	bf00      	nop
 81049a0:	e004      	b.n	81049ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81049a2:	bf00      	nop
 81049a4:	e002      	b.n	81049ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81049a6:	bf00      	nop
 81049a8:	e000      	b.n	81049ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81049aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81049ac:	7dfb      	ldrb	r3, [r7, #23]
 81049ae:	2b00      	cmp	r3, #0
 81049b0:	d10c      	bne.n	81049cc <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81049b2:	4b05      	ldr	r3, [pc, #20]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81049b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81049b6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81049ba:	687b      	ldr	r3, [r7, #4]
 81049bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81049c0:	4901      	ldr	r1, [pc, #4]	; (81049c8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81049c2:	4313      	orrs	r3, r2
 81049c4:	658b      	str	r3, [r1, #88]	; 0x58
 81049c6:	e003      	b.n	81049d0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 81049c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81049cc:	7dfb      	ldrb	r3, [r7, #23]
 81049ce:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 81049d0:	687b      	ldr	r3, [r7, #4]
 81049d2:	681b      	ldr	r3, [r3, #0]
 81049d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81049d8:	2b00      	cmp	r3, #0
 81049da:	d02f      	beq.n	8104a3c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 81049dc:	687b      	ldr	r3, [r7, #4]
 81049de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81049e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81049e4:	d00e      	beq.n	8104a04 <HAL_RCCEx_PeriphCLKConfig+0x584>
 81049e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81049ea:	d814      	bhi.n	8104a16 <HAL_RCCEx_PeriphCLKConfig+0x596>
 81049ec:	2b00      	cmp	r3, #0
 81049ee:	d015      	beq.n	8104a1c <HAL_RCCEx_PeriphCLKConfig+0x59c>
 81049f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81049f4:	d10f      	bne.n	8104a16 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81049f6:	4bb0      	ldr	r3, [pc, #704]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81049f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81049fa:	4aaf      	ldr	r2, [pc, #700]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81049fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104a00:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8104a02:	e00c      	b.n	8104a1e <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104a04:	687b      	ldr	r3, [r7, #4]
 8104a06:	3304      	adds	r3, #4
 8104a08:	2101      	movs	r1, #1
 8104a0a:	4618      	mov	r0, r3
 8104a0c:	f001 fd60 	bl	81064d0 <RCCEx_PLL2_Config>
 8104a10:	4603      	mov	r3, r0
 8104a12:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8104a14:	e003      	b.n	8104a1e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104a16:	2301      	movs	r3, #1
 8104a18:	75fb      	strb	r3, [r7, #23]
      break;
 8104a1a:	e000      	b.n	8104a1e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8104a1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104a1e:	7dfb      	ldrb	r3, [r7, #23]
 8104a20:	2b00      	cmp	r3, #0
 8104a22:	d109      	bne.n	8104a38 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104a24:	4ba4      	ldr	r3, [pc, #656]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104a28:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8104a2c:	687b      	ldr	r3, [r7, #4]
 8104a2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104a30:	49a1      	ldr	r1, [pc, #644]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104a32:	4313      	orrs	r3, r2
 8104a34:	650b      	str	r3, [r1, #80]	; 0x50
 8104a36:	e001      	b.n	8104a3c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a38:	7dfb      	ldrb	r3, [r7, #23]
 8104a3a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8104a3c:	687b      	ldr	r3, [r7, #4]
 8104a3e:	681b      	ldr	r3, [r3, #0]
 8104a40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104a44:	2b00      	cmp	r3, #0
 8104a46:	d032      	beq.n	8104aae <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104a4c:	2b03      	cmp	r3, #3
 8104a4e:	d81b      	bhi.n	8104a88 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8104a50:	a201      	add	r2, pc, #4	; (adr r2, 8104a58 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8104a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104a56:	bf00      	nop
 8104a58:	08104a8f 	.word	0x08104a8f
 8104a5c:	08104a69 	.word	0x08104a69
 8104a60:	08104a77 	.word	0x08104a77
 8104a64:	08104a8f 	.word	0x08104a8f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a68:	4b93      	ldr	r3, [pc, #588]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104a6c:	4a92      	ldr	r2, [pc, #584]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104a6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104a72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8104a74:	e00c      	b.n	8104a90 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104a76:	687b      	ldr	r3, [r7, #4]
 8104a78:	3304      	adds	r3, #4
 8104a7a:	2102      	movs	r1, #2
 8104a7c:	4618      	mov	r0, r3
 8104a7e:	f001 fd27 	bl	81064d0 <RCCEx_PLL2_Config>
 8104a82:	4603      	mov	r3, r0
 8104a84:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8104a86:	e003      	b.n	8104a90 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8104a88:	2301      	movs	r3, #1
 8104a8a:	75fb      	strb	r3, [r7, #23]
      break;
 8104a8c:	e000      	b.n	8104a90 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8104a8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104a90:	7dfb      	ldrb	r3, [r7, #23]
 8104a92:	2b00      	cmp	r3, #0
 8104a94:	d109      	bne.n	8104aaa <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104a96:	4b88      	ldr	r3, [pc, #544]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104a9a:	f023 0203 	bic.w	r2, r3, #3
 8104a9e:	687b      	ldr	r3, [r7, #4]
 8104aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104aa2:	4985      	ldr	r1, [pc, #532]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104aa4:	4313      	orrs	r3, r2
 8104aa6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104aa8:	e001      	b.n	8104aae <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104aaa:	7dfb      	ldrb	r3, [r7, #23]
 8104aac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104aae:	687b      	ldr	r3, [r7, #4]
 8104ab0:	681b      	ldr	r3, [r3, #0]
 8104ab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8104ab6:	2b00      	cmp	r3, #0
 8104ab8:	f000 8088 	beq.w	8104bcc <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104abc:	4b7f      	ldr	r3, [pc, #508]	; (8104cbc <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104abe:	681b      	ldr	r3, [r3, #0]
 8104ac0:	4a7e      	ldr	r2, [pc, #504]	; (8104cbc <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104ac6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104ac8:	f7fd fe72 	bl	81027b0 <HAL_GetTick>
 8104acc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104ace:	e009      	b.n	8104ae4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104ad0:	f7fd fe6e 	bl	81027b0 <HAL_GetTick>
 8104ad4:	4602      	mov	r2, r0
 8104ad6:	693b      	ldr	r3, [r7, #16]
 8104ad8:	1ad3      	subs	r3, r2, r3
 8104ada:	2b64      	cmp	r3, #100	; 0x64
 8104adc:	d902      	bls.n	8104ae4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8104ade:	2303      	movs	r3, #3
 8104ae0:	75fb      	strb	r3, [r7, #23]
        break;
 8104ae2:	e005      	b.n	8104af0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104ae4:	4b75      	ldr	r3, [pc, #468]	; (8104cbc <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104ae6:	681b      	ldr	r3, [r3, #0]
 8104ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104aec:	2b00      	cmp	r3, #0
 8104aee:	d0ef      	beq.n	8104ad0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8104af0:	7dfb      	ldrb	r3, [r7, #23]
 8104af2:	2b00      	cmp	r3, #0
 8104af4:	d168      	bne.n	8104bc8 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104af6:	4b70      	ldr	r3, [pc, #448]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104af8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104afa:	687b      	ldr	r3, [r7, #4]
 8104afc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104b00:	4053      	eors	r3, r2
 8104b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104b06:	2b00      	cmp	r3, #0
 8104b08:	d013      	beq.n	8104b32 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104b0a:	4b6b      	ldr	r3, [pc, #428]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8104b12:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8104b14:	4b68      	ldr	r3, [pc, #416]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104b18:	4a67      	ldr	r2, [pc, #412]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8104b1e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104b20:	4b65      	ldr	r3, [pc, #404]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104b24:	4a64      	ldr	r2, [pc, #400]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8104b2a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8104b2c:	4a62      	ldr	r2, [pc, #392]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b2e:	68fb      	ldr	r3, [r7, #12]
 8104b30:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104b32:	687b      	ldr	r3, [r7, #4]
 8104b34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104b38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104b3c:	d115      	bne.n	8104b6a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8104b3e:	f7fd fe37 	bl	81027b0 <HAL_GetTick>
 8104b42:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104b44:	e00b      	b.n	8104b5e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104b46:	f7fd fe33 	bl	81027b0 <HAL_GetTick>
 8104b4a:	4602      	mov	r2, r0
 8104b4c:	693b      	ldr	r3, [r7, #16]
 8104b4e:	1ad3      	subs	r3, r2, r3
 8104b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8104b54:	4293      	cmp	r3, r2
 8104b56:	d902      	bls.n	8104b5e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8104b58:	2303      	movs	r3, #3
 8104b5a:	75fb      	strb	r3, [r7, #23]
            break;
 8104b5c:	e005      	b.n	8104b6a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104b5e:	4b56      	ldr	r3, [pc, #344]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104b62:	f003 0302 	and.w	r3, r3, #2
 8104b66:	2b00      	cmp	r3, #0
 8104b68:	d0ed      	beq.n	8104b46 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8104b6a:	7dfb      	ldrb	r3, [r7, #23]
 8104b6c:	2b00      	cmp	r3, #0
 8104b6e:	d128      	bne.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104b70:	687b      	ldr	r3, [r7, #4]
 8104b72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104b7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104b7e:	d10f      	bne.n	8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8104b80:	4b4d      	ldr	r3, [pc, #308]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b82:	691b      	ldr	r3, [r3, #16]
 8104b84:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8104b88:	687b      	ldr	r3, [r7, #4]
 8104b8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104b8e:	091b      	lsrs	r3, r3, #4
 8104b90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8104b94:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8104b98:	4947      	ldr	r1, [pc, #284]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104b9a:	4313      	orrs	r3, r2
 8104b9c:	610b      	str	r3, [r1, #16]
 8104b9e:	e005      	b.n	8104bac <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8104ba0:	4b45      	ldr	r3, [pc, #276]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104ba2:	691b      	ldr	r3, [r3, #16]
 8104ba4:	4a44      	ldr	r2, [pc, #272]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104ba6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8104baa:	6113      	str	r3, [r2, #16]
 8104bac:	4b42      	ldr	r3, [pc, #264]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104bae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104bb0:	687b      	ldr	r3, [r7, #4]
 8104bb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104bba:	493f      	ldr	r1, [pc, #252]	; (8104cb8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104bbc:	4313      	orrs	r3, r2
 8104bbe:	670b      	str	r3, [r1, #112]	; 0x70
 8104bc0:	e004      	b.n	8104bcc <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8104bc2:	7dfb      	ldrb	r3, [r7, #23]
 8104bc4:	75bb      	strb	r3, [r7, #22]
 8104bc6:	e001      	b.n	8104bcc <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bc8:	7dfb      	ldrb	r3, [r7, #23]
 8104bca:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104bcc:	687b      	ldr	r3, [r7, #4]
 8104bce:	681b      	ldr	r3, [r3, #0]
 8104bd0:	f003 0301 	and.w	r3, r3, #1
 8104bd4:	2b00      	cmp	r3, #0
 8104bd6:	f000 8083 	beq.w	8104ce0 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8104bda:	687b      	ldr	r3, [r7, #4]
 8104bdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104bde:	2b28      	cmp	r3, #40	; 0x28
 8104be0:	d866      	bhi.n	8104cb0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8104be2:	a201      	add	r2, pc, #4	; (adr r2, 8104be8 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8104be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104be8:	08104cc1 	.word	0x08104cc1
 8104bec:	08104cb1 	.word	0x08104cb1
 8104bf0:	08104cb1 	.word	0x08104cb1
 8104bf4:	08104cb1 	.word	0x08104cb1
 8104bf8:	08104cb1 	.word	0x08104cb1
 8104bfc:	08104cb1 	.word	0x08104cb1
 8104c00:	08104cb1 	.word	0x08104cb1
 8104c04:	08104cb1 	.word	0x08104cb1
 8104c08:	08104c8d 	.word	0x08104c8d
 8104c0c:	08104cb1 	.word	0x08104cb1
 8104c10:	08104cb1 	.word	0x08104cb1
 8104c14:	08104cb1 	.word	0x08104cb1
 8104c18:	08104cb1 	.word	0x08104cb1
 8104c1c:	08104cb1 	.word	0x08104cb1
 8104c20:	08104cb1 	.word	0x08104cb1
 8104c24:	08104cb1 	.word	0x08104cb1
 8104c28:	08104c9f 	.word	0x08104c9f
 8104c2c:	08104cb1 	.word	0x08104cb1
 8104c30:	08104cb1 	.word	0x08104cb1
 8104c34:	08104cb1 	.word	0x08104cb1
 8104c38:	08104cb1 	.word	0x08104cb1
 8104c3c:	08104cb1 	.word	0x08104cb1
 8104c40:	08104cb1 	.word	0x08104cb1
 8104c44:	08104cb1 	.word	0x08104cb1
 8104c48:	08104cc1 	.word	0x08104cc1
 8104c4c:	08104cb1 	.word	0x08104cb1
 8104c50:	08104cb1 	.word	0x08104cb1
 8104c54:	08104cb1 	.word	0x08104cb1
 8104c58:	08104cb1 	.word	0x08104cb1
 8104c5c:	08104cb1 	.word	0x08104cb1
 8104c60:	08104cb1 	.word	0x08104cb1
 8104c64:	08104cb1 	.word	0x08104cb1
 8104c68:	08104cc1 	.word	0x08104cc1
 8104c6c:	08104cb1 	.word	0x08104cb1
 8104c70:	08104cb1 	.word	0x08104cb1
 8104c74:	08104cb1 	.word	0x08104cb1
 8104c78:	08104cb1 	.word	0x08104cb1
 8104c7c:	08104cb1 	.word	0x08104cb1
 8104c80:	08104cb1 	.word	0x08104cb1
 8104c84:	08104cb1 	.word	0x08104cb1
 8104c88:	08104cc1 	.word	0x08104cc1
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104c8c:	687b      	ldr	r3, [r7, #4]
 8104c8e:	3304      	adds	r3, #4
 8104c90:	2101      	movs	r1, #1
 8104c92:	4618      	mov	r0, r3
 8104c94:	f001 fc1c 	bl	81064d0 <RCCEx_PLL2_Config>
 8104c98:	4603      	mov	r3, r0
 8104c9a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8104c9c:	e011      	b.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104c9e:	687b      	ldr	r3, [r7, #4]
 8104ca0:	3324      	adds	r3, #36	; 0x24
 8104ca2:	2101      	movs	r1, #1
 8104ca4:	4618      	mov	r0, r3
 8104ca6:	f001 fcc5 	bl	8106634 <RCCEx_PLL3_Config>
 8104caa:	4603      	mov	r3, r0
 8104cac:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8104cae:	e008      	b.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104cb0:	2301      	movs	r3, #1
 8104cb2:	75fb      	strb	r3, [r7, #23]
      break;
 8104cb4:	e005      	b.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8104cb6:	bf00      	nop
 8104cb8:	58024400 	.word	0x58024400
 8104cbc:	58024800 	.word	0x58024800
      break;
 8104cc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104cc2:	7dfb      	ldrb	r3, [r7, #23]
 8104cc4:	2b00      	cmp	r3, #0
 8104cc6:	d109      	bne.n	8104cdc <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104cc8:	4b96      	ldr	r3, [pc, #600]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104ccc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8104cd0:	687b      	ldr	r3, [r7, #4]
 8104cd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104cd4:	4993      	ldr	r1, [pc, #588]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104cd6:	4313      	orrs	r3, r2
 8104cd8:	654b      	str	r3, [r1, #84]	; 0x54
 8104cda:	e001      	b.n	8104ce0 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104cdc:	7dfb      	ldrb	r3, [r7, #23]
 8104cde:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104ce0:	687b      	ldr	r3, [r7, #4]
 8104ce2:	681b      	ldr	r3, [r3, #0]
 8104ce4:	f003 0302 	and.w	r3, r3, #2
 8104ce8:	2b00      	cmp	r3, #0
 8104cea:	d038      	beq.n	8104d5e <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8104cec:	687b      	ldr	r3, [r7, #4]
 8104cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104cf0:	2b05      	cmp	r3, #5
 8104cf2:	d821      	bhi.n	8104d38 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8104cf4:	a201      	add	r2, pc, #4	; (adr r2, 8104cfc <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8104cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104cfa:	bf00      	nop
 8104cfc:	08104d3f 	.word	0x08104d3f
 8104d00:	08104d15 	.word	0x08104d15
 8104d04:	08104d27 	.word	0x08104d27
 8104d08:	08104d3f 	.word	0x08104d3f
 8104d0c:	08104d3f 	.word	0x08104d3f
 8104d10:	08104d3f 	.word	0x08104d3f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104d14:	687b      	ldr	r3, [r7, #4]
 8104d16:	3304      	adds	r3, #4
 8104d18:	2101      	movs	r1, #1
 8104d1a:	4618      	mov	r0, r3
 8104d1c:	f001 fbd8 	bl	81064d0 <RCCEx_PLL2_Config>
 8104d20:	4603      	mov	r3, r0
 8104d22:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104d24:	e00c      	b.n	8104d40 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104d26:	687b      	ldr	r3, [r7, #4]
 8104d28:	3324      	adds	r3, #36	; 0x24
 8104d2a:	2101      	movs	r1, #1
 8104d2c:	4618      	mov	r0, r3
 8104d2e:	f001 fc81 	bl	8106634 <RCCEx_PLL3_Config>
 8104d32:	4603      	mov	r3, r0
 8104d34:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104d36:	e003      	b.n	8104d40 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104d38:	2301      	movs	r3, #1
 8104d3a:	75fb      	strb	r3, [r7, #23]
      break;
 8104d3c:	e000      	b.n	8104d40 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8104d3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104d40:	7dfb      	ldrb	r3, [r7, #23]
 8104d42:	2b00      	cmp	r3, #0
 8104d44:	d109      	bne.n	8104d5a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8104d46:	4b77      	ldr	r3, [pc, #476]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104d4a:	f023 0207 	bic.w	r2, r3, #7
 8104d4e:	687b      	ldr	r3, [r7, #4]
 8104d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104d52:	4974      	ldr	r1, [pc, #464]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104d54:	4313      	orrs	r3, r2
 8104d56:	654b      	str	r3, [r1, #84]	; 0x54
 8104d58:	e001      	b.n	8104d5e <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d5a:	7dfb      	ldrb	r3, [r7, #23]
 8104d5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8104d5e:	687b      	ldr	r3, [r7, #4]
 8104d60:	681b      	ldr	r3, [r3, #0]
 8104d62:	f003 0304 	and.w	r3, r3, #4
 8104d66:	2b00      	cmp	r3, #0
 8104d68:	d03a      	beq.n	8104de0 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8104d6a:	687b      	ldr	r3, [r7, #4]
 8104d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104d70:	2b05      	cmp	r3, #5
 8104d72:	d821      	bhi.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8104d74:	a201      	add	r2, pc, #4	; (adr r2, 8104d7c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8104d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104d7a:	bf00      	nop
 8104d7c:	08104dbf 	.word	0x08104dbf
 8104d80:	08104d95 	.word	0x08104d95
 8104d84:	08104da7 	.word	0x08104da7
 8104d88:	08104dbf 	.word	0x08104dbf
 8104d8c:	08104dbf 	.word	0x08104dbf
 8104d90:	08104dbf 	.word	0x08104dbf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104d94:	687b      	ldr	r3, [r7, #4]
 8104d96:	3304      	adds	r3, #4
 8104d98:	2101      	movs	r1, #1
 8104d9a:	4618      	mov	r0, r3
 8104d9c:	f001 fb98 	bl	81064d0 <RCCEx_PLL2_Config>
 8104da0:	4603      	mov	r3, r0
 8104da2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104da4:	e00c      	b.n	8104dc0 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104da6:	687b      	ldr	r3, [r7, #4]
 8104da8:	3324      	adds	r3, #36	; 0x24
 8104daa:	2101      	movs	r1, #1
 8104dac:	4618      	mov	r0, r3
 8104dae:	f001 fc41 	bl	8106634 <RCCEx_PLL3_Config>
 8104db2:	4603      	mov	r3, r0
 8104db4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104db6:	e003      	b.n	8104dc0 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104db8:	2301      	movs	r3, #1
 8104dba:	75fb      	strb	r3, [r7, #23]
      break;
 8104dbc:	e000      	b.n	8104dc0 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8104dbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104dc0:	7dfb      	ldrb	r3, [r7, #23]
 8104dc2:	2b00      	cmp	r3, #0
 8104dc4:	d10a      	bne.n	8104ddc <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104dc6:	4b57      	ldr	r3, [pc, #348]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104dca:	f023 0207 	bic.w	r2, r3, #7
 8104dce:	687b      	ldr	r3, [r7, #4]
 8104dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104dd4:	4953      	ldr	r1, [pc, #332]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104dd6:	4313      	orrs	r3, r2
 8104dd8:	658b      	str	r3, [r1, #88]	; 0x58
 8104dda:	e001      	b.n	8104de0 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ddc:	7dfb      	ldrb	r3, [r7, #23]
 8104dde:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104de0:	687b      	ldr	r3, [r7, #4]
 8104de2:	681b      	ldr	r3, [r3, #0]
 8104de4:	f003 0320 	and.w	r3, r3, #32
 8104de8:	2b00      	cmp	r3, #0
 8104dea:	d04b      	beq.n	8104e84 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8104dec:	687b      	ldr	r3, [r7, #4]
 8104dee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8104df2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104df6:	d02e      	beq.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8104df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104dfc:	d828      	bhi.n	8104e50 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104e02:	d02a      	beq.n	8104e5a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8104e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104e08:	d822      	bhi.n	8104e50 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104e0a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104e0e:	d026      	beq.n	8104e5e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8104e10:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104e14:	d81c      	bhi.n	8104e50 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104e16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104e1a:	d010      	beq.n	8104e3e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8104e1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104e20:	d816      	bhi.n	8104e50 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104e22:	2b00      	cmp	r3, #0
 8104e24:	d01d      	beq.n	8104e62 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8104e26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104e2a:	d111      	bne.n	8104e50 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104e2c:	687b      	ldr	r3, [r7, #4]
 8104e2e:	3304      	adds	r3, #4
 8104e30:	2100      	movs	r1, #0
 8104e32:	4618      	mov	r0, r3
 8104e34:	f001 fb4c 	bl	81064d0 <RCCEx_PLL2_Config>
 8104e38:	4603      	mov	r3, r0
 8104e3a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8104e3c:	e012      	b.n	8104e64 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104e3e:	687b      	ldr	r3, [r7, #4]
 8104e40:	3324      	adds	r3, #36	; 0x24
 8104e42:	2102      	movs	r1, #2
 8104e44:	4618      	mov	r0, r3
 8104e46:	f001 fbf5 	bl	8106634 <RCCEx_PLL3_Config>
 8104e4a:	4603      	mov	r3, r0
 8104e4c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8104e4e:	e009      	b.n	8104e64 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104e50:	2301      	movs	r3, #1
 8104e52:	75fb      	strb	r3, [r7, #23]
      break;
 8104e54:	e006      	b.n	8104e64 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8104e56:	bf00      	nop
 8104e58:	e004      	b.n	8104e64 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8104e5a:	bf00      	nop
 8104e5c:	e002      	b.n	8104e64 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8104e5e:	bf00      	nop
 8104e60:	e000      	b.n	8104e64 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8104e62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104e64:	7dfb      	ldrb	r3, [r7, #23]
 8104e66:	2b00      	cmp	r3, #0
 8104e68:	d10a      	bne.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8104e6a:	4b2e      	ldr	r3, [pc, #184]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104e6e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8104e72:	687b      	ldr	r3, [r7, #4]
 8104e74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8104e78:	492a      	ldr	r1, [pc, #168]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104e7a:	4313      	orrs	r3, r2
 8104e7c:	654b      	str	r3, [r1, #84]	; 0x54
 8104e7e:	e001      	b.n	8104e84 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e80:	7dfb      	ldrb	r3, [r7, #23]
 8104e82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8104e84:	687b      	ldr	r3, [r7, #4]
 8104e86:	681b      	ldr	r3, [r3, #0]
 8104e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104e8c:	2b00      	cmp	r3, #0
 8104e8e:	d04d      	beq.n	8104f2c <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8104e90:	687b      	ldr	r3, [r7, #4]
 8104e92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104e96:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104e9a:	d02e      	beq.n	8104efa <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8104e9c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104ea0:	d828      	bhi.n	8104ef4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104ea2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104ea6:	d02a      	beq.n	8104efe <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8104ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104eac:	d822      	bhi.n	8104ef4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104eae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104eb2:	d026      	beq.n	8104f02 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8104eb4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104eb8:	d81c      	bhi.n	8104ef4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104ebe:	d010      	beq.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8104ec0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104ec4:	d816      	bhi.n	8104ef4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104ec6:	2b00      	cmp	r3, #0
 8104ec8:	d01d      	beq.n	8104f06 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8104eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104ece:	d111      	bne.n	8104ef4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104ed0:	687b      	ldr	r3, [r7, #4]
 8104ed2:	3304      	adds	r3, #4
 8104ed4:	2100      	movs	r1, #0
 8104ed6:	4618      	mov	r0, r3
 8104ed8:	f001 fafa 	bl	81064d0 <RCCEx_PLL2_Config>
 8104edc:	4603      	mov	r3, r0
 8104ede:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104ee0:	e012      	b.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104ee2:	687b      	ldr	r3, [r7, #4]
 8104ee4:	3324      	adds	r3, #36	; 0x24
 8104ee6:	2102      	movs	r1, #2
 8104ee8:	4618      	mov	r0, r3
 8104eea:	f001 fba3 	bl	8106634 <RCCEx_PLL3_Config>
 8104eee:	4603      	mov	r3, r0
 8104ef0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104ef2:	e009      	b.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104ef4:	2301      	movs	r3, #1
 8104ef6:	75fb      	strb	r3, [r7, #23]
      break;
 8104ef8:	e006      	b.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104efa:	bf00      	nop
 8104efc:	e004      	b.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104efe:	bf00      	nop
 8104f00:	e002      	b.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104f02:	bf00      	nop
 8104f04:	e000      	b.n	8104f08 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104f06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104f08:	7dfb      	ldrb	r3, [r7, #23]
 8104f0a:	2b00      	cmp	r3, #0
 8104f0c:	d10c      	bne.n	8104f28 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8104f0e:	4b05      	ldr	r3, [pc, #20]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104f12:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8104f16:	687b      	ldr	r3, [r7, #4]
 8104f18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104f1c:	4901      	ldr	r1, [pc, #4]	; (8104f24 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104f1e:	4313      	orrs	r3, r2
 8104f20:	658b      	str	r3, [r1, #88]	; 0x58
 8104f22:	e003      	b.n	8104f2c <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8104f24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f28:	7dfb      	ldrb	r3, [r7, #23]
 8104f2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104f2c:	687b      	ldr	r3, [r7, #4]
 8104f2e:	681b      	ldr	r3, [r3, #0]
 8104f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104f34:	2b00      	cmp	r3, #0
 8104f36:	d04b      	beq.n	8104fd0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8104f38:	687b      	ldr	r3, [r7, #4]
 8104f3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104f3e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104f42:	d02e      	beq.n	8104fa2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8104f44:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104f48:	d828      	bhi.n	8104f9c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104f4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104f4e:	d02a      	beq.n	8104fa6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8104f50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104f54:	d822      	bhi.n	8104f9c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104f56:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104f5a:	d026      	beq.n	8104faa <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8104f5c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104f60:	d81c      	bhi.n	8104f9c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104f62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104f66:	d010      	beq.n	8104f8a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8104f68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104f6c:	d816      	bhi.n	8104f9c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104f6e:	2b00      	cmp	r3, #0
 8104f70:	d01d      	beq.n	8104fae <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8104f72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104f76:	d111      	bne.n	8104f9c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104f78:	687b      	ldr	r3, [r7, #4]
 8104f7a:	3304      	adds	r3, #4
 8104f7c:	2100      	movs	r1, #0
 8104f7e:	4618      	mov	r0, r3
 8104f80:	f001 faa6 	bl	81064d0 <RCCEx_PLL2_Config>
 8104f84:	4603      	mov	r3, r0
 8104f86:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8104f88:	e012      	b.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104f8a:	687b      	ldr	r3, [r7, #4]
 8104f8c:	3324      	adds	r3, #36	; 0x24
 8104f8e:	2102      	movs	r1, #2
 8104f90:	4618      	mov	r0, r3
 8104f92:	f001 fb4f 	bl	8106634 <RCCEx_PLL3_Config>
 8104f96:	4603      	mov	r3, r0
 8104f98:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8104f9a:	e009      	b.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104f9c:	2301      	movs	r3, #1
 8104f9e:	75fb      	strb	r3, [r7, #23]
      break;
 8104fa0:	e006      	b.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104fa2:	bf00      	nop
 8104fa4:	e004      	b.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104fa6:	bf00      	nop
 8104fa8:	e002      	b.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104faa:	bf00      	nop
 8104fac:	e000      	b.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104fae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104fb0:	7dfb      	ldrb	r3, [r7, #23]
 8104fb2:	2b00      	cmp	r3, #0
 8104fb4:	d10a      	bne.n	8104fcc <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8104fb6:	4b9d      	ldr	r3, [pc, #628]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104fba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8104fbe:	687b      	ldr	r3, [r7, #4]
 8104fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104fc4:	4999      	ldr	r1, [pc, #612]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104fc6:	4313      	orrs	r3, r2
 8104fc8:	658b      	str	r3, [r1, #88]	; 0x58
 8104fca:	e001      	b.n	8104fd0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104fcc:	7dfb      	ldrb	r3, [r7, #23]
 8104fce:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104fd0:	687b      	ldr	r3, [r7, #4]
 8104fd2:	681b      	ldr	r3, [r3, #0]
 8104fd4:	f003 0308 	and.w	r3, r3, #8
 8104fd8:	2b00      	cmp	r3, #0
 8104fda:	d01a      	beq.n	8105012 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8104fdc:	687b      	ldr	r3, [r7, #4]
 8104fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104fe6:	d10a      	bne.n	8104ffe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8104fe8:	687b      	ldr	r3, [r7, #4]
 8104fea:	3324      	adds	r3, #36	; 0x24
 8104fec:	2102      	movs	r1, #2
 8104fee:	4618      	mov	r0, r3
 8104ff0:	f001 fb20 	bl	8106634 <RCCEx_PLL3_Config>
 8104ff4:	4603      	mov	r3, r0
 8104ff6:	2b00      	cmp	r3, #0
 8104ff8:	d001      	beq.n	8104ffe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8104ffa:	2301      	movs	r3, #1
 8104ffc:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104ffe:	4b8b      	ldr	r3, [pc, #556]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105002:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8105006:	687b      	ldr	r3, [r7, #4]
 8105008:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810500c:	4987      	ldr	r1, [pc, #540]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810500e:	4313      	orrs	r3, r2
 8105010:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8105012:	687b      	ldr	r3, [r7, #4]
 8105014:	681b      	ldr	r3, [r3, #0]
 8105016:	f003 0310 	and.w	r3, r3, #16
 810501a:	2b00      	cmp	r3, #0
 810501c:	d01a      	beq.n	8105054 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 810501e:	687b      	ldr	r3, [r7, #4]
 8105020:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8105024:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105028:	d10a      	bne.n	8105040 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 810502a:	687b      	ldr	r3, [r7, #4]
 810502c:	3324      	adds	r3, #36	; 0x24
 810502e:	2102      	movs	r1, #2
 8105030:	4618      	mov	r0, r3
 8105032:	f001 faff 	bl	8106634 <RCCEx_PLL3_Config>
 8105036:	4603      	mov	r3, r0
 8105038:	2b00      	cmp	r3, #0
 810503a:	d001      	beq.n	8105040 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 810503c:	2301      	movs	r3, #1
 810503e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8105040:	4b7a      	ldr	r3, [pc, #488]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105044:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8105048:	687b      	ldr	r3, [r7, #4]
 810504a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810504e:	4977      	ldr	r1, [pc, #476]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105050:	4313      	orrs	r3, r2
 8105052:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8105054:	687b      	ldr	r3, [r7, #4]
 8105056:	681b      	ldr	r3, [r3, #0]
 8105058:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 810505c:	2b00      	cmp	r3, #0
 810505e:	d034      	beq.n	81050ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8105060:	687b      	ldr	r3, [r7, #4]
 8105062:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105066:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810506a:	d01d      	beq.n	81050a8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 810506c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105070:	d817      	bhi.n	81050a2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8105072:	2b00      	cmp	r3, #0
 8105074:	d003      	beq.n	810507e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8105076:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810507a:	d009      	beq.n	8105090 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 810507c:	e011      	b.n	81050a2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810507e:	687b      	ldr	r3, [r7, #4]
 8105080:	3304      	adds	r3, #4
 8105082:	2100      	movs	r1, #0
 8105084:	4618      	mov	r0, r3
 8105086:	f001 fa23 	bl	81064d0 <RCCEx_PLL2_Config>
 810508a:	4603      	mov	r3, r0
 810508c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 810508e:	e00c      	b.n	81050aa <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8105090:	687b      	ldr	r3, [r7, #4]
 8105092:	3324      	adds	r3, #36	; 0x24
 8105094:	2102      	movs	r1, #2
 8105096:	4618      	mov	r0, r3
 8105098:	f001 facc 	bl	8106634 <RCCEx_PLL3_Config>
 810509c:	4603      	mov	r3, r0
 810509e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81050a0:	e003      	b.n	81050aa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81050a2:	2301      	movs	r3, #1
 81050a4:	75fb      	strb	r3, [r7, #23]
      break;
 81050a6:	e000      	b.n	81050aa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 81050a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81050aa:	7dfb      	ldrb	r3, [r7, #23]
 81050ac:	2b00      	cmp	r3, #0
 81050ae:	d10a      	bne.n	81050c6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81050b0:	4b5e      	ldr	r3, [pc, #376]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81050b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81050b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 81050b8:	687b      	ldr	r3, [r7, #4]
 81050ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81050be:	495b      	ldr	r1, [pc, #364]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81050c0:	4313      	orrs	r3, r2
 81050c2:	658b      	str	r3, [r1, #88]	; 0x58
 81050c4:	e001      	b.n	81050ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81050c6:	7dfb      	ldrb	r3, [r7, #23]
 81050c8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81050ca:	687b      	ldr	r3, [r7, #4]
 81050cc:	681b      	ldr	r3, [r3, #0]
 81050ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81050d2:	2b00      	cmp	r3, #0
 81050d4:	d033      	beq.n	810513e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 81050d6:	687b      	ldr	r3, [r7, #4]
 81050d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81050dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81050e0:	d01c      	beq.n	810511c <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 81050e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81050e6:	d816      	bhi.n	8105116 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 81050e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81050ec:	d003      	beq.n	81050f6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 81050ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81050f2:	d007      	beq.n	8105104 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 81050f4:	e00f      	b.n	8105116 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81050f6:	4b4d      	ldr	r3, [pc, #308]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81050f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050fa:	4a4c      	ldr	r2, [pc, #304]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81050fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105100:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8105102:	e00c      	b.n	810511e <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105104:	687b      	ldr	r3, [r7, #4]
 8105106:	3324      	adds	r3, #36	; 0x24
 8105108:	2101      	movs	r1, #1
 810510a:	4618      	mov	r0, r3
 810510c:	f001 fa92 	bl	8106634 <RCCEx_PLL3_Config>
 8105110:	4603      	mov	r3, r0
 8105112:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8105114:	e003      	b.n	810511e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105116:	2301      	movs	r3, #1
 8105118:	75fb      	strb	r3, [r7, #23]
      break;
 810511a:	e000      	b.n	810511e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 810511c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810511e:	7dfb      	ldrb	r3, [r7, #23]
 8105120:	2b00      	cmp	r3, #0
 8105122:	d10a      	bne.n	810513a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105124:	4b41      	ldr	r3, [pc, #260]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105128:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 810512c:	687b      	ldr	r3, [r7, #4]
 810512e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105132:	493e      	ldr	r1, [pc, #248]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105134:	4313      	orrs	r3, r2
 8105136:	654b      	str	r3, [r1, #84]	; 0x54
 8105138:	e001      	b.n	810513e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810513a:	7dfb      	ldrb	r3, [r7, #23]
 810513c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810513e:	687b      	ldr	r3, [r7, #4]
 8105140:	681b      	ldr	r3, [r3, #0]
 8105142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8105146:	2b00      	cmp	r3, #0
 8105148:	d029      	beq.n	810519e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 810514a:	687b      	ldr	r3, [r7, #4]
 810514c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810514e:	2b00      	cmp	r3, #0
 8105150:	d003      	beq.n	810515a <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8105152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105156:	d007      	beq.n	8105168 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8105158:	e00f      	b.n	810517a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810515a:	4b34      	ldr	r3, [pc, #208]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810515e:	4a33      	ldr	r2, [pc, #204]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105164:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105166:	e00b      	b.n	8105180 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105168:	687b      	ldr	r3, [r7, #4]
 810516a:	3304      	adds	r3, #4
 810516c:	2102      	movs	r1, #2
 810516e:	4618      	mov	r0, r3
 8105170:	f001 f9ae 	bl	81064d0 <RCCEx_PLL2_Config>
 8105174:	4603      	mov	r3, r0
 8105176:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105178:	e002      	b.n	8105180 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 810517a:	2301      	movs	r3, #1
 810517c:	75fb      	strb	r3, [r7, #23]
      break;
 810517e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105180:	7dfb      	ldrb	r3, [r7, #23]
 8105182:	2b00      	cmp	r3, #0
 8105184:	d109      	bne.n	810519a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105186:	4b29      	ldr	r3, [pc, #164]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810518a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810518e:	687b      	ldr	r3, [r7, #4]
 8105190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105192:	4926      	ldr	r1, [pc, #152]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105194:	4313      	orrs	r3, r2
 8105196:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105198:	e001      	b.n	810519e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810519a:	7dfb      	ldrb	r3, [r7, #23]
 810519c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 810519e:	687b      	ldr	r3, [r7, #4]
 81051a0:	681b      	ldr	r3, [r3, #0]
 81051a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81051a6:	2b00      	cmp	r3, #0
 81051a8:	d00a      	beq.n	81051c0 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 81051aa:	687b      	ldr	r3, [r7, #4]
 81051ac:	3324      	adds	r3, #36	; 0x24
 81051ae:	2102      	movs	r1, #2
 81051b0:	4618      	mov	r0, r3
 81051b2:	f001 fa3f 	bl	8106634 <RCCEx_PLL3_Config>
 81051b6:	4603      	mov	r3, r0
 81051b8:	2b00      	cmp	r3, #0
 81051ba:	d001      	beq.n	81051c0 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 81051bc:	2301      	movs	r3, #1
 81051be:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81051c0:	687b      	ldr	r3, [r7, #4]
 81051c2:	681b      	ldr	r3, [r3, #0]
 81051c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81051c8:	2b00      	cmp	r3, #0
 81051ca:	d033      	beq.n	8105234 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 81051cc:	687b      	ldr	r3, [r7, #4]
 81051ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81051d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81051d4:	d017      	beq.n	8105206 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 81051d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81051da:	d811      	bhi.n	8105200 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 81051dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81051e0:	d013      	beq.n	810520a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 81051e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81051e6:	d80b      	bhi.n	8105200 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 81051e8:	2b00      	cmp	r3, #0
 81051ea:	d010      	beq.n	810520e <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 81051ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81051f0:	d106      	bne.n	8105200 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81051f2:	4b0e      	ldr	r3, [pc, #56]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051f6:	4a0d      	ldr	r2, [pc, #52]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81051f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81051fc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 81051fe:	e007      	b.n	8105210 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105200:	2301      	movs	r3, #1
 8105202:	75fb      	strb	r3, [r7, #23]
      break;
 8105204:	e004      	b.n	8105210 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105206:	bf00      	nop
 8105208:	e002      	b.n	8105210 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810520a:	bf00      	nop
 810520c:	e000      	b.n	8105210 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810520e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105210:	7dfb      	ldrb	r3, [r7, #23]
 8105212:	2b00      	cmp	r3, #0
 8105214:	d10c      	bne.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105216:	4b05      	ldr	r3, [pc, #20]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810521a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810521e:	687b      	ldr	r3, [r7, #4]
 8105220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105222:	4902      	ldr	r1, [pc, #8]	; (810522c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105224:	4313      	orrs	r3, r2
 8105226:	654b      	str	r3, [r1, #84]	; 0x54
 8105228:	e004      	b.n	8105234 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 810522a:	bf00      	nop
 810522c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105230:	7dfb      	ldrb	r3, [r7, #23]
 8105232:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105234:	687b      	ldr	r3, [r7, #4]
 8105236:	681b      	ldr	r3, [r3, #0]
 8105238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810523c:	2b00      	cmp	r3, #0
 810523e:	d008      	beq.n	8105252 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105240:	4b31      	ldr	r3, [pc, #196]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105244:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8105248:	687b      	ldr	r3, [r7, #4]
 810524a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810524c:	492e      	ldr	r1, [pc, #184]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810524e:	4313      	orrs	r3, r2
 8105250:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105252:	687b      	ldr	r3, [r7, #4]
 8105254:	681b      	ldr	r3, [r3, #0]
 8105256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810525a:	2b00      	cmp	r3, #0
 810525c:	d009      	beq.n	8105272 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810525e:	4b2a      	ldr	r3, [pc, #168]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105260:	691b      	ldr	r3, [r3, #16]
 8105262:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8105266:	687b      	ldr	r3, [r7, #4]
 8105268:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810526c:	4926      	ldr	r1, [pc, #152]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810526e:	4313      	orrs	r3, r2
 8105270:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8105272:	687b      	ldr	r3, [r7, #4]
 8105274:	681b      	ldr	r3, [r3, #0]
 8105276:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810527a:	2b00      	cmp	r3, #0
 810527c:	d008      	beq.n	8105290 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810527e:	4b22      	ldr	r3, [pc, #136]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105282:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8105286:	687b      	ldr	r3, [r7, #4]
 8105288:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810528a:	491f      	ldr	r1, [pc, #124]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810528c:	4313      	orrs	r3, r2
 810528e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105290:	687b      	ldr	r3, [r7, #4]
 8105292:	681b      	ldr	r3, [r3, #0]
 8105294:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8105298:	2b00      	cmp	r3, #0
 810529a:	d00d      	beq.n	81052b8 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810529c:	4b1a      	ldr	r3, [pc, #104]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810529e:	691b      	ldr	r3, [r3, #16]
 81052a0:	4a19      	ldr	r2, [pc, #100]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 81052a6:	6113      	str	r3, [r2, #16]
 81052a8:	4b17      	ldr	r3, [pc, #92]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052aa:	691a      	ldr	r2, [r3, #16]
 81052ac:	687b      	ldr	r3, [r7, #4]
 81052ae:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 81052b2:	4915      	ldr	r1, [pc, #84]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052b4:	4313      	orrs	r3, r2
 81052b6:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81052b8:	687b      	ldr	r3, [r7, #4]
 81052ba:	681b      	ldr	r3, [r3, #0]
 81052bc:	2b00      	cmp	r3, #0
 81052be:	da08      	bge.n	81052d2 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81052c0:	4b11      	ldr	r3, [pc, #68]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81052c4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81052c8:	687b      	ldr	r3, [r7, #4]
 81052ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81052cc:	490e      	ldr	r1, [pc, #56]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052ce:	4313      	orrs	r3, r2
 81052d0:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81052d2:	687b      	ldr	r3, [r7, #4]
 81052d4:	681b      	ldr	r3, [r3, #0]
 81052d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81052da:	2b00      	cmp	r3, #0
 81052dc:	d009      	beq.n	81052f2 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81052de:	4b0a      	ldr	r3, [pc, #40]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81052e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81052ec:	4906      	ldr	r1, [pc, #24]	; (8105308 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81052ee:	4313      	orrs	r3, r2
 81052f0:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 81052f2:	7dbb      	ldrb	r3, [r7, #22]
 81052f4:	2b00      	cmp	r3, #0
 81052f6:	d101      	bne.n	81052fc <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 81052f8:	2300      	movs	r3, #0
 81052fa:	e000      	b.n	81052fe <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 81052fc:	2301      	movs	r3, #1
}
 81052fe:	4618      	mov	r0, r3
 8105300:	3718      	adds	r7, #24
 8105302:	46bd      	mov	sp, r7
 8105304:	bd80      	pop	{r7, pc}
 8105306:	bf00      	nop
 8105308:	58024400 	.word	0x58024400

0810530c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 810530c:	b580      	push	{r7, lr}
 810530e:	b090      	sub	sp, #64	; 0x40
 8105310:	af00      	add	r7, sp, #0
 8105312:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105314:	687b      	ldr	r3, [r7, #4]
 8105316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810531a:	f040 8095 	bne.w	8105448 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 810531e:	4b97      	ldr	r3, [pc, #604]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105322:	f003 0307 	and.w	r3, r3, #7
 8105326:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810532a:	2b04      	cmp	r3, #4
 810532c:	f200 8088 	bhi.w	8105440 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8105330:	a201      	add	r2, pc, #4	; (adr r2, 8105338 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8105332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105336:	bf00      	nop
 8105338:	0810534d 	.word	0x0810534d
 810533c:	08105375 	.word	0x08105375
 8105340:	0810539d 	.word	0x0810539d
 8105344:	08105439 	.word	0x08105439
 8105348:	081053c5 	.word	0x081053c5
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810534c:	4b8b      	ldr	r3, [pc, #556]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810534e:	681b      	ldr	r3, [r3, #0]
 8105350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105354:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105358:	d108      	bne.n	810536c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810535a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810535e:	4618      	mov	r0, r3
 8105360:	f000 ff64 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8105364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105366:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105368:	f000 bc94 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810536c:	2300      	movs	r3, #0
 810536e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105370:	f000 bc90 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105374:	4b81      	ldr	r3, [pc, #516]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105376:	681b      	ldr	r3, [r3, #0]
 8105378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810537c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105380:	d108      	bne.n	8105394 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105382:	f107 0318 	add.w	r3, r7, #24
 8105386:	4618      	mov	r0, r3
 8105388:	f000 fca8 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810538c:	69bb      	ldr	r3, [r7, #24]
 810538e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105390:	f000 bc80 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105394:	2300      	movs	r3, #0
 8105396:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105398:	f000 bc7c 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810539c:	4b77      	ldr	r3, [pc, #476]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810539e:	681b      	ldr	r3, [r3, #0]
 81053a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81053a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81053a8:	d108      	bne.n	81053bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81053aa:	f107 030c 	add.w	r3, r7, #12
 81053ae:	4618      	mov	r0, r3
 81053b0:	f000 fde8 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81053b4:	68fb      	ldr	r3, [r7, #12]
 81053b6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81053b8:	f000 bc6c 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81053bc:	2300      	movs	r3, #0
 81053be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81053c0:	f000 bc68 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81053c4:	4b6d      	ldr	r3, [pc, #436]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81053c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81053c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81053cc:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81053ce:	4b6b      	ldr	r3, [pc, #428]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81053d0:	681b      	ldr	r3, [r3, #0]
 81053d2:	f003 0304 	and.w	r3, r3, #4
 81053d6:	2b04      	cmp	r3, #4
 81053d8:	d10c      	bne.n	81053f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 81053da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81053dc:	2b00      	cmp	r3, #0
 81053de:	d109      	bne.n	81053f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81053e0:	4b66      	ldr	r3, [pc, #408]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81053e2:	681b      	ldr	r3, [r3, #0]
 81053e4:	08db      	lsrs	r3, r3, #3
 81053e6:	f003 0303 	and.w	r3, r3, #3
 81053ea:	4a65      	ldr	r2, [pc, #404]	; (8105580 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 81053ec:	fa22 f303 	lsr.w	r3, r2, r3
 81053f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81053f2:	e01f      	b.n	8105434 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81053f4:	4b61      	ldr	r3, [pc, #388]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81053f6:	681b      	ldr	r3, [r3, #0]
 81053f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81053fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105400:	d106      	bne.n	8105410 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8105402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105404:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105408:	d102      	bne.n	8105410 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 810540a:	4b5e      	ldr	r3, [pc, #376]	; (8105584 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 810540c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810540e:	e011      	b.n	8105434 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105410:	4b5a      	ldr	r3, [pc, #360]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105412:	681b      	ldr	r3, [r3, #0]
 8105414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105418:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810541c:	d106      	bne.n	810542c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 810541e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105424:	d102      	bne.n	810542c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105426:	4b58      	ldr	r3, [pc, #352]	; (8105588 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105428:	63fb      	str	r3, [r7, #60]	; 0x3c
 810542a:	e003      	b.n	8105434 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810542c:	2300      	movs	r3, #0
 810542e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105430:	f000 bc30 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105434:	f000 bc2e 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105438:	4b54      	ldr	r3, [pc, #336]	; (810558c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 810543a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810543c:	f000 bc2a 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105440:	2300      	movs	r3, #0
 8105442:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105444:	f000 bc26 	b.w	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8105448:	687b      	ldr	r3, [r7, #4]
 810544a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810544e:	f040 809f 	bne.w	8105590 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8105452:	4b4a      	ldr	r3, [pc, #296]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105456:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 810545a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 810545c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810545e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105462:	d04d      	beq.n	8105500 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8105464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810546a:	f200 8084 	bhi.w	8105576 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 810546e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105470:	2bc0      	cmp	r3, #192	; 0xc0
 8105472:	d07d      	beq.n	8105570 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8105474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105476:	2bc0      	cmp	r3, #192	; 0xc0
 8105478:	d87d      	bhi.n	8105576 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 810547a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810547c:	2b80      	cmp	r3, #128	; 0x80
 810547e:	d02d      	beq.n	81054dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8105480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105482:	2b80      	cmp	r3, #128	; 0x80
 8105484:	d877      	bhi.n	8105576 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105488:	2b00      	cmp	r3, #0
 810548a:	d003      	beq.n	8105494 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 810548c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810548e:	2b40      	cmp	r3, #64	; 0x40
 8105490:	d012      	beq.n	81054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8105492:	e070      	b.n	8105576 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105494:	4b39      	ldr	r3, [pc, #228]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105496:	681b      	ldr	r3, [r3, #0]
 8105498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810549c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81054a0:	d107      	bne.n	81054b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81054a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81054a6:	4618      	mov	r0, r3
 81054a8:	f000 fec0 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81054ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81054ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81054b0:	e3f0      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81054b2:	2300      	movs	r3, #0
 81054b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81054b6:	e3ed      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81054b8:	4b30      	ldr	r3, [pc, #192]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81054ba:	681b      	ldr	r3, [r3, #0]
 81054bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81054c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81054c4:	d107      	bne.n	81054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81054c6:	f107 0318 	add.w	r3, r7, #24
 81054ca:	4618      	mov	r0, r3
 81054cc:	f000 fc06 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81054d0:	69bb      	ldr	r3, [r7, #24]
 81054d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81054d4:	e3de      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81054d6:	2300      	movs	r3, #0
 81054d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81054da:	e3db      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81054dc:	4b27      	ldr	r3, [pc, #156]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81054de:	681b      	ldr	r3, [r3, #0]
 81054e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81054e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81054e8:	d107      	bne.n	81054fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81054ea:	f107 030c 	add.w	r3, r7, #12
 81054ee:	4618      	mov	r0, r3
 81054f0:	f000 fd48 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81054f4:	68fb      	ldr	r3, [r7, #12]
 81054f6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81054f8:	e3cc      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81054fa:	2300      	movs	r3, #0
 81054fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81054fe:	e3c9      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105500:	4b1e      	ldr	r3, [pc, #120]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105504:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105508:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810550a:	4b1c      	ldr	r3, [pc, #112]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810550c:	681b      	ldr	r3, [r3, #0]
 810550e:	f003 0304 	and.w	r3, r3, #4
 8105512:	2b04      	cmp	r3, #4
 8105514:	d10c      	bne.n	8105530 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8105516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105518:	2b00      	cmp	r3, #0
 810551a:	d109      	bne.n	8105530 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810551c:	4b17      	ldr	r3, [pc, #92]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810551e:	681b      	ldr	r3, [r3, #0]
 8105520:	08db      	lsrs	r3, r3, #3
 8105522:	f003 0303 	and.w	r3, r3, #3
 8105526:	4a16      	ldr	r2, [pc, #88]	; (8105580 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105528:	fa22 f303 	lsr.w	r3, r2, r3
 810552c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810552e:	e01e      	b.n	810556e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105530:	4b12      	ldr	r3, [pc, #72]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105532:	681b      	ldr	r3, [r3, #0]
 8105534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810553c:	d106      	bne.n	810554c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 810553e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105540:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105544:	d102      	bne.n	810554c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105546:	4b0f      	ldr	r3, [pc, #60]	; (8105584 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105548:	63fb      	str	r3, [r7, #60]	; 0x3c
 810554a:	e010      	b.n	810556e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810554c:	4b0b      	ldr	r3, [pc, #44]	; (810557c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810554e:	681b      	ldr	r3, [r3, #0]
 8105550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105554:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105558:	d106      	bne.n	8105568 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 810555a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810555c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105560:	d102      	bne.n	8105568 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105562:	4b09      	ldr	r3, [pc, #36]	; (8105588 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105564:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105566:	e002      	b.n	810556e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105568:	2300      	movs	r3, #0
 810556a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810556c:	e392      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810556e:	e391      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105570:	4b06      	ldr	r3, [pc, #24]	; (810558c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105572:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105574:	e38e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105576:	2300      	movs	r3, #0
 8105578:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810557a:	e38b      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810557c:	58024400 	.word	0x58024400
 8105580:	03d09000 	.word	0x03d09000
 8105584:	003d0900 	.word	0x003d0900
 8105588:	007a1200 	.word	0x007a1200
 810558c:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8105590:	687b      	ldr	r3, [r7, #4]
 8105592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105596:	f040 809c 	bne.w	81056d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 810559a:	4b9d      	ldr	r3, [pc, #628]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810559c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810559e:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 81055a2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 81055a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81055aa:	d054      	beq.n	8105656 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 81055ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81055b2:	f200 808b 	bhi.w	81056cc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 81055b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055b8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81055bc:	f000 8083 	beq.w	81056c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 81055c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055c2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81055c6:	f200 8081 	bhi.w	81056cc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 81055ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81055d0:	d02f      	beq.n	8105632 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 81055d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81055d8:	d878      	bhi.n	81056cc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 81055da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055dc:	2b00      	cmp	r3, #0
 81055de:	d004      	beq.n	81055ea <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 81055e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81055e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81055e6:	d012      	beq.n	810560e <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 81055e8:	e070      	b.n	81056cc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81055ea:	4b89      	ldr	r3, [pc, #548]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81055ec:	681b      	ldr	r3, [r3, #0]
 81055ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81055f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81055f6:	d107      	bne.n	8105608 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81055f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81055fc:	4618      	mov	r0, r3
 81055fe:	f000 fe15 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105604:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105606:	e345      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105608:	2300      	movs	r3, #0
 810560a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810560c:	e342      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810560e:	4b80      	ldr	r3, [pc, #512]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105610:	681b      	ldr	r3, [r3, #0]
 8105612:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105616:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810561a:	d107      	bne.n	810562c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810561c:	f107 0318 	add.w	r3, r7, #24
 8105620:	4618      	mov	r0, r3
 8105622:	f000 fb5b 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105626:	69bb      	ldr	r3, [r7, #24]
 8105628:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810562a:	e333      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810562c:	2300      	movs	r3, #0
 810562e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105630:	e330      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105632:	4b77      	ldr	r3, [pc, #476]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105634:	681b      	ldr	r3, [r3, #0]
 8105636:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810563a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810563e:	d107      	bne.n	8105650 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105640:	f107 030c 	add.w	r3, r7, #12
 8105644:	4618      	mov	r0, r3
 8105646:	f000 fc9d 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810564a:	68fb      	ldr	r3, [r7, #12]
 810564c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810564e:	e321      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105650:	2300      	movs	r3, #0
 8105652:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105654:	e31e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105656:	4b6e      	ldr	r3, [pc, #440]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810565a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810565e:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105660:	4b6b      	ldr	r3, [pc, #428]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105662:	681b      	ldr	r3, [r3, #0]
 8105664:	f003 0304 	and.w	r3, r3, #4
 8105668:	2b04      	cmp	r3, #4
 810566a:	d10c      	bne.n	8105686 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 810566c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810566e:	2b00      	cmp	r3, #0
 8105670:	d109      	bne.n	8105686 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105672:	4b67      	ldr	r3, [pc, #412]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105674:	681b      	ldr	r3, [r3, #0]
 8105676:	08db      	lsrs	r3, r3, #3
 8105678:	f003 0303 	and.w	r3, r3, #3
 810567c:	4a65      	ldr	r2, [pc, #404]	; (8105814 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 810567e:	fa22 f303 	lsr.w	r3, r2, r3
 8105682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105684:	e01e      	b.n	81056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105686:	4b62      	ldr	r3, [pc, #392]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105688:	681b      	ldr	r3, [r3, #0]
 810568a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810568e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105692:	d106      	bne.n	81056a2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8105694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105696:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810569a:	d102      	bne.n	81056a2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 810569c:	4b5e      	ldr	r3, [pc, #376]	; (8105818 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 810569e:	63fb      	str	r3, [r7, #60]	; 0x3c
 81056a0:	e010      	b.n	81056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81056a2:	4b5b      	ldr	r3, [pc, #364]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81056a4:	681b      	ldr	r3, [r3, #0]
 81056a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81056aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81056ae:	d106      	bne.n	81056be <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 81056b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81056b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81056b6:	d102      	bne.n	81056be <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81056b8:	4b58      	ldr	r3, [pc, #352]	; (810581c <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 81056ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 81056bc:	e002      	b.n	81056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81056be:	2300      	movs	r3, #0
 81056c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81056c2:	e2e7      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81056c4:	e2e6      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81056c6:	4b56      	ldr	r3, [pc, #344]	; (8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 81056c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056ca:	e2e3      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 81056cc:	2300      	movs	r3, #0
 81056ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056d0:	e2e0      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81056d2:	687b      	ldr	r3, [r7, #4]
 81056d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81056d8:	f040 80a7 	bne.w	810582a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 81056dc:	4b4c      	ldr	r3, [pc, #304]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81056de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81056e0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 81056e4:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 81056e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81056e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81056ec:	d055      	beq.n	810579a <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 81056ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81056f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81056f4:	f200 8096 	bhi.w	8105824 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 81056f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81056fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81056fe:	f000 8084 	beq.w	810580a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8105702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105704:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105708:	f200 808c 	bhi.w	8105824 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 810570c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810570e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105712:	d030      	beq.n	8105776 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8105714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105716:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810571a:	f200 8083 	bhi.w	8105824 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 810571e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105720:	2b00      	cmp	r3, #0
 8105722:	d004      	beq.n	810572e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8105724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105726:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810572a:	d012      	beq.n	8105752 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 810572c:	e07a      	b.n	8105824 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810572e:	4b38      	ldr	r3, [pc, #224]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105730:	681b      	ldr	r3, [r3, #0]
 8105732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105736:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810573a:	d107      	bne.n	810574c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810573c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105740:	4618      	mov	r0, r3
 8105742:	f000 fd73 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105748:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810574a:	e2a3      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810574c:	2300      	movs	r3, #0
 810574e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105750:	e2a0      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105752:	4b2f      	ldr	r3, [pc, #188]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105754:	681b      	ldr	r3, [r3, #0]
 8105756:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810575a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810575e:	d107      	bne.n	8105770 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105760:	f107 0318 	add.w	r3, r7, #24
 8105764:	4618      	mov	r0, r3
 8105766:	f000 fab9 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810576a:	69bb      	ldr	r3, [r7, #24]
 810576c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 810576e:	e291      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105770:	2300      	movs	r3, #0
 8105772:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105774:	e28e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105776:	4b26      	ldr	r3, [pc, #152]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105778:	681b      	ldr	r3, [r3, #0]
 810577a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810577e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105782:	d107      	bne.n	8105794 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105784:	f107 030c 	add.w	r3, r7, #12
 8105788:	4618      	mov	r0, r3
 810578a:	f000 fbfb 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810578e:	68fb      	ldr	r3, [r7, #12]
 8105790:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105792:	e27f      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105794:	2300      	movs	r3, #0
 8105796:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105798:	e27c      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 810579a:	4b1d      	ldr	r3, [pc, #116]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810579c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810579e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81057a2:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81057a4:	4b1a      	ldr	r3, [pc, #104]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81057a6:	681b      	ldr	r3, [r3, #0]
 81057a8:	f003 0304 	and.w	r3, r3, #4
 81057ac:	2b04      	cmp	r3, #4
 81057ae:	d10c      	bne.n	81057ca <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 81057b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81057b2:	2b00      	cmp	r3, #0
 81057b4:	d109      	bne.n	81057ca <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81057b6:	4b16      	ldr	r3, [pc, #88]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81057b8:	681b      	ldr	r3, [r3, #0]
 81057ba:	08db      	lsrs	r3, r3, #3
 81057bc:	f003 0303 	and.w	r3, r3, #3
 81057c0:	4a14      	ldr	r2, [pc, #80]	; (8105814 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 81057c2:	fa22 f303 	lsr.w	r3, r2, r3
 81057c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81057c8:	e01e      	b.n	8105808 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81057ca:	4b11      	ldr	r3, [pc, #68]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81057cc:	681b      	ldr	r3, [r3, #0]
 81057ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81057d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81057d6:	d106      	bne.n	81057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 81057d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81057da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81057de:	d102      	bne.n	81057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81057e0:	4b0d      	ldr	r3, [pc, #52]	; (8105818 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 81057e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81057e4:	e010      	b.n	8105808 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81057e6:	4b0a      	ldr	r3, [pc, #40]	; (8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81057e8:	681b      	ldr	r3, [r3, #0]
 81057ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81057ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81057f2:	d106      	bne.n	8105802 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 81057f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81057f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81057fa:	d102      	bne.n	8105802 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81057fc:	4b07      	ldr	r3, [pc, #28]	; (810581c <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 81057fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105800:	e002      	b.n	8105808 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105802:	2300      	movs	r3, #0
 8105804:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105806:	e245      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105808:	e244      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 810580a:	4b05      	ldr	r3, [pc, #20]	; (8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 810580c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810580e:	e241      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105810:	58024400 	.word	0x58024400
 8105814:	03d09000 	.word	0x03d09000
 8105818:	003d0900 	.word	0x003d0900
 810581c:	007a1200 	.word	0x007a1200
 8105820:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 8105824:	2300      	movs	r3, #0
 8105826:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105828:	e234      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810582a:	687b      	ldr	r3, [r7, #4]
 810582c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105830:	f040 809c 	bne.w	810596c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8105834:	4b9b      	ldr	r3, [pc, #620]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105838:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 810583c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810583e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105840:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105844:	d054      	beq.n	81058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8105846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105848:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810584c:	f200 808b 	bhi.w	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105852:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8105856:	f000 8083 	beq.w	8105960 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 810585a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810585c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8105860:	f200 8081 	bhi.w	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810586a:	d02f      	beq.n	81058cc <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 810586c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810586e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105872:	d878      	bhi.n	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105876:	2b00      	cmp	r3, #0
 8105878:	d004      	beq.n	8105884 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 810587a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810587c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105880:	d012      	beq.n	81058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8105882:	e070      	b.n	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105884:	4b87      	ldr	r3, [pc, #540]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105886:	681b      	ldr	r3, [r3, #0]
 8105888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810588c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105890:	d107      	bne.n	81058a2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105892:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105896:	4618      	mov	r0, r3
 8105898:	f000 fcc8 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810589c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810589e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81058a0:	e1f8      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81058a2:	2300      	movs	r3, #0
 81058a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81058a6:	e1f5      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81058a8:	4b7e      	ldr	r3, [pc, #504]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81058aa:	681b      	ldr	r3, [r3, #0]
 81058ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81058b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81058b4:	d107      	bne.n	81058c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81058b6:	f107 0318 	add.w	r3, r7, #24
 81058ba:	4618      	mov	r0, r3
 81058bc:	f000 fa0e 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81058c0:	69bb      	ldr	r3, [r7, #24]
 81058c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81058c4:	e1e6      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81058c6:	2300      	movs	r3, #0
 81058c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81058ca:	e1e3      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81058cc:	4b75      	ldr	r3, [pc, #468]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81058ce:	681b      	ldr	r3, [r3, #0]
 81058d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81058d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81058d8:	d107      	bne.n	81058ea <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81058da:	f107 030c 	add.w	r3, r7, #12
 81058de:	4618      	mov	r0, r3
 81058e0:	f000 fb50 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81058e4:	68fb      	ldr	r3, [r7, #12]
 81058e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81058e8:	e1d4      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81058ea:	2300      	movs	r3, #0
 81058ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81058ee:	e1d1      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81058f0:	4b6c      	ldr	r3, [pc, #432]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81058f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81058f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81058f8:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81058fa:	4b6a      	ldr	r3, [pc, #424]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81058fc:	681b      	ldr	r3, [r3, #0]
 81058fe:	f003 0304 	and.w	r3, r3, #4
 8105902:	2b04      	cmp	r3, #4
 8105904:	d10c      	bne.n	8105920 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8105906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105908:	2b00      	cmp	r3, #0
 810590a:	d109      	bne.n	8105920 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810590c:	4b65      	ldr	r3, [pc, #404]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810590e:	681b      	ldr	r3, [r3, #0]
 8105910:	08db      	lsrs	r3, r3, #3
 8105912:	f003 0303 	and.w	r3, r3, #3
 8105916:	4a64      	ldr	r2, [pc, #400]	; (8105aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8105918:	fa22 f303 	lsr.w	r3, r2, r3
 810591c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810591e:	e01e      	b.n	810595e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105920:	4b60      	ldr	r3, [pc, #384]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105922:	681b      	ldr	r3, [r3, #0]
 8105924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810592c:	d106      	bne.n	810593c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 810592e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105930:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105934:	d102      	bne.n	810593c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105936:	4b5d      	ldr	r3, [pc, #372]	; (8105aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8105938:	63fb      	str	r3, [r7, #60]	; 0x3c
 810593a:	e010      	b.n	810595e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810593c:	4b59      	ldr	r3, [pc, #356]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810593e:	681b      	ldr	r3, [r3, #0]
 8105940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105944:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105948:	d106      	bne.n	8105958 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 810594a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810594c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105950:	d102      	bne.n	8105958 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105952:	4b57      	ldr	r3, [pc, #348]	; (8105ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8105954:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105956:	e002      	b.n	810595e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105958:	2300      	movs	r3, #0
 810595a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810595c:	e19a      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810595e:	e199      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105960:	4b54      	ldr	r3, [pc, #336]	; (8105ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8105962:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105964:	e196      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105966:	2300      	movs	r3, #0
 8105968:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810596a:	e193      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 810596c:	687b      	ldr	r3, [r7, #4]
 810596e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8105972:	d173      	bne.n	8105a5c <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8105974:	4b4b      	ldr	r3, [pc, #300]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105978:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810597c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105980:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105984:	d02f      	beq.n	81059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8105986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105988:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810598c:	d863      	bhi.n	8105a56 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 810598e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105990:	2b00      	cmp	r3, #0
 8105992:	d004      	beq.n	810599e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8105994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105996:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810599a:	d012      	beq.n	81059c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 810599c:	e05b      	b.n	8105a56 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810599e:	4b41      	ldr	r3, [pc, #260]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81059a0:	681b      	ldr	r3, [r3, #0]
 81059a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81059a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81059aa:	d107      	bne.n	81059bc <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81059ac:	f107 0318 	add.w	r3, r7, #24
 81059b0:	4618      	mov	r0, r3
 81059b2:	f000 f993 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81059b6:	69bb      	ldr	r3, [r7, #24]
 81059b8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81059ba:	e16b      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81059bc:	2300      	movs	r3, #0
 81059be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81059c0:	e168      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81059c2:	4b38      	ldr	r3, [pc, #224]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81059c4:	681b      	ldr	r3, [r3, #0]
 81059c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81059ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81059ce:	d107      	bne.n	81059e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81059d0:	f107 030c 	add.w	r3, r7, #12
 81059d4:	4618      	mov	r0, r3
 81059d6:	f000 fad5 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 81059da:	697b      	ldr	r3, [r7, #20]
 81059dc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81059de:	e159      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81059e0:	2300      	movs	r3, #0
 81059e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81059e4:	e156      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81059e6:	4b2f      	ldr	r3, [pc, #188]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81059e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81059ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81059ee:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81059f0:	4b2c      	ldr	r3, [pc, #176]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81059f2:	681b      	ldr	r3, [r3, #0]
 81059f4:	f003 0304 	and.w	r3, r3, #4
 81059f8:	2b04      	cmp	r3, #4
 81059fa:	d10c      	bne.n	8105a16 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 81059fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81059fe:	2b00      	cmp	r3, #0
 8105a00:	d109      	bne.n	8105a16 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105a02:	4b28      	ldr	r3, [pc, #160]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105a04:	681b      	ldr	r3, [r3, #0]
 8105a06:	08db      	lsrs	r3, r3, #3
 8105a08:	f003 0303 	and.w	r3, r3, #3
 8105a0c:	4a26      	ldr	r2, [pc, #152]	; (8105aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8105a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8105a12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105a14:	e01e      	b.n	8105a54 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105a16:	4b23      	ldr	r3, [pc, #140]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105a18:	681b      	ldr	r3, [r3, #0]
 8105a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105a22:	d106      	bne.n	8105a32 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8105a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105a26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105a2a:	d102      	bne.n	8105a32 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105a2c:	4b1f      	ldr	r3, [pc, #124]	; (8105aac <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8105a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105a30:	e010      	b.n	8105a54 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105a32:	4b1c      	ldr	r3, [pc, #112]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105a34:	681b      	ldr	r3, [r3, #0]
 8105a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105a3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105a3e:	d106      	bne.n	8105a4e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8105a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105a42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105a46:	d102      	bne.n	8105a4e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105a48:	4b19      	ldr	r3, [pc, #100]	; (8105ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8105a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105a4c:	e002      	b.n	8105a54 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105a4e:	2300      	movs	r3, #0
 8105a50:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105a52:	e11f      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105a54:	e11e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8105a56:	2300      	movs	r3, #0
 8105a58:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105a5a:	e11b      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8105a5c:	687b      	ldr	r3, [r7, #4]
 8105a5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105a62:	d13e      	bne.n	8105ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8105a64:	4b0f      	ldr	r3, [pc, #60]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8105a6c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105a70:	2b00      	cmp	r3, #0
 8105a72:	d004      	beq.n	8105a7e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8105a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105a76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105a7a:	d01d      	beq.n	8105ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8105a7c:	e02e      	b.n	8105adc <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105a7e:	4b09      	ldr	r3, [pc, #36]	; (8105aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105a80:	681b      	ldr	r3, [r3, #0]
 8105a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105a86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105a8a:	d107      	bne.n	8105a9c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105a90:	4618      	mov	r0, r3
 8105a92:	f000 fbcb 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105a98:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105a9a:	e0fb      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105a9c:	2300      	movs	r3, #0
 8105a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105aa0:	e0f8      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105aa2:	bf00      	nop
 8105aa4:	58024400 	.word	0x58024400
 8105aa8:	03d09000 	.word	0x03d09000
 8105aac:	003d0900 	.word	0x003d0900
 8105ab0:	007a1200 	.word	0x007a1200
 8105ab4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105ab8:	4b79      	ldr	r3, [pc, #484]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105aba:	681b      	ldr	r3, [r3, #0]
 8105abc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105ac0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105ac4:	d107      	bne.n	8105ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105ac6:	f107 0318 	add.w	r3, r7, #24
 8105aca:	4618      	mov	r0, r3
 8105acc:	f000 f906 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8105ad0:	6a3b      	ldr	r3, [r7, #32]
 8105ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105ad4:	e0de      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105ad6:	2300      	movs	r3, #0
 8105ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ada:	e0db      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8105adc:	2300      	movs	r3, #0
 8105ade:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ae0:	e0d8      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8105ae2:	687b      	ldr	r3, [r7, #4]
 8105ae4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105ae8:	f040 8085 	bne.w	8105bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8105aec:	4b6c      	ldr	r3, [pc, #432]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105af0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8105af4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105afc:	d06b      	beq.n	8105bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8105afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105b04:	d874      	bhi.n	8105bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105b0c:	d056      	beq.n	8105bbc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 8105b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105b14:	d86c      	bhi.n	8105bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b18:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105b1c:	d03b      	beq.n	8105b96 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8105b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105b24:	d864      	bhi.n	8105bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b2c:	d021      	beq.n	8105b72 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8105b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b34:	d85c      	bhi.n	8105bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b38:	2b00      	cmp	r3, #0
 8105b3a:	d004      	beq.n	8105b46 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8105b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105b3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105b42:	d004      	beq.n	8105b4e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8105b44:	e054      	b.n	8105bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8105b46:	f000 f8b3 	bl	8105cb0 <HAL_RCCEx_GetD3PCLK1Freq>
 8105b4a:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8105b4c:	e0a2      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105b4e:	4b54      	ldr	r3, [pc, #336]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105b50:	681b      	ldr	r3, [r3, #0]
 8105b52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105b56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105b5a:	d107      	bne.n	8105b6c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105b5c:	f107 0318 	add.w	r3, r7, #24
 8105b60:	4618      	mov	r0, r3
 8105b62:	f000 f8bb 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8105b66:	69fb      	ldr	r3, [r7, #28]
 8105b68:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105b6a:	e093      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105b6c:	2300      	movs	r3, #0
 8105b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105b70:	e090      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105b72:	4b4b      	ldr	r3, [pc, #300]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105b74:	681b      	ldr	r3, [r3, #0]
 8105b76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105b7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b7e:	d107      	bne.n	8105b90 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105b80:	f107 030c 	add.w	r3, r7, #12
 8105b84:	4618      	mov	r0, r3
 8105b86:	f000 f9fd 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8105b8a:	693b      	ldr	r3, [r7, #16]
 8105b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105b8e:	e081      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105b90:	2300      	movs	r3, #0
 8105b92:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105b94:	e07e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8105b96:	4b42      	ldr	r3, [pc, #264]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105b98:	681b      	ldr	r3, [r3, #0]
 8105b9a:	f003 0304 	and.w	r3, r3, #4
 8105b9e:	2b04      	cmp	r3, #4
 8105ba0:	d109      	bne.n	8105bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105ba2:	4b3f      	ldr	r3, [pc, #252]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105ba4:	681b      	ldr	r3, [r3, #0]
 8105ba6:	08db      	lsrs	r3, r3, #3
 8105ba8:	f003 0303 	and.w	r3, r3, #3
 8105bac:	4a3d      	ldr	r2, [pc, #244]	; (8105ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8105bae:	fa22 f303 	lsr.w	r3, r2, r3
 8105bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105bb4:	e06e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105bb6:	2300      	movs	r3, #0
 8105bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105bba:	e06b      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8105bbc:	4b38      	ldr	r3, [pc, #224]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105bbe:	681b      	ldr	r3, [r3, #0]
 8105bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105bc8:	d102      	bne.n	8105bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8105bca:	4b37      	ldr	r3, [pc, #220]	; (8105ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8105bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105bce:	e061      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105bd0:	2300      	movs	r3, #0
 8105bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105bd4:	e05e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8105bd6:	4b32      	ldr	r3, [pc, #200]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105bd8:	681b      	ldr	r3, [r3, #0]
 8105bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105bde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105be2:	d102      	bne.n	8105bea <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8105be4:	4b31      	ldr	r3, [pc, #196]	; (8105cac <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8105be6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105be8:	e054      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105bea:	2300      	movs	r3, #0
 8105bec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105bee:	e051      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8105bf0:	2300      	movs	r3, #0
 8105bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105bf4:	e04e      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8105bf6:	687b      	ldr	r3, [r7, #4]
 8105bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105bfc:	d148      	bne.n	8105c90 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8105bfe:	4b28      	ldr	r3, [pc, #160]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105c02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105c06:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105c0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105c0e:	d02a      	beq.n	8105c66 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8105c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105c12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105c16:	d838      	bhi.n	8105c8a <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8105c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105c1a:	2b00      	cmp	r3, #0
 8105c1c:	d004      	beq.n	8105c28 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8105c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105c20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105c24:	d00d      	beq.n	8105c42 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8105c26:	e030      	b.n	8105c8a <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8105c28:	4b1d      	ldr	r3, [pc, #116]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105c2a:	681b      	ldr	r3, [r3, #0]
 8105c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105c30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105c34:	d102      	bne.n	8105c3c <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 8105c36:	4b1d      	ldr	r3, [pc, #116]	; (8105cac <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8105c38:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105c3a:	e02b      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105c3c:	2300      	movs	r3, #0
 8105c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c40:	e028      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105c42:	4b17      	ldr	r3, [pc, #92]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105c44:	681b      	ldr	r3, [r3, #0]
 8105c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105c4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105c4e:	d107      	bne.n	8105c60 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105c54:	4618      	mov	r0, r3
 8105c56:	f000 fae9 	bl	810622c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105c5e:	e019      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105c60:	2300      	movs	r3, #0
 8105c62:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c64:	e016      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105c66:	4b0e      	ldr	r3, [pc, #56]	; (8105ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105c68:	681b      	ldr	r3, [r3, #0]
 8105c6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105c6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105c72:	d107      	bne.n	8105c84 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105c74:	f107 0318 	add.w	r3, r7, #24
 8105c78:	4618      	mov	r0, r3
 8105c7a:	f000 f82f 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8105c7e:	69fb      	ldr	r3, [r7, #28]
 8105c80:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105c82:	e007      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105c84:	2300      	movs	r3, #0
 8105c86:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c88:	e004      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105c8a:	2300      	movs	r3, #0
 8105c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c8e:	e001      	b.n	8105c94 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 8105c90:	2300      	movs	r3, #0
 8105c92:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8105c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8105c96:	4618      	mov	r0, r3
 8105c98:	3740      	adds	r7, #64	; 0x40
 8105c9a:	46bd      	mov	sp, r7
 8105c9c:	bd80      	pop	{r7, pc}
 8105c9e:	bf00      	nop
 8105ca0:	58024400 	.word	0x58024400
 8105ca4:	03d09000 	.word	0x03d09000
 8105ca8:	003d0900 	.word	0x003d0900
 8105cac:	007a1200 	.word	0x007a1200

08105cb0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8105cb0:	b580      	push	{r7, lr}
 8105cb2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8105cb4:	f7fe fb86 	bl	81043c4 <HAL_RCC_GetHCLKFreq>
 8105cb8:	4602      	mov	r2, r0
 8105cba:	4b06      	ldr	r3, [pc, #24]	; (8105cd4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8105cbc:	6a1b      	ldr	r3, [r3, #32]
 8105cbe:	091b      	lsrs	r3, r3, #4
 8105cc0:	f003 0307 	and.w	r3, r3, #7
 8105cc4:	4904      	ldr	r1, [pc, #16]	; (8105cd8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8105cc6:	5ccb      	ldrb	r3, [r1, r3]
 8105cc8:	f003 031f 	and.w	r3, r3, #31
 8105ccc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8105cd0:	4618      	mov	r0, r3
 8105cd2:	bd80      	pop	{r7, pc}
 8105cd4:	58024400 	.word	0x58024400
 8105cd8:	081095b0 	.word	0x081095b0

08105cdc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8105cdc:	b480      	push	{r7}
 8105cde:	b089      	sub	sp, #36	; 0x24
 8105ce0:	af00      	add	r7, sp, #0
 8105ce2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105ce4:	4ba1      	ldr	r3, [pc, #644]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105ce8:	f003 0303 	and.w	r3, r3, #3
 8105cec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8105cee:	4b9f      	ldr	r3, [pc, #636]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105cf2:	0b1b      	lsrs	r3, r3, #12
 8105cf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105cf8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105cfa:	4b9c      	ldr	r3, [pc, #624]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105cfe:	091b      	lsrs	r3, r3, #4
 8105d00:	f003 0301 	and.w	r3, r3, #1
 8105d04:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8105d06:	4b99      	ldr	r3, [pc, #612]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105d0a:	08db      	lsrs	r3, r3, #3
 8105d0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105d10:	693a      	ldr	r2, [r7, #16]
 8105d12:	fb02 f303 	mul.w	r3, r2, r3
 8105d16:	ee07 3a90 	vmov	s15, r3
 8105d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d1e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8105d22:	697b      	ldr	r3, [r7, #20]
 8105d24:	2b00      	cmp	r3, #0
 8105d26:	f000 8111 	beq.w	8105f4c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8105d2a:	69bb      	ldr	r3, [r7, #24]
 8105d2c:	2b02      	cmp	r3, #2
 8105d2e:	f000 8083 	beq.w	8105e38 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8105d32:	69bb      	ldr	r3, [r7, #24]
 8105d34:	2b02      	cmp	r3, #2
 8105d36:	f200 80a1 	bhi.w	8105e7c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8105d3a:	69bb      	ldr	r3, [r7, #24]
 8105d3c:	2b00      	cmp	r3, #0
 8105d3e:	d003      	beq.n	8105d48 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8105d40:	69bb      	ldr	r3, [r7, #24]
 8105d42:	2b01      	cmp	r3, #1
 8105d44:	d056      	beq.n	8105df4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8105d46:	e099      	b.n	8105e7c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105d48:	4b88      	ldr	r3, [pc, #544]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105d4a:	681b      	ldr	r3, [r3, #0]
 8105d4c:	f003 0320 	and.w	r3, r3, #32
 8105d50:	2b00      	cmp	r3, #0
 8105d52:	d02d      	beq.n	8105db0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105d54:	4b85      	ldr	r3, [pc, #532]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105d56:	681b      	ldr	r3, [r3, #0]
 8105d58:	08db      	lsrs	r3, r3, #3
 8105d5a:	f003 0303 	and.w	r3, r3, #3
 8105d5e:	4a84      	ldr	r2, [pc, #528]	; (8105f70 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8105d60:	fa22 f303 	lsr.w	r3, r2, r3
 8105d64:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105d66:	68bb      	ldr	r3, [r7, #8]
 8105d68:	ee07 3a90 	vmov	s15, r3
 8105d6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d70:	697b      	ldr	r3, [r7, #20]
 8105d72:	ee07 3a90 	vmov	s15, r3
 8105d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105d7e:	4b7b      	ldr	r3, [pc, #492]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105d86:	ee07 3a90 	vmov	s15, r3
 8105d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d92:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105f74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105daa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105dae:	e087      	b.n	8105ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105db0:	697b      	ldr	r3, [r7, #20]
 8105db2:	ee07 3a90 	vmov	s15, r3
 8105db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105dba:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105f78 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8105dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105dc2:	4b6a      	ldr	r3, [pc, #424]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105dca:	ee07 3a90 	vmov	s15, r3
 8105dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105dd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105dd6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105f74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105de2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105dee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105df2:	e065      	b.n	8105ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105df4:	697b      	ldr	r3, [r7, #20]
 8105df6:	ee07 3a90 	vmov	s15, r3
 8105dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105dfe:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105f7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e06:	4b59      	ldr	r3, [pc, #356]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e0e:	ee07 3a90 	vmov	s15, r3
 8105e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e1a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105f74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e32:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105e36:	e043      	b.n	8105ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105e38:	697b      	ldr	r3, [r7, #20]
 8105e3a:	ee07 3a90 	vmov	s15, r3
 8105e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e42:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105f80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8105e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e4a:	4b48      	ldr	r3, [pc, #288]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e52:	ee07 3a90 	vmov	s15, r3
 8105e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e5e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105f74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e76:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105e7a:	e021      	b.n	8105ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105e7c:	697b      	ldr	r3, [r7, #20]
 8105e7e:	ee07 3a90 	vmov	s15, r3
 8105e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e86:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105f7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e8e:	4b37      	ldr	r3, [pc, #220]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e96:	ee07 3a90 	vmov	s15, r3
 8105e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105ea2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105f74 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105eae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105eba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105ebe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8105ec0:	4b2a      	ldr	r3, [pc, #168]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105ec4:	0a5b      	lsrs	r3, r3, #9
 8105ec6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105eca:	ee07 3a90 	vmov	s15, r3
 8105ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ed2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105ed6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105eda:	edd7 6a07 	vldr	s13, [r7, #28]
 8105ede:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105ee6:	ee17 2a90 	vmov	r2, s15
 8105eea:	687b      	ldr	r3, [r7, #4]
 8105eec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8105eee:	4b1f      	ldr	r3, [pc, #124]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105ef2:	0c1b      	lsrs	r3, r3, #16
 8105ef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105ef8:	ee07 3a90 	vmov	s15, r3
 8105efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105f00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105f04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105f08:	edd7 6a07 	vldr	s13, [r7, #28]
 8105f0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105f10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105f14:	ee17 2a90 	vmov	r2, s15
 8105f18:	687b      	ldr	r3, [r7, #4]
 8105f1a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8105f1c:	4b13      	ldr	r3, [pc, #76]	; (8105f6c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105f20:	0e1b      	lsrs	r3, r3, #24
 8105f22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105f26:	ee07 3a90 	vmov	s15, r3
 8105f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105f2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105f32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105f36:	edd7 6a07 	vldr	s13, [r7, #28]
 8105f3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105f3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105f42:	ee17 2a90 	vmov	r2, s15
 8105f46:	687b      	ldr	r3, [r7, #4]
 8105f48:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105f4a:	e008      	b.n	8105f5e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105f4c:	687b      	ldr	r3, [r7, #4]
 8105f4e:	2200      	movs	r2, #0
 8105f50:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8105f52:	687b      	ldr	r3, [r7, #4]
 8105f54:	2200      	movs	r2, #0
 8105f56:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105f58:	687b      	ldr	r3, [r7, #4]
 8105f5a:	2200      	movs	r2, #0
 8105f5c:	609a      	str	r2, [r3, #8]
}
 8105f5e:	bf00      	nop
 8105f60:	3724      	adds	r7, #36	; 0x24
 8105f62:	46bd      	mov	sp, r7
 8105f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f68:	4770      	bx	lr
 8105f6a:	bf00      	nop
 8105f6c:	58024400 	.word	0x58024400
 8105f70:	03d09000 	.word	0x03d09000
 8105f74:	46000000 	.word	0x46000000
 8105f78:	4c742400 	.word	0x4c742400
 8105f7c:	4a742400 	.word	0x4a742400
 8105f80:	4af42400 	.word	0x4af42400

08105f84 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8105f84:	b480      	push	{r7}
 8105f86:	b089      	sub	sp, #36	; 0x24
 8105f88:	af00      	add	r7, sp, #0
 8105f8a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105f8c:	4ba1      	ldr	r3, [pc, #644]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105f90:	f003 0303 	and.w	r3, r3, #3
 8105f94:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8105f96:	4b9f      	ldr	r3, [pc, #636]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105f9a:	0d1b      	lsrs	r3, r3, #20
 8105f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105fa0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8105fa2:	4b9c      	ldr	r3, [pc, #624]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105fa6:	0a1b      	lsrs	r3, r3, #8
 8105fa8:	f003 0301 	and.w	r3, r3, #1
 8105fac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8105fae:	4b99      	ldr	r3, [pc, #612]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105fb2:	08db      	lsrs	r3, r3, #3
 8105fb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105fb8:	693a      	ldr	r2, [r7, #16]
 8105fba:	fb02 f303 	mul.w	r3, r2, r3
 8105fbe:	ee07 3a90 	vmov	s15, r3
 8105fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105fc6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8105fca:	697b      	ldr	r3, [r7, #20]
 8105fcc:	2b00      	cmp	r3, #0
 8105fce:	f000 8111 	beq.w	81061f4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8105fd2:	69bb      	ldr	r3, [r7, #24]
 8105fd4:	2b02      	cmp	r3, #2
 8105fd6:	f000 8083 	beq.w	81060e0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8105fda:	69bb      	ldr	r3, [r7, #24]
 8105fdc:	2b02      	cmp	r3, #2
 8105fde:	f200 80a1 	bhi.w	8106124 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8105fe2:	69bb      	ldr	r3, [r7, #24]
 8105fe4:	2b00      	cmp	r3, #0
 8105fe6:	d003      	beq.n	8105ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105fe8:	69bb      	ldr	r3, [r7, #24]
 8105fea:	2b01      	cmp	r3, #1
 8105fec:	d056      	beq.n	810609c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105fee:	e099      	b.n	8106124 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105ff0:	4b88      	ldr	r3, [pc, #544]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105ff2:	681b      	ldr	r3, [r3, #0]
 8105ff4:	f003 0320 	and.w	r3, r3, #32
 8105ff8:	2b00      	cmp	r3, #0
 8105ffa:	d02d      	beq.n	8106058 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105ffc:	4b85      	ldr	r3, [pc, #532]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105ffe:	681b      	ldr	r3, [r3, #0]
 8106000:	08db      	lsrs	r3, r3, #3
 8106002:	f003 0303 	and.w	r3, r3, #3
 8106006:	4a84      	ldr	r2, [pc, #528]	; (8106218 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8106008:	fa22 f303 	lsr.w	r3, r2, r3
 810600c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810600e:	68bb      	ldr	r3, [r7, #8]
 8106010:	ee07 3a90 	vmov	s15, r3
 8106014:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106018:	697b      	ldr	r3, [r7, #20]
 810601a:	ee07 3a90 	vmov	s15, r3
 810601e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106026:	4b7b      	ldr	r3, [pc, #492]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810602a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810602e:	ee07 3a90 	vmov	s15, r3
 8106032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106036:	ed97 6a03 	vldr	s12, [r7, #12]
 810603a:	eddf 5a78 	vldr	s11, [pc, #480]	; 810621c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810603e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810604a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810604e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106052:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106056:	e087      	b.n	8106168 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106058:	697b      	ldr	r3, [r7, #20]
 810605a:	ee07 3a90 	vmov	s15, r3
 810605e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106062:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106220 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8106066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810606a:	4b6a      	ldr	r3, [pc, #424]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810606c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810606e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106072:	ee07 3a90 	vmov	s15, r3
 8106076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810607a:	ed97 6a03 	vldr	s12, [r7, #12]
 810607e:	eddf 5a67 	vldr	s11, [pc, #412]	; 810621c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810608a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810608e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106096:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810609a:	e065      	b.n	8106168 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810609c:	697b      	ldr	r3, [r7, #20]
 810609e:	ee07 3a90 	vmov	s15, r3
 81060a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81060a6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106224 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81060aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81060ae:	4b59      	ldr	r3, [pc, #356]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81060b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81060b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81060b6:	ee07 3a90 	vmov	s15, r3
 81060ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81060be:	ed97 6a03 	vldr	s12, [r7, #12]
 81060c2:	eddf 5a56 	vldr	s11, [pc, #344]	; 810621c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81060c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81060ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81060ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81060d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81060d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81060da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81060de:	e043      	b.n	8106168 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81060e0:	697b      	ldr	r3, [r7, #20]
 81060e2:	ee07 3a90 	vmov	s15, r3
 81060e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81060ea:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106228 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81060ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81060f2:	4b48      	ldr	r3, [pc, #288]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81060f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81060f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81060fa:	ee07 3a90 	vmov	s15, r3
 81060fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106102:	ed97 6a03 	vldr	s12, [r7, #12]
 8106106:	eddf 5a45 	vldr	s11, [pc, #276]	; 810621c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810610a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810610e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106112:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810611a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810611e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106122:	e021      	b.n	8106168 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106124:	697b      	ldr	r3, [r7, #20]
 8106126:	ee07 3a90 	vmov	s15, r3
 810612a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810612e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106224 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106136:	4b37      	ldr	r3, [pc, #220]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810613a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810613e:	ee07 3a90 	vmov	s15, r3
 8106142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106146:	ed97 6a03 	vldr	s12, [r7, #12]
 810614a:	eddf 5a34 	vldr	s11, [pc, #208]	; 810621c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810614e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106156:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810615a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810615e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106162:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106166:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8106168:	4b2a      	ldr	r3, [pc, #168]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810616a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810616c:	0a5b      	lsrs	r3, r3, #9
 810616e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106172:	ee07 3a90 	vmov	s15, r3
 8106176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810617a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810617e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106182:	edd7 6a07 	vldr	s13, [r7, #28]
 8106186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810618a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810618e:	ee17 2a90 	vmov	r2, s15
 8106192:	687b      	ldr	r3, [r7, #4]
 8106194:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8106196:	4b1f      	ldr	r3, [pc, #124]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810619a:	0c1b      	lsrs	r3, r3, #16
 810619c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81061a0:	ee07 3a90 	vmov	s15, r3
 81061a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81061a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81061ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 81061b0:	edd7 6a07 	vldr	s13, [r7, #28]
 81061b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81061b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81061bc:	ee17 2a90 	vmov	r2, s15
 81061c0:	687b      	ldr	r3, [r7, #4]
 81061c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81061c4:	4b13      	ldr	r3, [pc, #76]	; (8106214 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81061c8:	0e1b      	lsrs	r3, r3, #24
 81061ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81061ce:	ee07 3a90 	vmov	s15, r3
 81061d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81061d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81061da:	ee37 7a87 	vadd.f32	s14, s15, s14
 81061de:	edd7 6a07 	vldr	s13, [r7, #28]
 81061e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81061e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81061ea:	ee17 2a90 	vmov	r2, s15
 81061ee:	687b      	ldr	r3, [r7, #4]
 81061f0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81061f2:	e008      	b.n	8106206 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81061f4:	687b      	ldr	r3, [r7, #4]
 81061f6:	2200      	movs	r2, #0
 81061f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81061fa:	687b      	ldr	r3, [r7, #4]
 81061fc:	2200      	movs	r2, #0
 81061fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8106200:	687b      	ldr	r3, [r7, #4]
 8106202:	2200      	movs	r2, #0
 8106204:	609a      	str	r2, [r3, #8]
}
 8106206:	bf00      	nop
 8106208:	3724      	adds	r7, #36	; 0x24
 810620a:	46bd      	mov	sp, r7
 810620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106210:	4770      	bx	lr
 8106212:	bf00      	nop
 8106214:	58024400 	.word	0x58024400
 8106218:	03d09000 	.word	0x03d09000
 810621c:	46000000 	.word	0x46000000
 8106220:	4c742400 	.word	0x4c742400
 8106224:	4a742400 	.word	0x4a742400
 8106228:	4af42400 	.word	0x4af42400

0810622c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 810622c:	b480      	push	{r7}
 810622e:	b089      	sub	sp, #36	; 0x24
 8106230:	af00      	add	r7, sp, #0
 8106232:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106234:	4ba0      	ldr	r3, [pc, #640]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106238:	f003 0303 	and.w	r3, r3, #3
 810623c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 810623e:	4b9e      	ldr	r3, [pc, #632]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106242:	091b      	lsrs	r3, r3, #4
 8106244:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106248:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 810624a:	4b9b      	ldr	r3, [pc, #620]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810624c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810624e:	f003 0301 	and.w	r3, r3, #1
 8106252:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8106254:	4b98      	ldr	r3, [pc, #608]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8106258:	08db      	lsrs	r3, r3, #3
 810625a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810625e:	693a      	ldr	r2, [r7, #16]
 8106260:	fb02 f303 	mul.w	r3, r2, r3
 8106264:	ee07 3a90 	vmov	s15, r3
 8106268:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810626c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8106270:	697b      	ldr	r3, [r7, #20]
 8106272:	2b00      	cmp	r3, #0
 8106274:	f000 8111 	beq.w	810649a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8106278:	69bb      	ldr	r3, [r7, #24]
 810627a:	2b02      	cmp	r3, #2
 810627c:	f000 8083 	beq.w	8106386 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8106280:	69bb      	ldr	r3, [r7, #24]
 8106282:	2b02      	cmp	r3, #2
 8106284:	f200 80a1 	bhi.w	81063ca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8106288:	69bb      	ldr	r3, [r7, #24]
 810628a:	2b00      	cmp	r3, #0
 810628c:	d003      	beq.n	8106296 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 810628e:	69bb      	ldr	r3, [r7, #24]
 8106290:	2b01      	cmp	r3, #1
 8106292:	d056      	beq.n	8106342 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8106294:	e099      	b.n	81063ca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106296:	4b88      	ldr	r3, [pc, #544]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106298:	681b      	ldr	r3, [r3, #0]
 810629a:	f003 0320 	and.w	r3, r3, #32
 810629e:	2b00      	cmp	r3, #0
 81062a0:	d02d      	beq.n	81062fe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81062a2:	4b85      	ldr	r3, [pc, #532]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81062a4:	681b      	ldr	r3, [r3, #0]
 81062a6:	08db      	lsrs	r3, r3, #3
 81062a8:	f003 0303 	and.w	r3, r3, #3
 81062ac:	4a83      	ldr	r2, [pc, #524]	; (81064bc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 81062ae:	fa22 f303 	lsr.w	r3, r2, r3
 81062b2:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81062b4:	68bb      	ldr	r3, [r7, #8]
 81062b6:	ee07 3a90 	vmov	s15, r3
 81062ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81062be:	697b      	ldr	r3, [r7, #20]
 81062c0:	ee07 3a90 	vmov	s15, r3
 81062c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81062c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81062cc:	4b7a      	ldr	r3, [pc, #488]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81062ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81062d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81062d4:	ee07 3a90 	vmov	s15, r3
 81062d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81062dc:	ed97 6a03 	vldr	s12, [r7, #12]
 81062e0:	eddf 5a77 	vldr	s11, [pc, #476]	; 81064c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81062e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81062e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81062ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81062f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81062f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81062f8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81062fc:	e087      	b.n	810640e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81062fe:	697b      	ldr	r3, [r7, #20]
 8106300:	ee07 3a90 	vmov	s15, r3
 8106304:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106308:	eddf 6a6e 	vldr	s13, [pc, #440]	; 81064c4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 810630c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106310:	4b69      	ldr	r3, [pc, #420]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106318:	ee07 3a90 	vmov	s15, r3
 810631c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106320:	ed97 6a03 	vldr	s12, [r7, #12]
 8106324:	eddf 5a66 	vldr	s11, [pc, #408]	; 81064c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106328:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810632c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106330:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106334:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106338:	ee67 7a27 	vmul.f32	s15, s14, s15
 810633c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106340:	e065      	b.n	810640e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106342:	697b      	ldr	r3, [r7, #20]
 8106344:	ee07 3a90 	vmov	s15, r3
 8106348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810634c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 81064c8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8106350:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106354:	4b58      	ldr	r3, [pc, #352]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810635c:	ee07 3a90 	vmov	s15, r3
 8106360:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106364:	ed97 6a03 	vldr	s12, [r7, #12]
 8106368:	eddf 5a55 	vldr	s11, [pc, #340]	; 81064c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810636c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106370:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106374:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106378:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810637c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106380:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106384:	e043      	b.n	810640e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106386:	697b      	ldr	r3, [r7, #20]
 8106388:	ee07 3a90 	vmov	s15, r3
 810638c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106390:	eddf 6a4e 	vldr	s13, [pc, #312]	; 81064cc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8106394:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106398:	4b47      	ldr	r3, [pc, #284]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810639a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810639c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81063a0:	ee07 3a90 	vmov	s15, r3
 81063a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81063a8:	ed97 6a03 	vldr	s12, [r7, #12]
 81063ac:	eddf 5a44 	vldr	s11, [pc, #272]	; 81064c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81063b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81063b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81063b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81063bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81063c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81063c4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81063c8:	e021      	b.n	810640e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81063ca:	697b      	ldr	r3, [r7, #20]
 81063cc:	ee07 3a90 	vmov	s15, r3
 81063d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81063d4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 81064c4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81063d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81063dc:	4b36      	ldr	r3, [pc, #216]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81063de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81063e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81063e4:	ee07 3a90 	vmov	s15, r3
 81063e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81063ec:	ed97 6a03 	vldr	s12, [r7, #12]
 81063f0:	eddf 5a33 	vldr	s11, [pc, #204]	; 81064c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81063f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81063f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81063fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106400:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106408:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810640c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 810640e:	4b2a      	ldr	r3, [pc, #168]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106412:	0a5b      	lsrs	r3, r3, #9
 8106414:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106418:	ee07 3a90 	vmov	s15, r3
 810641c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106420:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106424:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106428:	edd7 6a07 	vldr	s13, [r7, #28]
 810642c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106430:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106434:	ee17 2a90 	vmov	r2, s15
 8106438:	687b      	ldr	r3, [r7, #4]
 810643a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 810643c:	4b1e      	ldr	r3, [pc, #120]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810643e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106440:	0c1b      	lsrs	r3, r3, #16
 8106442:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106446:	ee07 3a90 	vmov	s15, r3
 810644a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810644e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106452:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106456:	edd7 6a07 	vldr	s13, [r7, #28]
 810645a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810645e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106462:	ee17 2a90 	vmov	r2, s15
 8106466:	687b      	ldr	r3, [r7, #4]
 8106468:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 810646a:	4b13      	ldr	r3, [pc, #76]	; (81064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810646c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810646e:	0e1b      	lsrs	r3, r3, #24
 8106470:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106474:	ee07 3a90 	vmov	s15, r3
 8106478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810647c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106480:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106484:	edd7 6a07 	vldr	s13, [r7, #28]
 8106488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810648c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106490:	ee17 2a90 	vmov	r2, s15
 8106494:	687b      	ldr	r3, [r7, #4]
 8106496:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8106498:	e008      	b.n	81064ac <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 810649a:	687b      	ldr	r3, [r7, #4]
 810649c:	2200      	movs	r2, #0
 810649e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 81064a0:	687b      	ldr	r3, [r7, #4]
 81064a2:	2200      	movs	r2, #0
 81064a4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 81064a6:	687b      	ldr	r3, [r7, #4]
 81064a8:	2200      	movs	r2, #0
 81064aa:	609a      	str	r2, [r3, #8]
}
 81064ac:	bf00      	nop
 81064ae:	3724      	adds	r7, #36	; 0x24
 81064b0:	46bd      	mov	sp, r7
 81064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81064b6:	4770      	bx	lr
 81064b8:	58024400 	.word	0x58024400
 81064bc:	03d09000 	.word	0x03d09000
 81064c0:	46000000 	.word	0x46000000
 81064c4:	4c742400 	.word	0x4c742400
 81064c8:	4a742400 	.word	0x4a742400
 81064cc:	4af42400 	.word	0x4af42400

081064d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81064d0:	b580      	push	{r7, lr}
 81064d2:	b084      	sub	sp, #16
 81064d4:	af00      	add	r7, sp, #0
 81064d6:	6078      	str	r0, [r7, #4]
 81064d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81064da:	2300      	movs	r3, #0
 81064dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81064de:	4b54      	ldr	r3, [pc, #336]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81064e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81064e2:	f003 0303 	and.w	r3, r3, #3
 81064e6:	2b03      	cmp	r3, #3
 81064e8:	d101      	bne.n	81064ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81064ea:	2301      	movs	r3, #1
 81064ec:	e09b      	b.n	8106626 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81064ee:	4b50      	ldr	r3, [pc, #320]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81064f0:	681b      	ldr	r3, [r3, #0]
 81064f2:	4a4f      	ldr	r2, [pc, #316]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81064f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 81064f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81064fa:	f7fc f959 	bl	81027b0 <HAL_GetTick>
 81064fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106500:	e008      	b.n	8106514 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106502:	f7fc f955 	bl	81027b0 <HAL_GetTick>
 8106506:	4602      	mov	r2, r0
 8106508:	68bb      	ldr	r3, [r7, #8]
 810650a:	1ad3      	subs	r3, r2, r3
 810650c:	2b02      	cmp	r3, #2
 810650e:	d901      	bls.n	8106514 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106510:	2303      	movs	r3, #3
 8106512:	e088      	b.n	8106626 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106514:	4b46      	ldr	r3, [pc, #280]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106516:	681b      	ldr	r3, [r3, #0]
 8106518:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810651c:	2b00      	cmp	r3, #0
 810651e:	d1f0      	bne.n	8106502 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8106520:	4b43      	ldr	r3, [pc, #268]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106524:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8106528:	687b      	ldr	r3, [r7, #4]
 810652a:	681b      	ldr	r3, [r3, #0]
 810652c:	031b      	lsls	r3, r3, #12
 810652e:	4940      	ldr	r1, [pc, #256]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106530:	4313      	orrs	r3, r2
 8106532:	628b      	str	r3, [r1, #40]	; 0x28
 8106534:	687b      	ldr	r3, [r7, #4]
 8106536:	685b      	ldr	r3, [r3, #4]
 8106538:	3b01      	subs	r3, #1
 810653a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810653e:	687b      	ldr	r3, [r7, #4]
 8106540:	689b      	ldr	r3, [r3, #8]
 8106542:	3b01      	subs	r3, #1
 8106544:	025b      	lsls	r3, r3, #9
 8106546:	b29b      	uxth	r3, r3
 8106548:	431a      	orrs	r2, r3
 810654a:	687b      	ldr	r3, [r7, #4]
 810654c:	68db      	ldr	r3, [r3, #12]
 810654e:	3b01      	subs	r3, #1
 8106550:	041b      	lsls	r3, r3, #16
 8106552:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106556:	431a      	orrs	r2, r3
 8106558:	687b      	ldr	r3, [r7, #4]
 810655a:	691b      	ldr	r3, [r3, #16]
 810655c:	3b01      	subs	r3, #1
 810655e:	061b      	lsls	r3, r3, #24
 8106560:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106564:	4932      	ldr	r1, [pc, #200]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106566:	4313      	orrs	r3, r2
 8106568:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810656a:	4b31      	ldr	r3, [pc, #196]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 810656c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810656e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8106572:	687b      	ldr	r3, [r7, #4]
 8106574:	695b      	ldr	r3, [r3, #20]
 8106576:	492e      	ldr	r1, [pc, #184]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106578:	4313      	orrs	r3, r2
 810657a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810657c:	4b2c      	ldr	r3, [pc, #176]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 810657e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106580:	f023 0220 	bic.w	r2, r3, #32
 8106584:	687b      	ldr	r3, [r7, #4]
 8106586:	699b      	ldr	r3, [r3, #24]
 8106588:	4929      	ldr	r1, [pc, #164]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 810658a:	4313      	orrs	r3, r2
 810658c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810658e:	4b28      	ldr	r3, [pc, #160]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106592:	4a27      	ldr	r2, [pc, #156]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 8106594:	f023 0310 	bic.w	r3, r3, #16
 8106598:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 810659a:	4b25      	ldr	r3, [pc, #148]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 810659c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810659e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81065a2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81065a6:	687a      	ldr	r2, [r7, #4]
 81065a8:	69d2      	ldr	r2, [r2, #28]
 81065aa:	00d2      	lsls	r2, r2, #3
 81065ac:	4920      	ldr	r1, [pc, #128]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065ae:	4313      	orrs	r3, r2
 81065b0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81065b2:	4b1f      	ldr	r3, [pc, #124]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81065b6:	4a1e      	ldr	r2, [pc, #120]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065b8:	f043 0310 	orr.w	r3, r3, #16
 81065bc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81065be:	683b      	ldr	r3, [r7, #0]
 81065c0:	2b00      	cmp	r3, #0
 81065c2:	d106      	bne.n	81065d2 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81065c4:	4b1a      	ldr	r3, [pc, #104]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81065c8:	4a19      	ldr	r2, [pc, #100]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 81065ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 81065d0:	e00f      	b.n	81065f2 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81065d2:	683b      	ldr	r3, [r7, #0]
 81065d4:	2b01      	cmp	r3, #1
 81065d6:	d106      	bne.n	81065e6 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81065d8:	4b15      	ldr	r3, [pc, #84]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81065dc:	4a14      	ldr	r2, [pc, #80]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81065e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 81065e4:	e005      	b.n	81065f2 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81065e6:	4b12      	ldr	r3, [pc, #72]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81065ea:	4a11      	ldr	r2, [pc, #68]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81065f0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 81065f2:	4b0f      	ldr	r3, [pc, #60]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065f4:	681b      	ldr	r3, [r3, #0]
 81065f6:	4a0e      	ldr	r2, [pc, #56]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 81065f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 81065fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81065fe:	f7fc f8d7 	bl	81027b0 <HAL_GetTick>
 8106602:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106604:	e008      	b.n	8106618 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106606:	f7fc f8d3 	bl	81027b0 <HAL_GetTick>
 810660a:	4602      	mov	r2, r0
 810660c:	68bb      	ldr	r3, [r7, #8]
 810660e:	1ad3      	subs	r3, r2, r3
 8106610:	2b02      	cmp	r3, #2
 8106612:	d901      	bls.n	8106618 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106614:	2303      	movs	r3, #3
 8106616:	e006      	b.n	8106626 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106618:	4b05      	ldr	r3, [pc, #20]	; (8106630 <RCCEx_PLL2_Config+0x160>)
 810661a:	681b      	ldr	r3, [r3, #0]
 810661c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106620:	2b00      	cmp	r3, #0
 8106622:	d0f0      	beq.n	8106606 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8106624:	7bfb      	ldrb	r3, [r7, #15]
}
 8106626:	4618      	mov	r0, r3
 8106628:	3710      	adds	r7, #16
 810662a:	46bd      	mov	sp, r7
 810662c:	bd80      	pop	{r7, pc}
 810662e:	bf00      	nop
 8106630:	58024400 	.word	0x58024400

08106634 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8106634:	b580      	push	{r7, lr}
 8106636:	b084      	sub	sp, #16
 8106638:	af00      	add	r7, sp, #0
 810663a:	6078      	str	r0, [r7, #4]
 810663c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810663e:	2300      	movs	r3, #0
 8106640:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106642:	4b54      	ldr	r3, [pc, #336]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106646:	f003 0303 	and.w	r3, r3, #3
 810664a:	2b03      	cmp	r3, #3
 810664c:	d101      	bne.n	8106652 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810664e:	2301      	movs	r3, #1
 8106650:	e09b      	b.n	810678a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8106652:	4b50      	ldr	r3, [pc, #320]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106654:	681b      	ldr	r3, [r3, #0]
 8106656:	4a4f      	ldr	r2, [pc, #316]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106658:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810665c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810665e:	f7fc f8a7 	bl	81027b0 <HAL_GetTick>
 8106662:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106664:	e008      	b.n	8106678 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8106666:	f7fc f8a3 	bl	81027b0 <HAL_GetTick>
 810666a:	4602      	mov	r2, r0
 810666c:	68bb      	ldr	r3, [r7, #8]
 810666e:	1ad3      	subs	r3, r2, r3
 8106670:	2b02      	cmp	r3, #2
 8106672:	d901      	bls.n	8106678 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106674:	2303      	movs	r3, #3
 8106676:	e088      	b.n	810678a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106678:	4b46      	ldr	r3, [pc, #280]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810667a:	681b      	ldr	r3, [r3, #0]
 810667c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106680:	2b00      	cmp	r3, #0
 8106682:	d1f0      	bne.n	8106666 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8106684:	4b43      	ldr	r3, [pc, #268]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106688:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 810668c:	687b      	ldr	r3, [r7, #4]
 810668e:	681b      	ldr	r3, [r3, #0]
 8106690:	051b      	lsls	r3, r3, #20
 8106692:	4940      	ldr	r1, [pc, #256]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106694:	4313      	orrs	r3, r2
 8106696:	628b      	str	r3, [r1, #40]	; 0x28
 8106698:	687b      	ldr	r3, [r7, #4]
 810669a:	685b      	ldr	r3, [r3, #4]
 810669c:	3b01      	subs	r3, #1
 810669e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81066a2:	687b      	ldr	r3, [r7, #4]
 81066a4:	689b      	ldr	r3, [r3, #8]
 81066a6:	3b01      	subs	r3, #1
 81066a8:	025b      	lsls	r3, r3, #9
 81066aa:	b29b      	uxth	r3, r3
 81066ac:	431a      	orrs	r2, r3
 81066ae:	687b      	ldr	r3, [r7, #4]
 81066b0:	68db      	ldr	r3, [r3, #12]
 81066b2:	3b01      	subs	r3, #1
 81066b4:	041b      	lsls	r3, r3, #16
 81066b6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81066ba:	431a      	orrs	r2, r3
 81066bc:	687b      	ldr	r3, [r7, #4]
 81066be:	691b      	ldr	r3, [r3, #16]
 81066c0:	3b01      	subs	r3, #1
 81066c2:	061b      	lsls	r3, r3, #24
 81066c4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81066c8:	4932      	ldr	r1, [pc, #200]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066ca:	4313      	orrs	r3, r2
 81066cc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81066ce:	4b31      	ldr	r3, [pc, #196]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 81066d6:	687b      	ldr	r3, [r7, #4]
 81066d8:	695b      	ldr	r3, [r3, #20]
 81066da:	492e      	ldr	r1, [pc, #184]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066dc:	4313      	orrs	r3, r2
 81066de:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81066e0:	4b2c      	ldr	r3, [pc, #176]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066e4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 81066e8:	687b      	ldr	r3, [r7, #4]
 81066ea:	699b      	ldr	r3, [r3, #24]
 81066ec:	4929      	ldr	r1, [pc, #164]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066ee:	4313      	orrs	r3, r2
 81066f0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81066f2:	4b28      	ldr	r3, [pc, #160]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066f6:	4a27      	ldr	r2, [pc, #156]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 81066f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81066fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81066fe:	4b25      	ldr	r3, [pc, #148]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106702:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106706:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810670a:	687a      	ldr	r2, [r7, #4]
 810670c:	69d2      	ldr	r2, [r2, #28]
 810670e:	00d2      	lsls	r2, r2, #3
 8106710:	4920      	ldr	r1, [pc, #128]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106712:	4313      	orrs	r3, r2
 8106714:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8106716:	4b1f      	ldr	r3, [pc, #124]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810671a:	4a1e      	ldr	r2, [pc, #120]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810671c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8106720:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106722:	683b      	ldr	r3, [r7, #0]
 8106724:	2b00      	cmp	r3, #0
 8106726:	d106      	bne.n	8106736 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8106728:	4b1a      	ldr	r3, [pc, #104]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810672a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810672c:	4a19      	ldr	r2, [pc, #100]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810672e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8106732:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106734:	e00f      	b.n	8106756 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106736:	683b      	ldr	r3, [r7, #0]
 8106738:	2b01      	cmp	r3, #1
 810673a:	d106      	bne.n	810674a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810673c:	4b15      	ldr	r3, [pc, #84]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810673e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106740:	4a14      	ldr	r2, [pc, #80]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106742:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8106746:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106748:	e005      	b.n	8106756 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810674a:	4b12      	ldr	r3, [pc, #72]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810674c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810674e:	4a11      	ldr	r2, [pc, #68]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106750:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8106754:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8106756:	4b0f      	ldr	r3, [pc, #60]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 8106758:	681b      	ldr	r3, [r3, #0]
 810675a:	4a0e      	ldr	r2, [pc, #56]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810675c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8106760:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106762:	f7fc f825 	bl	81027b0 <HAL_GetTick>
 8106766:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8106768:	e008      	b.n	810677c <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810676a:	f7fc f821 	bl	81027b0 <HAL_GetTick>
 810676e:	4602      	mov	r2, r0
 8106770:	68bb      	ldr	r3, [r7, #8]
 8106772:	1ad3      	subs	r3, r2, r3
 8106774:	2b02      	cmp	r3, #2
 8106776:	d901      	bls.n	810677c <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106778:	2303      	movs	r3, #3
 810677a:	e006      	b.n	810678a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810677c:	4b05      	ldr	r3, [pc, #20]	; (8106794 <RCCEx_PLL3_Config+0x160>)
 810677e:	681b      	ldr	r3, [r3, #0]
 8106780:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106784:	2b00      	cmp	r3, #0
 8106786:	d0f0      	beq.n	810676a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8106788:	7bfb      	ldrb	r3, [r7, #15]
}
 810678a:	4618      	mov	r0, r3
 810678c:	3710      	adds	r7, #16
 810678e:	46bd      	mov	sp, r7
 8106790:	bd80      	pop	{r7, pc}
 8106792:	bf00      	nop
 8106794:	58024400 	.word	0x58024400

08106798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8106798:	b580      	push	{r7, lr}
 810679a:	b082      	sub	sp, #8
 810679c:	af00      	add	r7, sp, #0
 810679e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81067a0:	687b      	ldr	r3, [r7, #4]
 81067a2:	2b00      	cmp	r3, #0
 81067a4:	d101      	bne.n	81067aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81067a6:	2301      	movs	r3, #1
 81067a8:	e049      	b.n	810683e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81067aa:	687b      	ldr	r3, [r7, #4]
 81067ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81067b0:	b2db      	uxtb	r3, r3
 81067b2:	2b00      	cmp	r3, #0
 81067b4:	d106      	bne.n	81067c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81067b6:	687b      	ldr	r3, [r7, #4]
 81067b8:	2200      	movs	r2, #0
 81067ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81067be:	6878      	ldr	r0, [r7, #4]
 81067c0:	f7fb fcf6 	bl	81021b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81067c4:	687b      	ldr	r3, [r7, #4]
 81067c6:	2202      	movs	r2, #2
 81067c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81067cc:	687b      	ldr	r3, [r7, #4]
 81067ce:	681a      	ldr	r2, [r3, #0]
 81067d0:	687b      	ldr	r3, [r7, #4]
 81067d2:	3304      	adds	r3, #4
 81067d4:	4619      	mov	r1, r3
 81067d6:	4610      	mov	r0, r2
 81067d8:	f000 fc02 	bl	8106fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81067dc:	687b      	ldr	r3, [r7, #4]
 81067de:	2201      	movs	r2, #1
 81067e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81067e4:	687b      	ldr	r3, [r7, #4]
 81067e6:	2201      	movs	r2, #1
 81067e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81067ec:	687b      	ldr	r3, [r7, #4]
 81067ee:	2201      	movs	r2, #1
 81067f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81067f4:	687b      	ldr	r3, [r7, #4]
 81067f6:	2201      	movs	r2, #1
 81067f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81067fc:	687b      	ldr	r3, [r7, #4]
 81067fe:	2201      	movs	r2, #1
 8106800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106804:	687b      	ldr	r3, [r7, #4]
 8106806:	2201      	movs	r2, #1
 8106808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810680c:	687b      	ldr	r3, [r7, #4]
 810680e:	2201      	movs	r2, #1
 8106810:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106814:	687b      	ldr	r3, [r7, #4]
 8106816:	2201      	movs	r2, #1
 8106818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810681c:	687b      	ldr	r3, [r7, #4]
 810681e:	2201      	movs	r2, #1
 8106820:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8106824:	687b      	ldr	r3, [r7, #4]
 8106826:	2201      	movs	r2, #1
 8106828:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810682c:	687b      	ldr	r3, [r7, #4]
 810682e:	2201      	movs	r2, #1
 8106830:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106834:	687b      	ldr	r3, [r7, #4]
 8106836:	2201      	movs	r2, #1
 8106838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810683c:	2300      	movs	r3, #0
}
 810683e:	4618      	mov	r0, r3
 8106840:	3708      	adds	r7, #8
 8106842:	46bd      	mov	sp, r7
 8106844:	bd80      	pop	{r7, pc}

08106846 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8106846:	b580      	push	{r7, lr}
 8106848:	b082      	sub	sp, #8
 810684a:	af00      	add	r7, sp, #0
 810684c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810684e:	687b      	ldr	r3, [r7, #4]
 8106850:	2b00      	cmp	r3, #0
 8106852:	d101      	bne.n	8106858 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8106854:	2301      	movs	r3, #1
 8106856:	e049      	b.n	81068ec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8106858:	687b      	ldr	r3, [r7, #4]
 810685a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810685e:	b2db      	uxtb	r3, r3
 8106860:	2b00      	cmp	r3, #0
 8106862:	d106      	bne.n	8106872 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8106864:	687b      	ldr	r3, [r7, #4]
 8106866:	2200      	movs	r2, #0
 8106868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 810686c:	6878      	ldr	r0, [r7, #4]
 810686e:	f7fb fbdb 	bl	8102028 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106872:	687b      	ldr	r3, [r7, #4]
 8106874:	2202      	movs	r2, #2
 8106876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810687a:	687b      	ldr	r3, [r7, #4]
 810687c:	681a      	ldr	r2, [r3, #0]
 810687e:	687b      	ldr	r3, [r7, #4]
 8106880:	3304      	adds	r3, #4
 8106882:	4619      	mov	r1, r3
 8106884:	4610      	mov	r0, r2
 8106886:	f000 fbab 	bl	8106fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810688a:	687b      	ldr	r3, [r7, #4]
 810688c:	2201      	movs	r2, #1
 810688e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106892:	687b      	ldr	r3, [r7, #4]
 8106894:	2201      	movs	r2, #1
 8106896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810689a:	687b      	ldr	r3, [r7, #4]
 810689c:	2201      	movs	r2, #1
 810689e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81068a2:	687b      	ldr	r3, [r7, #4]
 81068a4:	2201      	movs	r2, #1
 81068a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81068aa:	687b      	ldr	r3, [r7, #4]
 81068ac:	2201      	movs	r2, #1
 81068ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81068b2:	687b      	ldr	r3, [r7, #4]
 81068b4:	2201      	movs	r2, #1
 81068b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81068ba:	687b      	ldr	r3, [r7, #4]
 81068bc:	2201      	movs	r2, #1
 81068be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81068c2:	687b      	ldr	r3, [r7, #4]
 81068c4:	2201      	movs	r2, #1
 81068c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81068ca:	687b      	ldr	r3, [r7, #4]
 81068cc:	2201      	movs	r2, #1
 81068ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81068d2:	687b      	ldr	r3, [r7, #4]
 81068d4:	2201      	movs	r2, #1
 81068d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81068da:	687b      	ldr	r3, [r7, #4]
 81068dc:	2201      	movs	r2, #1
 81068de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81068e2:	687b      	ldr	r3, [r7, #4]
 81068e4:	2201      	movs	r2, #1
 81068e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81068ea:	2300      	movs	r3, #0
}
 81068ec:	4618      	mov	r0, r3
 81068ee:	3708      	adds	r7, #8
 81068f0:	46bd      	mov	sp, r7
 81068f2:	bd80      	pop	{r7, pc}

081068f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 81068f4:	b580      	push	{r7, lr}
 81068f6:	b084      	sub	sp, #16
 81068f8:	af00      	add	r7, sp, #0
 81068fa:	6078      	str	r0, [r7, #4]
 81068fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 81068fe:	683b      	ldr	r3, [r7, #0]
 8106900:	2b00      	cmp	r3, #0
 8106902:	d109      	bne.n	8106918 <HAL_TIM_PWM_Start+0x24>
 8106904:	687b      	ldr	r3, [r7, #4]
 8106906:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 810690a:	b2db      	uxtb	r3, r3
 810690c:	2b01      	cmp	r3, #1
 810690e:	bf14      	ite	ne
 8106910:	2301      	movne	r3, #1
 8106912:	2300      	moveq	r3, #0
 8106914:	b2db      	uxtb	r3, r3
 8106916:	e03c      	b.n	8106992 <HAL_TIM_PWM_Start+0x9e>
 8106918:	683b      	ldr	r3, [r7, #0]
 810691a:	2b04      	cmp	r3, #4
 810691c:	d109      	bne.n	8106932 <HAL_TIM_PWM_Start+0x3e>
 810691e:	687b      	ldr	r3, [r7, #4]
 8106920:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8106924:	b2db      	uxtb	r3, r3
 8106926:	2b01      	cmp	r3, #1
 8106928:	bf14      	ite	ne
 810692a:	2301      	movne	r3, #1
 810692c:	2300      	moveq	r3, #0
 810692e:	b2db      	uxtb	r3, r3
 8106930:	e02f      	b.n	8106992 <HAL_TIM_PWM_Start+0x9e>
 8106932:	683b      	ldr	r3, [r7, #0]
 8106934:	2b08      	cmp	r3, #8
 8106936:	d109      	bne.n	810694c <HAL_TIM_PWM_Start+0x58>
 8106938:	687b      	ldr	r3, [r7, #4]
 810693a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810693e:	b2db      	uxtb	r3, r3
 8106940:	2b01      	cmp	r3, #1
 8106942:	bf14      	ite	ne
 8106944:	2301      	movne	r3, #1
 8106946:	2300      	moveq	r3, #0
 8106948:	b2db      	uxtb	r3, r3
 810694a:	e022      	b.n	8106992 <HAL_TIM_PWM_Start+0x9e>
 810694c:	683b      	ldr	r3, [r7, #0]
 810694e:	2b0c      	cmp	r3, #12
 8106950:	d109      	bne.n	8106966 <HAL_TIM_PWM_Start+0x72>
 8106952:	687b      	ldr	r3, [r7, #4]
 8106954:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8106958:	b2db      	uxtb	r3, r3
 810695a:	2b01      	cmp	r3, #1
 810695c:	bf14      	ite	ne
 810695e:	2301      	movne	r3, #1
 8106960:	2300      	moveq	r3, #0
 8106962:	b2db      	uxtb	r3, r3
 8106964:	e015      	b.n	8106992 <HAL_TIM_PWM_Start+0x9e>
 8106966:	683b      	ldr	r3, [r7, #0]
 8106968:	2b10      	cmp	r3, #16
 810696a:	d109      	bne.n	8106980 <HAL_TIM_PWM_Start+0x8c>
 810696c:	687b      	ldr	r3, [r7, #4]
 810696e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8106972:	b2db      	uxtb	r3, r3
 8106974:	2b01      	cmp	r3, #1
 8106976:	bf14      	ite	ne
 8106978:	2301      	movne	r3, #1
 810697a:	2300      	moveq	r3, #0
 810697c:	b2db      	uxtb	r3, r3
 810697e:	e008      	b.n	8106992 <HAL_TIM_PWM_Start+0x9e>
 8106980:	687b      	ldr	r3, [r7, #4]
 8106982:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8106986:	b2db      	uxtb	r3, r3
 8106988:	2b01      	cmp	r3, #1
 810698a:	bf14      	ite	ne
 810698c:	2301      	movne	r3, #1
 810698e:	2300      	moveq	r3, #0
 8106990:	b2db      	uxtb	r3, r3
 8106992:	2b00      	cmp	r3, #0
 8106994:	d001      	beq.n	810699a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8106996:	2301      	movs	r3, #1
 8106998:	e0a1      	b.n	8106ade <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 810699a:	683b      	ldr	r3, [r7, #0]
 810699c:	2b00      	cmp	r3, #0
 810699e:	d104      	bne.n	81069aa <HAL_TIM_PWM_Start+0xb6>
 81069a0:	687b      	ldr	r3, [r7, #4]
 81069a2:	2202      	movs	r2, #2
 81069a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81069a8:	e023      	b.n	81069f2 <HAL_TIM_PWM_Start+0xfe>
 81069aa:	683b      	ldr	r3, [r7, #0]
 81069ac:	2b04      	cmp	r3, #4
 81069ae:	d104      	bne.n	81069ba <HAL_TIM_PWM_Start+0xc6>
 81069b0:	687b      	ldr	r3, [r7, #4]
 81069b2:	2202      	movs	r2, #2
 81069b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81069b8:	e01b      	b.n	81069f2 <HAL_TIM_PWM_Start+0xfe>
 81069ba:	683b      	ldr	r3, [r7, #0]
 81069bc:	2b08      	cmp	r3, #8
 81069be:	d104      	bne.n	81069ca <HAL_TIM_PWM_Start+0xd6>
 81069c0:	687b      	ldr	r3, [r7, #4]
 81069c2:	2202      	movs	r2, #2
 81069c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81069c8:	e013      	b.n	81069f2 <HAL_TIM_PWM_Start+0xfe>
 81069ca:	683b      	ldr	r3, [r7, #0]
 81069cc:	2b0c      	cmp	r3, #12
 81069ce:	d104      	bne.n	81069da <HAL_TIM_PWM_Start+0xe6>
 81069d0:	687b      	ldr	r3, [r7, #4]
 81069d2:	2202      	movs	r2, #2
 81069d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81069d8:	e00b      	b.n	81069f2 <HAL_TIM_PWM_Start+0xfe>
 81069da:	683b      	ldr	r3, [r7, #0]
 81069dc:	2b10      	cmp	r3, #16
 81069de:	d104      	bne.n	81069ea <HAL_TIM_PWM_Start+0xf6>
 81069e0:	687b      	ldr	r3, [r7, #4]
 81069e2:	2202      	movs	r2, #2
 81069e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81069e8:	e003      	b.n	81069f2 <HAL_TIM_PWM_Start+0xfe>
 81069ea:	687b      	ldr	r3, [r7, #4]
 81069ec:	2202      	movs	r2, #2
 81069ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81069f2:	687b      	ldr	r3, [r7, #4]
 81069f4:	681b      	ldr	r3, [r3, #0]
 81069f6:	2201      	movs	r2, #1
 81069f8:	6839      	ldr	r1, [r7, #0]
 81069fa:	4618      	mov	r0, r3
 81069fc:	f000 fe60 	bl	81076c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8106a00:	687b      	ldr	r3, [r7, #4]
 8106a02:	681b      	ldr	r3, [r3, #0]
 8106a04:	4a38      	ldr	r2, [pc, #224]	; (8106ae8 <HAL_TIM_PWM_Start+0x1f4>)
 8106a06:	4293      	cmp	r3, r2
 8106a08:	d013      	beq.n	8106a32 <HAL_TIM_PWM_Start+0x13e>
 8106a0a:	687b      	ldr	r3, [r7, #4]
 8106a0c:	681b      	ldr	r3, [r3, #0]
 8106a0e:	4a37      	ldr	r2, [pc, #220]	; (8106aec <HAL_TIM_PWM_Start+0x1f8>)
 8106a10:	4293      	cmp	r3, r2
 8106a12:	d00e      	beq.n	8106a32 <HAL_TIM_PWM_Start+0x13e>
 8106a14:	687b      	ldr	r3, [r7, #4]
 8106a16:	681b      	ldr	r3, [r3, #0]
 8106a18:	4a35      	ldr	r2, [pc, #212]	; (8106af0 <HAL_TIM_PWM_Start+0x1fc>)
 8106a1a:	4293      	cmp	r3, r2
 8106a1c:	d009      	beq.n	8106a32 <HAL_TIM_PWM_Start+0x13e>
 8106a1e:	687b      	ldr	r3, [r7, #4]
 8106a20:	681b      	ldr	r3, [r3, #0]
 8106a22:	4a34      	ldr	r2, [pc, #208]	; (8106af4 <HAL_TIM_PWM_Start+0x200>)
 8106a24:	4293      	cmp	r3, r2
 8106a26:	d004      	beq.n	8106a32 <HAL_TIM_PWM_Start+0x13e>
 8106a28:	687b      	ldr	r3, [r7, #4]
 8106a2a:	681b      	ldr	r3, [r3, #0]
 8106a2c:	4a32      	ldr	r2, [pc, #200]	; (8106af8 <HAL_TIM_PWM_Start+0x204>)
 8106a2e:	4293      	cmp	r3, r2
 8106a30:	d101      	bne.n	8106a36 <HAL_TIM_PWM_Start+0x142>
 8106a32:	2301      	movs	r3, #1
 8106a34:	e000      	b.n	8106a38 <HAL_TIM_PWM_Start+0x144>
 8106a36:	2300      	movs	r3, #0
 8106a38:	2b00      	cmp	r3, #0
 8106a3a:	d007      	beq.n	8106a4c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8106a3c:	687b      	ldr	r3, [r7, #4]
 8106a3e:	681b      	ldr	r3, [r3, #0]
 8106a40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8106a42:	687b      	ldr	r3, [r7, #4]
 8106a44:	681b      	ldr	r3, [r3, #0]
 8106a46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8106a4a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8106a4c:	687b      	ldr	r3, [r7, #4]
 8106a4e:	681b      	ldr	r3, [r3, #0]
 8106a50:	4a25      	ldr	r2, [pc, #148]	; (8106ae8 <HAL_TIM_PWM_Start+0x1f4>)
 8106a52:	4293      	cmp	r3, r2
 8106a54:	d022      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a56:	687b      	ldr	r3, [r7, #4]
 8106a58:	681b      	ldr	r3, [r3, #0]
 8106a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106a5e:	d01d      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a60:	687b      	ldr	r3, [r7, #4]
 8106a62:	681b      	ldr	r3, [r3, #0]
 8106a64:	4a25      	ldr	r2, [pc, #148]	; (8106afc <HAL_TIM_PWM_Start+0x208>)
 8106a66:	4293      	cmp	r3, r2
 8106a68:	d018      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a6a:	687b      	ldr	r3, [r7, #4]
 8106a6c:	681b      	ldr	r3, [r3, #0]
 8106a6e:	4a24      	ldr	r2, [pc, #144]	; (8106b00 <HAL_TIM_PWM_Start+0x20c>)
 8106a70:	4293      	cmp	r3, r2
 8106a72:	d013      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a74:	687b      	ldr	r3, [r7, #4]
 8106a76:	681b      	ldr	r3, [r3, #0]
 8106a78:	4a22      	ldr	r2, [pc, #136]	; (8106b04 <HAL_TIM_PWM_Start+0x210>)
 8106a7a:	4293      	cmp	r3, r2
 8106a7c:	d00e      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a7e:	687b      	ldr	r3, [r7, #4]
 8106a80:	681b      	ldr	r3, [r3, #0]
 8106a82:	4a1a      	ldr	r2, [pc, #104]	; (8106aec <HAL_TIM_PWM_Start+0x1f8>)
 8106a84:	4293      	cmp	r3, r2
 8106a86:	d009      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a88:	687b      	ldr	r3, [r7, #4]
 8106a8a:	681b      	ldr	r3, [r3, #0]
 8106a8c:	4a1e      	ldr	r2, [pc, #120]	; (8106b08 <HAL_TIM_PWM_Start+0x214>)
 8106a8e:	4293      	cmp	r3, r2
 8106a90:	d004      	beq.n	8106a9c <HAL_TIM_PWM_Start+0x1a8>
 8106a92:	687b      	ldr	r3, [r7, #4]
 8106a94:	681b      	ldr	r3, [r3, #0]
 8106a96:	4a16      	ldr	r2, [pc, #88]	; (8106af0 <HAL_TIM_PWM_Start+0x1fc>)
 8106a98:	4293      	cmp	r3, r2
 8106a9a:	d115      	bne.n	8106ac8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8106a9c:	687b      	ldr	r3, [r7, #4]
 8106a9e:	681b      	ldr	r3, [r3, #0]
 8106aa0:	689a      	ldr	r2, [r3, #8]
 8106aa2:	4b1a      	ldr	r3, [pc, #104]	; (8106b0c <HAL_TIM_PWM_Start+0x218>)
 8106aa4:	4013      	ands	r3, r2
 8106aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106aa8:	68fb      	ldr	r3, [r7, #12]
 8106aaa:	2b06      	cmp	r3, #6
 8106aac:	d015      	beq.n	8106ada <HAL_TIM_PWM_Start+0x1e6>
 8106aae:	68fb      	ldr	r3, [r7, #12]
 8106ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106ab4:	d011      	beq.n	8106ada <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8106ab6:	687b      	ldr	r3, [r7, #4]
 8106ab8:	681b      	ldr	r3, [r3, #0]
 8106aba:	681a      	ldr	r2, [r3, #0]
 8106abc:	687b      	ldr	r3, [r7, #4]
 8106abe:	681b      	ldr	r3, [r3, #0]
 8106ac0:	f042 0201 	orr.w	r2, r2, #1
 8106ac4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106ac6:	e008      	b.n	8106ada <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8106ac8:	687b      	ldr	r3, [r7, #4]
 8106aca:	681b      	ldr	r3, [r3, #0]
 8106acc:	681a      	ldr	r2, [r3, #0]
 8106ace:	687b      	ldr	r3, [r7, #4]
 8106ad0:	681b      	ldr	r3, [r3, #0]
 8106ad2:	f042 0201 	orr.w	r2, r2, #1
 8106ad6:	601a      	str	r2, [r3, #0]
 8106ad8:	e000      	b.n	8106adc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106ada:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8106adc:	2300      	movs	r3, #0
}
 8106ade:	4618      	mov	r0, r3
 8106ae0:	3710      	adds	r7, #16
 8106ae2:	46bd      	mov	sp, r7
 8106ae4:	bd80      	pop	{r7, pc}
 8106ae6:	bf00      	nop
 8106ae8:	40010000 	.word	0x40010000
 8106aec:	40010400 	.word	0x40010400
 8106af0:	40014000 	.word	0x40014000
 8106af4:	40014400 	.word	0x40014400
 8106af8:	40014800 	.word	0x40014800
 8106afc:	40000400 	.word	0x40000400
 8106b00:	40000800 	.word	0x40000800
 8106b04:	40000c00 	.word	0x40000c00
 8106b08:	40001800 	.word	0x40001800
 8106b0c:	00010007 	.word	0x00010007

08106b10 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8106b10:	b580      	push	{r7, lr}
 8106b12:	b086      	sub	sp, #24
 8106b14:	af00      	add	r7, sp, #0
 8106b16:	6078      	str	r0, [r7, #4]
 8106b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8106b1a:	687b      	ldr	r3, [r7, #4]
 8106b1c:	2b00      	cmp	r3, #0
 8106b1e:	d101      	bne.n	8106b24 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8106b20:	2301      	movs	r3, #1
 8106b22:	e097      	b.n	8106c54 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8106b24:	687b      	ldr	r3, [r7, #4]
 8106b26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8106b2a:	b2db      	uxtb	r3, r3
 8106b2c:	2b00      	cmp	r3, #0
 8106b2e:	d106      	bne.n	8106b3e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8106b30:	687b      	ldr	r3, [r7, #4]
 8106b32:	2200      	movs	r2, #0
 8106b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8106b38:	6878      	ldr	r0, [r7, #4]
 8106b3a:	f7fb fa95 	bl	8102068 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106b3e:	687b      	ldr	r3, [r7, #4]
 8106b40:	2202      	movs	r2, #2
 8106b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8106b46:	687b      	ldr	r3, [r7, #4]
 8106b48:	681b      	ldr	r3, [r3, #0]
 8106b4a:	689b      	ldr	r3, [r3, #8]
 8106b4c:	687a      	ldr	r2, [r7, #4]
 8106b4e:	6812      	ldr	r2, [r2, #0]
 8106b50:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8106b54:	f023 0307 	bic.w	r3, r3, #7
 8106b58:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106b5a:	687b      	ldr	r3, [r7, #4]
 8106b5c:	681a      	ldr	r2, [r3, #0]
 8106b5e:	687b      	ldr	r3, [r7, #4]
 8106b60:	3304      	adds	r3, #4
 8106b62:	4619      	mov	r1, r3
 8106b64:	4610      	mov	r0, r2
 8106b66:	f000 fa3b 	bl	8106fe0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8106b6a:	687b      	ldr	r3, [r7, #4]
 8106b6c:	681b      	ldr	r3, [r3, #0]
 8106b6e:	689b      	ldr	r3, [r3, #8]
 8106b70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8106b72:	687b      	ldr	r3, [r7, #4]
 8106b74:	681b      	ldr	r3, [r3, #0]
 8106b76:	699b      	ldr	r3, [r3, #24]
 8106b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8106b7a:	687b      	ldr	r3, [r7, #4]
 8106b7c:	681b      	ldr	r3, [r3, #0]
 8106b7e:	6a1b      	ldr	r3, [r3, #32]
 8106b80:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8106b82:	683b      	ldr	r3, [r7, #0]
 8106b84:	681b      	ldr	r3, [r3, #0]
 8106b86:	697a      	ldr	r2, [r7, #20]
 8106b88:	4313      	orrs	r3, r2
 8106b8a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8106b8c:	693b      	ldr	r3, [r7, #16]
 8106b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106b92:	f023 0303 	bic.w	r3, r3, #3
 8106b96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8106b98:	683b      	ldr	r3, [r7, #0]
 8106b9a:	689a      	ldr	r2, [r3, #8]
 8106b9c:	683b      	ldr	r3, [r7, #0]
 8106b9e:	699b      	ldr	r3, [r3, #24]
 8106ba0:	021b      	lsls	r3, r3, #8
 8106ba2:	4313      	orrs	r3, r2
 8106ba4:	693a      	ldr	r2, [r7, #16]
 8106ba6:	4313      	orrs	r3, r2
 8106ba8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8106baa:	693b      	ldr	r3, [r7, #16]
 8106bac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8106bb0:	f023 030c 	bic.w	r3, r3, #12
 8106bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8106bb6:	693b      	ldr	r3, [r7, #16]
 8106bb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8106bbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8106bc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8106bc2:	683b      	ldr	r3, [r7, #0]
 8106bc4:	68da      	ldr	r2, [r3, #12]
 8106bc6:	683b      	ldr	r3, [r7, #0]
 8106bc8:	69db      	ldr	r3, [r3, #28]
 8106bca:	021b      	lsls	r3, r3, #8
 8106bcc:	4313      	orrs	r3, r2
 8106bce:	693a      	ldr	r2, [r7, #16]
 8106bd0:	4313      	orrs	r3, r2
 8106bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8106bd4:	683b      	ldr	r3, [r7, #0]
 8106bd6:	691b      	ldr	r3, [r3, #16]
 8106bd8:	011a      	lsls	r2, r3, #4
 8106bda:	683b      	ldr	r3, [r7, #0]
 8106bdc:	6a1b      	ldr	r3, [r3, #32]
 8106bde:	031b      	lsls	r3, r3, #12
 8106be0:	4313      	orrs	r3, r2
 8106be2:	693a      	ldr	r2, [r7, #16]
 8106be4:	4313      	orrs	r3, r2
 8106be6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8106be8:	68fb      	ldr	r3, [r7, #12]
 8106bea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8106bee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8106bf0:	68fb      	ldr	r3, [r7, #12]
 8106bf2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8106bf6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8106bf8:	683b      	ldr	r3, [r7, #0]
 8106bfa:	685a      	ldr	r2, [r3, #4]
 8106bfc:	683b      	ldr	r3, [r7, #0]
 8106bfe:	695b      	ldr	r3, [r3, #20]
 8106c00:	011b      	lsls	r3, r3, #4
 8106c02:	4313      	orrs	r3, r2
 8106c04:	68fa      	ldr	r2, [r7, #12]
 8106c06:	4313      	orrs	r3, r2
 8106c08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8106c0a:	687b      	ldr	r3, [r7, #4]
 8106c0c:	681b      	ldr	r3, [r3, #0]
 8106c0e:	697a      	ldr	r2, [r7, #20]
 8106c10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8106c12:	687b      	ldr	r3, [r7, #4]
 8106c14:	681b      	ldr	r3, [r3, #0]
 8106c16:	693a      	ldr	r2, [r7, #16]
 8106c18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8106c1a:	687b      	ldr	r3, [r7, #4]
 8106c1c:	681b      	ldr	r3, [r3, #0]
 8106c1e:	68fa      	ldr	r2, [r7, #12]
 8106c20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106c22:	687b      	ldr	r3, [r7, #4]
 8106c24:	2201      	movs	r2, #1
 8106c26:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8106c2a:	687b      	ldr	r3, [r7, #4]
 8106c2c:	2201      	movs	r2, #1
 8106c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8106c32:	687b      	ldr	r3, [r7, #4]
 8106c34:	2201      	movs	r2, #1
 8106c36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8106c3a:	687b      	ldr	r3, [r7, #4]
 8106c3c:	2201      	movs	r2, #1
 8106c3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8106c42:	687b      	ldr	r3, [r7, #4]
 8106c44:	2201      	movs	r2, #1
 8106c46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106c4a:	687b      	ldr	r3, [r7, #4]
 8106c4c:	2201      	movs	r2, #1
 8106c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8106c52:	2300      	movs	r3, #0
}
 8106c54:	4618      	mov	r0, r3
 8106c56:	3718      	adds	r7, #24
 8106c58:	46bd      	mov	sp, r7
 8106c5a:	bd80      	pop	{r7, pc}

08106c5c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8106c5c:	b580      	push	{r7, lr}
 8106c5e:	b084      	sub	sp, #16
 8106c60:	af00      	add	r7, sp, #0
 8106c62:	6078      	str	r0, [r7, #4]
 8106c64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8106c66:	687b      	ldr	r3, [r7, #4]
 8106c68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8106c6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8106c6e:	687b      	ldr	r3, [r7, #4]
 8106c70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8106c74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8106c76:	687b      	ldr	r3, [r7, #4]
 8106c78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8106c7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8106c7e:	687b      	ldr	r3, [r7, #4]
 8106c80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8106c84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8106c86:	683b      	ldr	r3, [r7, #0]
 8106c88:	2b00      	cmp	r3, #0
 8106c8a:	d110      	bne.n	8106cae <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8106c8c:	7bfb      	ldrb	r3, [r7, #15]
 8106c8e:	2b01      	cmp	r3, #1
 8106c90:	d102      	bne.n	8106c98 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8106c92:	7b7b      	ldrb	r3, [r7, #13]
 8106c94:	2b01      	cmp	r3, #1
 8106c96:	d001      	beq.n	8106c9c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8106c98:	2301      	movs	r3, #1
 8106c9a:	e089      	b.n	8106db0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8106c9c:	687b      	ldr	r3, [r7, #4]
 8106c9e:	2202      	movs	r2, #2
 8106ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8106ca4:	687b      	ldr	r3, [r7, #4]
 8106ca6:	2202      	movs	r2, #2
 8106ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8106cac:	e031      	b.n	8106d12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8106cae:	683b      	ldr	r3, [r7, #0]
 8106cb0:	2b04      	cmp	r3, #4
 8106cb2:	d110      	bne.n	8106cd6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8106cb4:	7bbb      	ldrb	r3, [r7, #14]
 8106cb6:	2b01      	cmp	r3, #1
 8106cb8:	d102      	bne.n	8106cc0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8106cba:	7b3b      	ldrb	r3, [r7, #12]
 8106cbc:	2b01      	cmp	r3, #1
 8106cbe:	d001      	beq.n	8106cc4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8106cc0:	2301      	movs	r3, #1
 8106cc2:	e075      	b.n	8106db0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8106cc4:	687b      	ldr	r3, [r7, #4]
 8106cc6:	2202      	movs	r2, #2
 8106cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8106ccc:	687b      	ldr	r3, [r7, #4]
 8106cce:	2202      	movs	r2, #2
 8106cd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8106cd4:	e01d      	b.n	8106d12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8106cd6:	7bfb      	ldrb	r3, [r7, #15]
 8106cd8:	2b01      	cmp	r3, #1
 8106cda:	d108      	bne.n	8106cee <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8106cdc:	7bbb      	ldrb	r3, [r7, #14]
 8106cde:	2b01      	cmp	r3, #1
 8106ce0:	d105      	bne.n	8106cee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8106ce2:	7b7b      	ldrb	r3, [r7, #13]
 8106ce4:	2b01      	cmp	r3, #1
 8106ce6:	d102      	bne.n	8106cee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8106ce8:	7b3b      	ldrb	r3, [r7, #12]
 8106cea:	2b01      	cmp	r3, #1
 8106cec:	d001      	beq.n	8106cf2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8106cee:	2301      	movs	r3, #1
 8106cf0:	e05e      	b.n	8106db0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8106cf2:	687b      	ldr	r3, [r7, #4]
 8106cf4:	2202      	movs	r2, #2
 8106cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8106cfa:	687b      	ldr	r3, [r7, #4]
 8106cfc:	2202      	movs	r2, #2
 8106cfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8106d02:	687b      	ldr	r3, [r7, #4]
 8106d04:	2202      	movs	r2, #2
 8106d06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8106d0a:	687b      	ldr	r3, [r7, #4]
 8106d0c:	2202      	movs	r2, #2
 8106d0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8106d12:	683b      	ldr	r3, [r7, #0]
 8106d14:	2b00      	cmp	r3, #0
 8106d16:	d003      	beq.n	8106d20 <HAL_TIM_Encoder_Start_IT+0xc4>
 8106d18:	683b      	ldr	r3, [r7, #0]
 8106d1a:	2b04      	cmp	r3, #4
 8106d1c:	d010      	beq.n	8106d40 <HAL_TIM_Encoder_Start_IT+0xe4>
 8106d1e:	e01f      	b.n	8106d60 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8106d20:	687b      	ldr	r3, [r7, #4]
 8106d22:	681b      	ldr	r3, [r3, #0]
 8106d24:	2201      	movs	r2, #1
 8106d26:	2100      	movs	r1, #0
 8106d28:	4618      	mov	r0, r3
 8106d2a:	f000 fcc9 	bl	81076c0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8106d2e:	687b      	ldr	r3, [r7, #4]
 8106d30:	681b      	ldr	r3, [r3, #0]
 8106d32:	68da      	ldr	r2, [r3, #12]
 8106d34:	687b      	ldr	r3, [r7, #4]
 8106d36:	681b      	ldr	r3, [r3, #0]
 8106d38:	f042 0202 	orr.w	r2, r2, #2
 8106d3c:	60da      	str	r2, [r3, #12]
      break;
 8106d3e:	e02e      	b.n	8106d9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8106d40:	687b      	ldr	r3, [r7, #4]
 8106d42:	681b      	ldr	r3, [r3, #0]
 8106d44:	2201      	movs	r2, #1
 8106d46:	2104      	movs	r1, #4
 8106d48:	4618      	mov	r0, r3
 8106d4a:	f000 fcb9 	bl	81076c0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8106d4e:	687b      	ldr	r3, [r7, #4]
 8106d50:	681b      	ldr	r3, [r3, #0]
 8106d52:	68da      	ldr	r2, [r3, #12]
 8106d54:	687b      	ldr	r3, [r7, #4]
 8106d56:	681b      	ldr	r3, [r3, #0]
 8106d58:	f042 0204 	orr.w	r2, r2, #4
 8106d5c:	60da      	str	r2, [r3, #12]
      break;
 8106d5e:	e01e      	b.n	8106d9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8106d60:	687b      	ldr	r3, [r7, #4]
 8106d62:	681b      	ldr	r3, [r3, #0]
 8106d64:	2201      	movs	r2, #1
 8106d66:	2100      	movs	r1, #0
 8106d68:	4618      	mov	r0, r3
 8106d6a:	f000 fca9 	bl	81076c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8106d6e:	687b      	ldr	r3, [r7, #4]
 8106d70:	681b      	ldr	r3, [r3, #0]
 8106d72:	2201      	movs	r2, #1
 8106d74:	2104      	movs	r1, #4
 8106d76:	4618      	mov	r0, r3
 8106d78:	f000 fca2 	bl	81076c0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8106d7c:	687b      	ldr	r3, [r7, #4]
 8106d7e:	681b      	ldr	r3, [r3, #0]
 8106d80:	68da      	ldr	r2, [r3, #12]
 8106d82:	687b      	ldr	r3, [r7, #4]
 8106d84:	681b      	ldr	r3, [r3, #0]
 8106d86:	f042 0202 	orr.w	r2, r2, #2
 8106d8a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8106d8c:	687b      	ldr	r3, [r7, #4]
 8106d8e:	681b      	ldr	r3, [r3, #0]
 8106d90:	68da      	ldr	r2, [r3, #12]
 8106d92:	687b      	ldr	r3, [r7, #4]
 8106d94:	681b      	ldr	r3, [r3, #0]
 8106d96:	f042 0204 	orr.w	r2, r2, #4
 8106d9a:	60da      	str	r2, [r3, #12]
      break;
 8106d9c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8106d9e:	687b      	ldr	r3, [r7, #4]
 8106da0:	681b      	ldr	r3, [r3, #0]
 8106da2:	681a      	ldr	r2, [r3, #0]
 8106da4:	687b      	ldr	r3, [r7, #4]
 8106da6:	681b      	ldr	r3, [r3, #0]
 8106da8:	f042 0201 	orr.w	r2, r2, #1
 8106dac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8106dae:	2300      	movs	r3, #0
}
 8106db0:	4618      	mov	r0, r3
 8106db2:	3710      	adds	r7, #16
 8106db4:	46bd      	mov	sp, r7
 8106db6:	bd80      	pop	{r7, pc}

08106db8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8106db8:	b580      	push	{r7, lr}
 8106dba:	b086      	sub	sp, #24
 8106dbc:	af00      	add	r7, sp, #0
 8106dbe:	60f8      	str	r0, [r7, #12]
 8106dc0:	60b9      	str	r1, [r7, #8]
 8106dc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8106dc4:	2300      	movs	r3, #0
 8106dc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8106dc8:	68fb      	ldr	r3, [r7, #12]
 8106dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8106dce:	2b01      	cmp	r3, #1
 8106dd0:	d101      	bne.n	8106dd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8106dd2:	2302      	movs	r3, #2
 8106dd4:	e0ff      	b.n	8106fd6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8106dd6:	68fb      	ldr	r3, [r7, #12]
 8106dd8:	2201      	movs	r2, #1
 8106dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8106dde:	687b      	ldr	r3, [r7, #4]
 8106de0:	2b14      	cmp	r3, #20
 8106de2:	f200 80f0 	bhi.w	8106fc6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8106de6:	a201      	add	r2, pc, #4	; (adr r2, 8106dec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8106de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106dec:	08106e41 	.word	0x08106e41
 8106df0:	08106fc7 	.word	0x08106fc7
 8106df4:	08106fc7 	.word	0x08106fc7
 8106df8:	08106fc7 	.word	0x08106fc7
 8106dfc:	08106e81 	.word	0x08106e81
 8106e00:	08106fc7 	.word	0x08106fc7
 8106e04:	08106fc7 	.word	0x08106fc7
 8106e08:	08106fc7 	.word	0x08106fc7
 8106e0c:	08106ec3 	.word	0x08106ec3
 8106e10:	08106fc7 	.word	0x08106fc7
 8106e14:	08106fc7 	.word	0x08106fc7
 8106e18:	08106fc7 	.word	0x08106fc7
 8106e1c:	08106f03 	.word	0x08106f03
 8106e20:	08106fc7 	.word	0x08106fc7
 8106e24:	08106fc7 	.word	0x08106fc7
 8106e28:	08106fc7 	.word	0x08106fc7
 8106e2c:	08106f45 	.word	0x08106f45
 8106e30:	08106fc7 	.word	0x08106fc7
 8106e34:	08106fc7 	.word	0x08106fc7
 8106e38:	08106fc7 	.word	0x08106fc7
 8106e3c:	08106f85 	.word	0x08106f85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8106e40:	68fb      	ldr	r3, [r7, #12]
 8106e42:	681b      	ldr	r3, [r3, #0]
 8106e44:	68b9      	ldr	r1, [r7, #8]
 8106e46:	4618      	mov	r0, r3
 8106e48:	f000 f964 	bl	8107114 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8106e4c:	68fb      	ldr	r3, [r7, #12]
 8106e4e:	681b      	ldr	r3, [r3, #0]
 8106e50:	699a      	ldr	r2, [r3, #24]
 8106e52:	68fb      	ldr	r3, [r7, #12]
 8106e54:	681b      	ldr	r3, [r3, #0]
 8106e56:	f042 0208 	orr.w	r2, r2, #8
 8106e5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8106e5c:	68fb      	ldr	r3, [r7, #12]
 8106e5e:	681b      	ldr	r3, [r3, #0]
 8106e60:	699a      	ldr	r2, [r3, #24]
 8106e62:	68fb      	ldr	r3, [r7, #12]
 8106e64:	681b      	ldr	r3, [r3, #0]
 8106e66:	f022 0204 	bic.w	r2, r2, #4
 8106e6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8106e6c:	68fb      	ldr	r3, [r7, #12]
 8106e6e:	681b      	ldr	r3, [r3, #0]
 8106e70:	6999      	ldr	r1, [r3, #24]
 8106e72:	68bb      	ldr	r3, [r7, #8]
 8106e74:	691a      	ldr	r2, [r3, #16]
 8106e76:	68fb      	ldr	r3, [r7, #12]
 8106e78:	681b      	ldr	r3, [r3, #0]
 8106e7a:	430a      	orrs	r2, r1
 8106e7c:	619a      	str	r2, [r3, #24]
      break;
 8106e7e:	e0a5      	b.n	8106fcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8106e80:	68fb      	ldr	r3, [r7, #12]
 8106e82:	681b      	ldr	r3, [r3, #0]
 8106e84:	68b9      	ldr	r1, [r7, #8]
 8106e86:	4618      	mov	r0, r3
 8106e88:	f000 f9d4 	bl	8107234 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8106e8c:	68fb      	ldr	r3, [r7, #12]
 8106e8e:	681b      	ldr	r3, [r3, #0]
 8106e90:	699a      	ldr	r2, [r3, #24]
 8106e92:	68fb      	ldr	r3, [r7, #12]
 8106e94:	681b      	ldr	r3, [r3, #0]
 8106e96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106e9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8106e9c:	68fb      	ldr	r3, [r7, #12]
 8106e9e:	681b      	ldr	r3, [r3, #0]
 8106ea0:	699a      	ldr	r2, [r3, #24]
 8106ea2:	68fb      	ldr	r3, [r7, #12]
 8106ea4:	681b      	ldr	r3, [r3, #0]
 8106ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8106eaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8106eac:	68fb      	ldr	r3, [r7, #12]
 8106eae:	681b      	ldr	r3, [r3, #0]
 8106eb0:	6999      	ldr	r1, [r3, #24]
 8106eb2:	68bb      	ldr	r3, [r7, #8]
 8106eb4:	691b      	ldr	r3, [r3, #16]
 8106eb6:	021a      	lsls	r2, r3, #8
 8106eb8:	68fb      	ldr	r3, [r7, #12]
 8106eba:	681b      	ldr	r3, [r3, #0]
 8106ebc:	430a      	orrs	r2, r1
 8106ebe:	619a      	str	r2, [r3, #24]
      break;
 8106ec0:	e084      	b.n	8106fcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8106ec2:	68fb      	ldr	r3, [r7, #12]
 8106ec4:	681b      	ldr	r3, [r3, #0]
 8106ec6:	68b9      	ldr	r1, [r7, #8]
 8106ec8:	4618      	mov	r0, r3
 8106eca:	f000 fa3d 	bl	8107348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8106ece:	68fb      	ldr	r3, [r7, #12]
 8106ed0:	681b      	ldr	r3, [r3, #0]
 8106ed2:	69da      	ldr	r2, [r3, #28]
 8106ed4:	68fb      	ldr	r3, [r7, #12]
 8106ed6:	681b      	ldr	r3, [r3, #0]
 8106ed8:	f042 0208 	orr.w	r2, r2, #8
 8106edc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8106ede:	68fb      	ldr	r3, [r7, #12]
 8106ee0:	681b      	ldr	r3, [r3, #0]
 8106ee2:	69da      	ldr	r2, [r3, #28]
 8106ee4:	68fb      	ldr	r3, [r7, #12]
 8106ee6:	681b      	ldr	r3, [r3, #0]
 8106ee8:	f022 0204 	bic.w	r2, r2, #4
 8106eec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8106eee:	68fb      	ldr	r3, [r7, #12]
 8106ef0:	681b      	ldr	r3, [r3, #0]
 8106ef2:	69d9      	ldr	r1, [r3, #28]
 8106ef4:	68bb      	ldr	r3, [r7, #8]
 8106ef6:	691a      	ldr	r2, [r3, #16]
 8106ef8:	68fb      	ldr	r3, [r7, #12]
 8106efa:	681b      	ldr	r3, [r3, #0]
 8106efc:	430a      	orrs	r2, r1
 8106efe:	61da      	str	r2, [r3, #28]
      break;
 8106f00:	e064      	b.n	8106fcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8106f02:	68fb      	ldr	r3, [r7, #12]
 8106f04:	681b      	ldr	r3, [r3, #0]
 8106f06:	68b9      	ldr	r1, [r7, #8]
 8106f08:	4618      	mov	r0, r3
 8106f0a:	f000 faa5 	bl	8107458 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8106f0e:	68fb      	ldr	r3, [r7, #12]
 8106f10:	681b      	ldr	r3, [r3, #0]
 8106f12:	69da      	ldr	r2, [r3, #28]
 8106f14:	68fb      	ldr	r3, [r7, #12]
 8106f16:	681b      	ldr	r3, [r3, #0]
 8106f18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106f1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8106f1e:	68fb      	ldr	r3, [r7, #12]
 8106f20:	681b      	ldr	r3, [r3, #0]
 8106f22:	69da      	ldr	r2, [r3, #28]
 8106f24:	68fb      	ldr	r3, [r7, #12]
 8106f26:	681b      	ldr	r3, [r3, #0]
 8106f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8106f2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8106f2e:	68fb      	ldr	r3, [r7, #12]
 8106f30:	681b      	ldr	r3, [r3, #0]
 8106f32:	69d9      	ldr	r1, [r3, #28]
 8106f34:	68bb      	ldr	r3, [r7, #8]
 8106f36:	691b      	ldr	r3, [r3, #16]
 8106f38:	021a      	lsls	r2, r3, #8
 8106f3a:	68fb      	ldr	r3, [r7, #12]
 8106f3c:	681b      	ldr	r3, [r3, #0]
 8106f3e:	430a      	orrs	r2, r1
 8106f40:	61da      	str	r2, [r3, #28]
      break;
 8106f42:	e043      	b.n	8106fcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8106f44:	68fb      	ldr	r3, [r7, #12]
 8106f46:	681b      	ldr	r3, [r3, #0]
 8106f48:	68b9      	ldr	r1, [r7, #8]
 8106f4a:	4618      	mov	r0, r3
 8106f4c:	f000 faee 	bl	810752c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8106f50:	68fb      	ldr	r3, [r7, #12]
 8106f52:	681b      	ldr	r3, [r3, #0]
 8106f54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106f56:	68fb      	ldr	r3, [r7, #12]
 8106f58:	681b      	ldr	r3, [r3, #0]
 8106f5a:	f042 0208 	orr.w	r2, r2, #8
 8106f5e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8106f60:	68fb      	ldr	r3, [r7, #12]
 8106f62:	681b      	ldr	r3, [r3, #0]
 8106f64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106f66:	68fb      	ldr	r3, [r7, #12]
 8106f68:	681b      	ldr	r3, [r3, #0]
 8106f6a:	f022 0204 	bic.w	r2, r2, #4
 8106f6e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8106f70:	68fb      	ldr	r3, [r7, #12]
 8106f72:	681b      	ldr	r3, [r3, #0]
 8106f74:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106f76:	68bb      	ldr	r3, [r7, #8]
 8106f78:	691a      	ldr	r2, [r3, #16]
 8106f7a:	68fb      	ldr	r3, [r7, #12]
 8106f7c:	681b      	ldr	r3, [r3, #0]
 8106f7e:	430a      	orrs	r2, r1
 8106f80:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8106f82:	e023      	b.n	8106fcc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8106f84:	68fb      	ldr	r3, [r7, #12]
 8106f86:	681b      	ldr	r3, [r3, #0]
 8106f88:	68b9      	ldr	r1, [r7, #8]
 8106f8a:	4618      	mov	r0, r3
 8106f8c:	f000 fb32 	bl	81075f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8106f90:	68fb      	ldr	r3, [r7, #12]
 8106f92:	681b      	ldr	r3, [r3, #0]
 8106f94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106f96:	68fb      	ldr	r3, [r7, #12]
 8106f98:	681b      	ldr	r3, [r3, #0]
 8106f9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106f9e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8106fa0:	68fb      	ldr	r3, [r7, #12]
 8106fa2:	681b      	ldr	r3, [r3, #0]
 8106fa4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106fa6:	68fb      	ldr	r3, [r7, #12]
 8106fa8:	681b      	ldr	r3, [r3, #0]
 8106faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8106fae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8106fb0:	68fb      	ldr	r3, [r7, #12]
 8106fb2:	681b      	ldr	r3, [r3, #0]
 8106fb4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106fb6:	68bb      	ldr	r3, [r7, #8]
 8106fb8:	691b      	ldr	r3, [r3, #16]
 8106fba:	021a      	lsls	r2, r3, #8
 8106fbc:	68fb      	ldr	r3, [r7, #12]
 8106fbe:	681b      	ldr	r3, [r3, #0]
 8106fc0:	430a      	orrs	r2, r1
 8106fc2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8106fc4:	e002      	b.n	8106fcc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8106fc6:	2301      	movs	r3, #1
 8106fc8:	75fb      	strb	r3, [r7, #23]
      break;
 8106fca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8106fcc:	68fb      	ldr	r3, [r7, #12]
 8106fce:	2200      	movs	r2, #0
 8106fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8106fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8106fd6:	4618      	mov	r0, r3
 8106fd8:	3718      	adds	r7, #24
 8106fda:	46bd      	mov	sp, r7
 8106fdc:	bd80      	pop	{r7, pc}
 8106fde:	bf00      	nop

08106fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8106fe0:	b480      	push	{r7}
 8106fe2:	b085      	sub	sp, #20
 8106fe4:	af00      	add	r7, sp, #0
 8106fe6:	6078      	str	r0, [r7, #4]
 8106fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8106fea:	687b      	ldr	r3, [r7, #4]
 8106fec:	681b      	ldr	r3, [r3, #0]
 8106fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8106ff0:	687b      	ldr	r3, [r7, #4]
 8106ff2:	4a40      	ldr	r2, [pc, #256]	; (81070f4 <TIM_Base_SetConfig+0x114>)
 8106ff4:	4293      	cmp	r3, r2
 8106ff6:	d013      	beq.n	8107020 <TIM_Base_SetConfig+0x40>
 8106ff8:	687b      	ldr	r3, [r7, #4]
 8106ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106ffe:	d00f      	beq.n	8107020 <TIM_Base_SetConfig+0x40>
 8107000:	687b      	ldr	r3, [r7, #4]
 8107002:	4a3d      	ldr	r2, [pc, #244]	; (81070f8 <TIM_Base_SetConfig+0x118>)
 8107004:	4293      	cmp	r3, r2
 8107006:	d00b      	beq.n	8107020 <TIM_Base_SetConfig+0x40>
 8107008:	687b      	ldr	r3, [r7, #4]
 810700a:	4a3c      	ldr	r2, [pc, #240]	; (81070fc <TIM_Base_SetConfig+0x11c>)
 810700c:	4293      	cmp	r3, r2
 810700e:	d007      	beq.n	8107020 <TIM_Base_SetConfig+0x40>
 8107010:	687b      	ldr	r3, [r7, #4]
 8107012:	4a3b      	ldr	r2, [pc, #236]	; (8107100 <TIM_Base_SetConfig+0x120>)
 8107014:	4293      	cmp	r3, r2
 8107016:	d003      	beq.n	8107020 <TIM_Base_SetConfig+0x40>
 8107018:	687b      	ldr	r3, [r7, #4]
 810701a:	4a3a      	ldr	r2, [pc, #232]	; (8107104 <TIM_Base_SetConfig+0x124>)
 810701c:	4293      	cmp	r3, r2
 810701e:	d108      	bne.n	8107032 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8107020:	68fb      	ldr	r3, [r7, #12]
 8107022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8107028:	683b      	ldr	r3, [r7, #0]
 810702a:	685b      	ldr	r3, [r3, #4]
 810702c:	68fa      	ldr	r2, [r7, #12]
 810702e:	4313      	orrs	r3, r2
 8107030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8107032:	687b      	ldr	r3, [r7, #4]
 8107034:	4a2f      	ldr	r2, [pc, #188]	; (81070f4 <TIM_Base_SetConfig+0x114>)
 8107036:	4293      	cmp	r3, r2
 8107038:	d01f      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 810703a:	687b      	ldr	r3, [r7, #4]
 810703c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107040:	d01b      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 8107042:	687b      	ldr	r3, [r7, #4]
 8107044:	4a2c      	ldr	r2, [pc, #176]	; (81070f8 <TIM_Base_SetConfig+0x118>)
 8107046:	4293      	cmp	r3, r2
 8107048:	d017      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 810704a:	687b      	ldr	r3, [r7, #4]
 810704c:	4a2b      	ldr	r2, [pc, #172]	; (81070fc <TIM_Base_SetConfig+0x11c>)
 810704e:	4293      	cmp	r3, r2
 8107050:	d013      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 8107052:	687b      	ldr	r3, [r7, #4]
 8107054:	4a2a      	ldr	r2, [pc, #168]	; (8107100 <TIM_Base_SetConfig+0x120>)
 8107056:	4293      	cmp	r3, r2
 8107058:	d00f      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 810705a:	687b      	ldr	r3, [r7, #4]
 810705c:	4a29      	ldr	r2, [pc, #164]	; (8107104 <TIM_Base_SetConfig+0x124>)
 810705e:	4293      	cmp	r3, r2
 8107060:	d00b      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 8107062:	687b      	ldr	r3, [r7, #4]
 8107064:	4a28      	ldr	r2, [pc, #160]	; (8107108 <TIM_Base_SetConfig+0x128>)
 8107066:	4293      	cmp	r3, r2
 8107068:	d007      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 810706a:	687b      	ldr	r3, [r7, #4]
 810706c:	4a27      	ldr	r2, [pc, #156]	; (810710c <TIM_Base_SetConfig+0x12c>)
 810706e:	4293      	cmp	r3, r2
 8107070:	d003      	beq.n	810707a <TIM_Base_SetConfig+0x9a>
 8107072:	687b      	ldr	r3, [r7, #4]
 8107074:	4a26      	ldr	r2, [pc, #152]	; (8107110 <TIM_Base_SetConfig+0x130>)
 8107076:	4293      	cmp	r3, r2
 8107078:	d108      	bne.n	810708c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810707a:	68fb      	ldr	r3, [r7, #12]
 810707c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107080:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8107082:	683b      	ldr	r3, [r7, #0]
 8107084:	68db      	ldr	r3, [r3, #12]
 8107086:	68fa      	ldr	r2, [r7, #12]
 8107088:	4313      	orrs	r3, r2
 810708a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810708c:	68fb      	ldr	r3, [r7, #12]
 810708e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8107092:	683b      	ldr	r3, [r7, #0]
 8107094:	695b      	ldr	r3, [r3, #20]
 8107096:	4313      	orrs	r3, r2
 8107098:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810709a:	687b      	ldr	r3, [r7, #4]
 810709c:	68fa      	ldr	r2, [r7, #12]
 810709e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81070a0:	683b      	ldr	r3, [r7, #0]
 81070a2:	689a      	ldr	r2, [r3, #8]
 81070a4:	687b      	ldr	r3, [r7, #4]
 81070a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81070a8:	683b      	ldr	r3, [r7, #0]
 81070aa:	681a      	ldr	r2, [r3, #0]
 81070ac:	687b      	ldr	r3, [r7, #4]
 81070ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81070b0:	687b      	ldr	r3, [r7, #4]
 81070b2:	4a10      	ldr	r2, [pc, #64]	; (81070f4 <TIM_Base_SetConfig+0x114>)
 81070b4:	4293      	cmp	r3, r2
 81070b6:	d00f      	beq.n	81070d8 <TIM_Base_SetConfig+0xf8>
 81070b8:	687b      	ldr	r3, [r7, #4]
 81070ba:	4a12      	ldr	r2, [pc, #72]	; (8107104 <TIM_Base_SetConfig+0x124>)
 81070bc:	4293      	cmp	r3, r2
 81070be:	d00b      	beq.n	81070d8 <TIM_Base_SetConfig+0xf8>
 81070c0:	687b      	ldr	r3, [r7, #4]
 81070c2:	4a11      	ldr	r2, [pc, #68]	; (8107108 <TIM_Base_SetConfig+0x128>)
 81070c4:	4293      	cmp	r3, r2
 81070c6:	d007      	beq.n	81070d8 <TIM_Base_SetConfig+0xf8>
 81070c8:	687b      	ldr	r3, [r7, #4]
 81070ca:	4a10      	ldr	r2, [pc, #64]	; (810710c <TIM_Base_SetConfig+0x12c>)
 81070cc:	4293      	cmp	r3, r2
 81070ce:	d003      	beq.n	81070d8 <TIM_Base_SetConfig+0xf8>
 81070d0:	687b      	ldr	r3, [r7, #4]
 81070d2:	4a0f      	ldr	r2, [pc, #60]	; (8107110 <TIM_Base_SetConfig+0x130>)
 81070d4:	4293      	cmp	r3, r2
 81070d6:	d103      	bne.n	81070e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81070d8:	683b      	ldr	r3, [r7, #0]
 81070da:	691a      	ldr	r2, [r3, #16]
 81070dc:	687b      	ldr	r3, [r7, #4]
 81070de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81070e0:	687b      	ldr	r3, [r7, #4]
 81070e2:	2201      	movs	r2, #1
 81070e4:	615a      	str	r2, [r3, #20]
}
 81070e6:	bf00      	nop
 81070e8:	3714      	adds	r7, #20
 81070ea:	46bd      	mov	sp, r7
 81070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81070f0:	4770      	bx	lr
 81070f2:	bf00      	nop
 81070f4:	40010000 	.word	0x40010000
 81070f8:	40000400 	.word	0x40000400
 81070fc:	40000800 	.word	0x40000800
 8107100:	40000c00 	.word	0x40000c00
 8107104:	40010400 	.word	0x40010400
 8107108:	40014000 	.word	0x40014000
 810710c:	40014400 	.word	0x40014400
 8107110:	40014800 	.word	0x40014800

08107114 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107114:	b480      	push	{r7}
 8107116:	b087      	sub	sp, #28
 8107118:	af00      	add	r7, sp, #0
 810711a:	6078      	str	r0, [r7, #4]
 810711c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810711e:	687b      	ldr	r3, [r7, #4]
 8107120:	6a1b      	ldr	r3, [r3, #32]
 8107122:	f023 0201 	bic.w	r2, r3, #1
 8107126:	687b      	ldr	r3, [r7, #4]
 8107128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810712a:	687b      	ldr	r3, [r7, #4]
 810712c:	6a1b      	ldr	r3, [r3, #32]
 810712e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107130:	687b      	ldr	r3, [r7, #4]
 8107132:	685b      	ldr	r3, [r3, #4]
 8107134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107136:	687b      	ldr	r3, [r7, #4]
 8107138:	699b      	ldr	r3, [r3, #24]
 810713a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 810713c:	68fb      	ldr	r3, [r7, #12]
 810713e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8107148:	68fb      	ldr	r3, [r7, #12]
 810714a:	f023 0303 	bic.w	r3, r3, #3
 810714e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107150:	683b      	ldr	r3, [r7, #0]
 8107152:	681b      	ldr	r3, [r3, #0]
 8107154:	68fa      	ldr	r2, [r7, #12]
 8107156:	4313      	orrs	r3, r2
 8107158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 810715a:	697b      	ldr	r3, [r7, #20]
 810715c:	f023 0302 	bic.w	r3, r3, #2
 8107160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8107162:	683b      	ldr	r3, [r7, #0]
 8107164:	689b      	ldr	r3, [r3, #8]
 8107166:	697a      	ldr	r2, [r7, #20]
 8107168:	4313      	orrs	r3, r2
 810716a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 810716c:	687b      	ldr	r3, [r7, #4]
 810716e:	4a2c      	ldr	r2, [pc, #176]	; (8107220 <TIM_OC1_SetConfig+0x10c>)
 8107170:	4293      	cmp	r3, r2
 8107172:	d00f      	beq.n	8107194 <TIM_OC1_SetConfig+0x80>
 8107174:	687b      	ldr	r3, [r7, #4]
 8107176:	4a2b      	ldr	r2, [pc, #172]	; (8107224 <TIM_OC1_SetConfig+0x110>)
 8107178:	4293      	cmp	r3, r2
 810717a:	d00b      	beq.n	8107194 <TIM_OC1_SetConfig+0x80>
 810717c:	687b      	ldr	r3, [r7, #4]
 810717e:	4a2a      	ldr	r2, [pc, #168]	; (8107228 <TIM_OC1_SetConfig+0x114>)
 8107180:	4293      	cmp	r3, r2
 8107182:	d007      	beq.n	8107194 <TIM_OC1_SetConfig+0x80>
 8107184:	687b      	ldr	r3, [r7, #4]
 8107186:	4a29      	ldr	r2, [pc, #164]	; (810722c <TIM_OC1_SetConfig+0x118>)
 8107188:	4293      	cmp	r3, r2
 810718a:	d003      	beq.n	8107194 <TIM_OC1_SetConfig+0x80>
 810718c:	687b      	ldr	r3, [r7, #4]
 810718e:	4a28      	ldr	r2, [pc, #160]	; (8107230 <TIM_OC1_SetConfig+0x11c>)
 8107190:	4293      	cmp	r3, r2
 8107192:	d10c      	bne.n	81071ae <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8107194:	697b      	ldr	r3, [r7, #20]
 8107196:	f023 0308 	bic.w	r3, r3, #8
 810719a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 810719c:	683b      	ldr	r3, [r7, #0]
 810719e:	68db      	ldr	r3, [r3, #12]
 81071a0:	697a      	ldr	r2, [r7, #20]
 81071a2:	4313      	orrs	r3, r2
 81071a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 81071a6:	697b      	ldr	r3, [r7, #20]
 81071a8:	f023 0304 	bic.w	r3, r3, #4
 81071ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81071ae:	687b      	ldr	r3, [r7, #4]
 81071b0:	4a1b      	ldr	r2, [pc, #108]	; (8107220 <TIM_OC1_SetConfig+0x10c>)
 81071b2:	4293      	cmp	r3, r2
 81071b4:	d00f      	beq.n	81071d6 <TIM_OC1_SetConfig+0xc2>
 81071b6:	687b      	ldr	r3, [r7, #4]
 81071b8:	4a1a      	ldr	r2, [pc, #104]	; (8107224 <TIM_OC1_SetConfig+0x110>)
 81071ba:	4293      	cmp	r3, r2
 81071bc:	d00b      	beq.n	81071d6 <TIM_OC1_SetConfig+0xc2>
 81071be:	687b      	ldr	r3, [r7, #4]
 81071c0:	4a19      	ldr	r2, [pc, #100]	; (8107228 <TIM_OC1_SetConfig+0x114>)
 81071c2:	4293      	cmp	r3, r2
 81071c4:	d007      	beq.n	81071d6 <TIM_OC1_SetConfig+0xc2>
 81071c6:	687b      	ldr	r3, [r7, #4]
 81071c8:	4a18      	ldr	r2, [pc, #96]	; (810722c <TIM_OC1_SetConfig+0x118>)
 81071ca:	4293      	cmp	r3, r2
 81071cc:	d003      	beq.n	81071d6 <TIM_OC1_SetConfig+0xc2>
 81071ce:	687b      	ldr	r3, [r7, #4]
 81071d0:	4a17      	ldr	r2, [pc, #92]	; (8107230 <TIM_OC1_SetConfig+0x11c>)
 81071d2:	4293      	cmp	r3, r2
 81071d4:	d111      	bne.n	81071fa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 81071d6:	693b      	ldr	r3, [r7, #16]
 81071d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81071dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 81071de:	693b      	ldr	r3, [r7, #16]
 81071e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 81071e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 81071e6:	683b      	ldr	r3, [r7, #0]
 81071e8:	695b      	ldr	r3, [r3, #20]
 81071ea:	693a      	ldr	r2, [r7, #16]
 81071ec:	4313      	orrs	r3, r2
 81071ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 81071f0:	683b      	ldr	r3, [r7, #0]
 81071f2:	699b      	ldr	r3, [r3, #24]
 81071f4:	693a      	ldr	r2, [r7, #16]
 81071f6:	4313      	orrs	r3, r2
 81071f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81071fa:	687b      	ldr	r3, [r7, #4]
 81071fc:	693a      	ldr	r2, [r7, #16]
 81071fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107200:	687b      	ldr	r3, [r7, #4]
 8107202:	68fa      	ldr	r2, [r7, #12]
 8107204:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8107206:	683b      	ldr	r3, [r7, #0]
 8107208:	685a      	ldr	r2, [r3, #4]
 810720a:	687b      	ldr	r3, [r7, #4]
 810720c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810720e:	687b      	ldr	r3, [r7, #4]
 8107210:	697a      	ldr	r2, [r7, #20]
 8107212:	621a      	str	r2, [r3, #32]
}
 8107214:	bf00      	nop
 8107216:	371c      	adds	r7, #28
 8107218:	46bd      	mov	sp, r7
 810721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810721e:	4770      	bx	lr
 8107220:	40010000 	.word	0x40010000
 8107224:	40010400 	.word	0x40010400
 8107228:	40014000 	.word	0x40014000
 810722c:	40014400 	.word	0x40014400
 8107230:	40014800 	.word	0x40014800

08107234 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107234:	b480      	push	{r7}
 8107236:	b087      	sub	sp, #28
 8107238:	af00      	add	r7, sp, #0
 810723a:	6078      	str	r0, [r7, #4]
 810723c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810723e:	687b      	ldr	r3, [r7, #4]
 8107240:	6a1b      	ldr	r3, [r3, #32]
 8107242:	f023 0210 	bic.w	r2, r3, #16
 8107246:	687b      	ldr	r3, [r7, #4]
 8107248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810724a:	687b      	ldr	r3, [r7, #4]
 810724c:	6a1b      	ldr	r3, [r3, #32]
 810724e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107250:	687b      	ldr	r3, [r7, #4]
 8107252:	685b      	ldr	r3, [r3, #4]
 8107254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107256:	687b      	ldr	r3, [r7, #4]
 8107258:	699b      	ldr	r3, [r3, #24]
 810725a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 810725c:	68fb      	ldr	r3, [r7, #12]
 810725e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107262:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8107268:	68fb      	ldr	r3, [r7, #12]
 810726a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810726e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107270:	683b      	ldr	r3, [r7, #0]
 8107272:	681b      	ldr	r3, [r3, #0]
 8107274:	021b      	lsls	r3, r3, #8
 8107276:	68fa      	ldr	r2, [r7, #12]
 8107278:	4313      	orrs	r3, r2
 810727a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 810727c:	697b      	ldr	r3, [r7, #20]
 810727e:	f023 0320 	bic.w	r3, r3, #32
 8107282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8107284:	683b      	ldr	r3, [r7, #0]
 8107286:	689b      	ldr	r3, [r3, #8]
 8107288:	011b      	lsls	r3, r3, #4
 810728a:	697a      	ldr	r2, [r7, #20]
 810728c:	4313      	orrs	r3, r2
 810728e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8107290:	687b      	ldr	r3, [r7, #4]
 8107292:	4a28      	ldr	r2, [pc, #160]	; (8107334 <TIM_OC2_SetConfig+0x100>)
 8107294:	4293      	cmp	r3, r2
 8107296:	d003      	beq.n	81072a0 <TIM_OC2_SetConfig+0x6c>
 8107298:	687b      	ldr	r3, [r7, #4]
 810729a:	4a27      	ldr	r2, [pc, #156]	; (8107338 <TIM_OC2_SetConfig+0x104>)
 810729c:	4293      	cmp	r3, r2
 810729e:	d10d      	bne.n	81072bc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 81072a0:	697b      	ldr	r3, [r7, #20]
 81072a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81072a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 81072a8:	683b      	ldr	r3, [r7, #0]
 81072aa:	68db      	ldr	r3, [r3, #12]
 81072ac:	011b      	lsls	r3, r3, #4
 81072ae:	697a      	ldr	r2, [r7, #20]
 81072b0:	4313      	orrs	r3, r2
 81072b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 81072b4:	697b      	ldr	r3, [r7, #20]
 81072b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 81072ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81072bc:	687b      	ldr	r3, [r7, #4]
 81072be:	4a1d      	ldr	r2, [pc, #116]	; (8107334 <TIM_OC2_SetConfig+0x100>)
 81072c0:	4293      	cmp	r3, r2
 81072c2:	d00f      	beq.n	81072e4 <TIM_OC2_SetConfig+0xb0>
 81072c4:	687b      	ldr	r3, [r7, #4]
 81072c6:	4a1c      	ldr	r2, [pc, #112]	; (8107338 <TIM_OC2_SetConfig+0x104>)
 81072c8:	4293      	cmp	r3, r2
 81072ca:	d00b      	beq.n	81072e4 <TIM_OC2_SetConfig+0xb0>
 81072cc:	687b      	ldr	r3, [r7, #4]
 81072ce:	4a1b      	ldr	r2, [pc, #108]	; (810733c <TIM_OC2_SetConfig+0x108>)
 81072d0:	4293      	cmp	r3, r2
 81072d2:	d007      	beq.n	81072e4 <TIM_OC2_SetConfig+0xb0>
 81072d4:	687b      	ldr	r3, [r7, #4]
 81072d6:	4a1a      	ldr	r2, [pc, #104]	; (8107340 <TIM_OC2_SetConfig+0x10c>)
 81072d8:	4293      	cmp	r3, r2
 81072da:	d003      	beq.n	81072e4 <TIM_OC2_SetConfig+0xb0>
 81072dc:	687b      	ldr	r3, [r7, #4]
 81072de:	4a19      	ldr	r2, [pc, #100]	; (8107344 <TIM_OC2_SetConfig+0x110>)
 81072e0:	4293      	cmp	r3, r2
 81072e2:	d113      	bne.n	810730c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 81072e4:	693b      	ldr	r3, [r7, #16]
 81072e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 81072ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 81072ec:	693b      	ldr	r3, [r7, #16]
 81072ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 81072f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 81072f4:	683b      	ldr	r3, [r7, #0]
 81072f6:	695b      	ldr	r3, [r3, #20]
 81072f8:	009b      	lsls	r3, r3, #2
 81072fa:	693a      	ldr	r2, [r7, #16]
 81072fc:	4313      	orrs	r3, r2
 81072fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8107300:	683b      	ldr	r3, [r7, #0]
 8107302:	699b      	ldr	r3, [r3, #24]
 8107304:	009b      	lsls	r3, r3, #2
 8107306:	693a      	ldr	r2, [r7, #16]
 8107308:	4313      	orrs	r3, r2
 810730a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810730c:	687b      	ldr	r3, [r7, #4]
 810730e:	693a      	ldr	r2, [r7, #16]
 8107310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107312:	687b      	ldr	r3, [r7, #4]
 8107314:	68fa      	ldr	r2, [r7, #12]
 8107316:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8107318:	683b      	ldr	r3, [r7, #0]
 810731a:	685a      	ldr	r2, [r3, #4]
 810731c:	687b      	ldr	r3, [r7, #4]
 810731e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107320:	687b      	ldr	r3, [r7, #4]
 8107322:	697a      	ldr	r2, [r7, #20]
 8107324:	621a      	str	r2, [r3, #32]
}
 8107326:	bf00      	nop
 8107328:	371c      	adds	r7, #28
 810732a:	46bd      	mov	sp, r7
 810732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107330:	4770      	bx	lr
 8107332:	bf00      	nop
 8107334:	40010000 	.word	0x40010000
 8107338:	40010400 	.word	0x40010400
 810733c:	40014000 	.word	0x40014000
 8107340:	40014400 	.word	0x40014400
 8107344:	40014800 	.word	0x40014800

08107348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107348:	b480      	push	{r7}
 810734a:	b087      	sub	sp, #28
 810734c:	af00      	add	r7, sp, #0
 810734e:	6078      	str	r0, [r7, #4]
 8107350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8107352:	687b      	ldr	r3, [r7, #4]
 8107354:	6a1b      	ldr	r3, [r3, #32]
 8107356:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 810735a:	687b      	ldr	r3, [r7, #4]
 810735c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810735e:	687b      	ldr	r3, [r7, #4]
 8107360:	6a1b      	ldr	r3, [r3, #32]
 8107362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107364:	687b      	ldr	r3, [r7, #4]
 8107366:	685b      	ldr	r3, [r3, #4]
 8107368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810736a:	687b      	ldr	r3, [r7, #4]
 810736c:	69db      	ldr	r3, [r3, #28]
 810736e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8107370:	68fb      	ldr	r3, [r7, #12]
 8107372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810737a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 810737c:	68fb      	ldr	r3, [r7, #12]
 810737e:	f023 0303 	bic.w	r3, r3, #3
 8107382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107384:	683b      	ldr	r3, [r7, #0]
 8107386:	681b      	ldr	r3, [r3, #0]
 8107388:	68fa      	ldr	r2, [r7, #12]
 810738a:	4313      	orrs	r3, r2
 810738c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 810738e:	697b      	ldr	r3, [r7, #20]
 8107390:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8107394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8107396:	683b      	ldr	r3, [r7, #0]
 8107398:	689b      	ldr	r3, [r3, #8]
 810739a:	021b      	lsls	r3, r3, #8
 810739c:	697a      	ldr	r2, [r7, #20]
 810739e:	4313      	orrs	r3, r2
 81073a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 81073a2:	687b      	ldr	r3, [r7, #4]
 81073a4:	4a27      	ldr	r2, [pc, #156]	; (8107444 <TIM_OC3_SetConfig+0xfc>)
 81073a6:	4293      	cmp	r3, r2
 81073a8:	d003      	beq.n	81073b2 <TIM_OC3_SetConfig+0x6a>
 81073aa:	687b      	ldr	r3, [r7, #4]
 81073ac:	4a26      	ldr	r2, [pc, #152]	; (8107448 <TIM_OC3_SetConfig+0x100>)
 81073ae:	4293      	cmp	r3, r2
 81073b0:	d10d      	bne.n	81073ce <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 81073b2:	697b      	ldr	r3, [r7, #20]
 81073b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 81073b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 81073ba:	683b      	ldr	r3, [r7, #0]
 81073bc:	68db      	ldr	r3, [r3, #12]
 81073be:	021b      	lsls	r3, r3, #8
 81073c0:	697a      	ldr	r2, [r7, #20]
 81073c2:	4313      	orrs	r3, r2
 81073c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 81073c6:	697b      	ldr	r3, [r7, #20]
 81073c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 81073cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81073ce:	687b      	ldr	r3, [r7, #4]
 81073d0:	4a1c      	ldr	r2, [pc, #112]	; (8107444 <TIM_OC3_SetConfig+0xfc>)
 81073d2:	4293      	cmp	r3, r2
 81073d4:	d00f      	beq.n	81073f6 <TIM_OC3_SetConfig+0xae>
 81073d6:	687b      	ldr	r3, [r7, #4]
 81073d8:	4a1b      	ldr	r2, [pc, #108]	; (8107448 <TIM_OC3_SetConfig+0x100>)
 81073da:	4293      	cmp	r3, r2
 81073dc:	d00b      	beq.n	81073f6 <TIM_OC3_SetConfig+0xae>
 81073de:	687b      	ldr	r3, [r7, #4]
 81073e0:	4a1a      	ldr	r2, [pc, #104]	; (810744c <TIM_OC3_SetConfig+0x104>)
 81073e2:	4293      	cmp	r3, r2
 81073e4:	d007      	beq.n	81073f6 <TIM_OC3_SetConfig+0xae>
 81073e6:	687b      	ldr	r3, [r7, #4]
 81073e8:	4a19      	ldr	r2, [pc, #100]	; (8107450 <TIM_OC3_SetConfig+0x108>)
 81073ea:	4293      	cmp	r3, r2
 81073ec:	d003      	beq.n	81073f6 <TIM_OC3_SetConfig+0xae>
 81073ee:	687b      	ldr	r3, [r7, #4]
 81073f0:	4a18      	ldr	r2, [pc, #96]	; (8107454 <TIM_OC3_SetConfig+0x10c>)
 81073f2:	4293      	cmp	r3, r2
 81073f4:	d113      	bne.n	810741e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 81073f6:	693b      	ldr	r3, [r7, #16]
 81073f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 81073fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 81073fe:	693b      	ldr	r3, [r7, #16]
 8107400:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107404:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8107406:	683b      	ldr	r3, [r7, #0]
 8107408:	695b      	ldr	r3, [r3, #20]
 810740a:	011b      	lsls	r3, r3, #4
 810740c:	693a      	ldr	r2, [r7, #16]
 810740e:	4313      	orrs	r3, r2
 8107410:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8107412:	683b      	ldr	r3, [r7, #0]
 8107414:	699b      	ldr	r3, [r3, #24]
 8107416:	011b      	lsls	r3, r3, #4
 8107418:	693a      	ldr	r2, [r7, #16]
 810741a:	4313      	orrs	r3, r2
 810741c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810741e:	687b      	ldr	r3, [r7, #4]
 8107420:	693a      	ldr	r2, [r7, #16]
 8107422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107424:	687b      	ldr	r3, [r7, #4]
 8107426:	68fa      	ldr	r2, [r7, #12]
 8107428:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 810742a:	683b      	ldr	r3, [r7, #0]
 810742c:	685a      	ldr	r2, [r3, #4]
 810742e:	687b      	ldr	r3, [r7, #4]
 8107430:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107432:	687b      	ldr	r3, [r7, #4]
 8107434:	697a      	ldr	r2, [r7, #20]
 8107436:	621a      	str	r2, [r3, #32]
}
 8107438:	bf00      	nop
 810743a:	371c      	adds	r7, #28
 810743c:	46bd      	mov	sp, r7
 810743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107442:	4770      	bx	lr
 8107444:	40010000 	.word	0x40010000
 8107448:	40010400 	.word	0x40010400
 810744c:	40014000 	.word	0x40014000
 8107450:	40014400 	.word	0x40014400
 8107454:	40014800 	.word	0x40014800

08107458 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107458:	b480      	push	{r7}
 810745a:	b087      	sub	sp, #28
 810745c:	af00      	add	r7, sp, #0
 810745e:	6078      	str	r0, [r7, #4]
 8107460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8107462:	687b      	ldr	r3, [r7, #4]
 8107464:	6a1b      	ldr	r3, [r3, #32]
 8107466:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810746a:	687b      	ldr	r3, [r7, #4]
 810746c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810746e:	687b      	ldr	r3, [r7, #4]
 8107470:	6a1b      	ldr	r3, [r3, #32]
 8107472:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107474:	687b      	ldr	r3, [r7, #4]
 8107476:	685b      	ldr	r3, [r3, #4]
 8107478:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810747a:	687b      	ldr	r3, [r7, #4]
 810747c:	69db      	ldr	r3, [r3, #28]
 810747e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8107480:	68fb      	ldr	r3, [r7, #12]
 8107482:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107486:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810748a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 810748c:	68fb      	ldr	r3, [r7, #12]
 810748e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107494:	683b      	ldr	r3, [r7, #0]
 8107496:	681b      	ldr	r3, [r3, #0]
 8107498:	021b      	lsls	r3, r3, #8
 810749a:	68fa      	ldr	r2, [r7, #12]
 810749c:	4313      	orrs	r3, r2
 810749e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 81074a0:	693b      	ldr	r3, [r7, #16]
 81074a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 81074a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 81074a8:	683b      	ldr	r3, [r7, #0]
 81074aa:	689b      	ldr	r3, [r3, #8]
 81074ac:	031b      	lsls	r3, r3, #12
 81074ae:	693a      	ldr	r2, [r7, #16]
 81074b0:	4313      	orrs	r3, r2
 81074b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81074b4:	687b      	ldr	r3, [r7, #4]
 81074b6:	4a18      	ldr	r2, [pc, #96]	; (8107518 <TIM_OC4_SetConfig+0xc0>)
 81074b8:	4293      	cmp	r3, r2
 81074ba:	d00f      	beq.n	81074dc <TIM_OC4_SetConfig+0x84>
 81074bc:	687b      	ldr	r3, [r7, #4]
 81074be:	4a17      	ldr	r2, [pc, #92]	; (810751c <TIM_OC4_SetConfig+0xc4>)
 81074c0:	4293      	cmp	r3, r2
 81074c2:	d00b      	beq.n	81074dc <TIM_OC4_SetConfig+0x84>
 81074c4:	687b      	ldr	r3, [r7, #4]
 81074c6:	4a16      	ldr	r2, [pc, #88]	; (8107520 <TIM_OC4_SetConfig+0xc8>)
 81074c8:	4293      	cmp	r3, r2
 81074ca:	d007      	beq.n	81074dc <TIM_OC4_SetConfig+0x84>
 81074cc:	687b      	ldr	r3, [r7, #4]
 81074ce:	4a15      	ldr	r2, [pc, #84]	; (8107524 <TIM_OC4_SetConfig+0xcc>)
 81074d0:	4293      	cmp	r3, r2
 81074d2:	d003      	beq.n	81074dc <TIM_OC4_SetConfig+0x84>
 81074d4:	687b      	ldr	r3, [r7, #4]
 81074d6:	4a14      	ldr	r2, [pc, #80]	; (8107528 <TIM_OC4_SetConfig+0xd0>)
 81074d8:	4293      	cmp	r3, r2
 81074da:	d109      	bne.n	81074f0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 81074dc:	697b      	ldr	r3, [r7, #20]
 81074de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 81074e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81074e4:	683b      	ldr	r3, [r7, #0]
 81074e6:	695b      	ldr	r3, [r3, #20]
 81074e8:	019b      	lsls	r3, r3, #6
 81074ea:	697a      	ldr	r2, [r7, #20]
 81074ec:	4313      	orrs	r3, r2
 81074ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81074f0:	687b      	ldr	r3, [r7, #4]
 81074f2:	697a      	ldr	r2, [r7, #20]
 81074f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 81074f6:	687b      	ldr	r3, [r7, #4]
 81074f8:	68fa      	ldr	r2, [r7, #12]
 81074fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 81074fc:	683b      	ldr	r3, [r7, #0]
 81074fe:	685a      	ldr	r2, [r3, #4]
 8107500:	687b      	ldr	r3, [r7, #4]
 8107502:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107504:	687b      	ldr	r3, [r7, #4]
 8107506:	693a      	ldr	r2, [r7, #16]
 8107508:	621a      	str	r2, [r3, #32]
}
 810750a:	bf00      	nop
 810750c:	371c      	adds	r7, #28
 810750e:	46bd      	mov	sp, r7
 8107510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107514:	4770      	bx	lr
 8107516:	bf00      	nop
 8107518:	40010000 	.word	0x40010000
 810751c:	40010400 	.word	0x40010400
 8107520:	40014000 	.word	0x40014000
 8107524:	40014400 	.word	0x40014400
 8107528:	40014800 	.word	0x40014800

0810752c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 810752c:	b480      	push	{r7}
 810752e:	b087      	sub	sp, #28
 8107530:	af00      	add	r7, sp, #0
 8107532:	6078      	str	r0, [r7, #4]
 8107534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8107536:	687b      	ldr	r3, [r7, #4]
 8107538:	6a1b      	ldr	r3, [r3, #32]
 810753a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810753e:	687b      	ldr	r3, [r7, #4]
 8107540:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107542:	687b      	ldr	r3, [r7, #4]
 8107544:	6a1b      	ldr	r3, [r3, #32]
 8107546:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107548:	687b      	ldr	r3, [r7, #4]
 810754a:	685b      	ldr	r3, [r3, #4]
 810754c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810754e:	687b      	ldr	r3, [r7, #4]
 8107550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8107554:	68fb      	ldr	r3, [r7, #12]
 8107556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810755a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810755e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107560:	683b      	ldr	r3, [r7, #0]
 8107562:	681b      	ldr	r3, [r3, #0]
 8107564:	68fa      	ldr	r2, [r7, #12]
 8107566:	4313      	orrs	r3, r2
 8107568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 810756a:	693b      	ldr	r3, [r7, #16]
 810756c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8107570:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8107572:	683b      	ldr	r3, [r7, #0]
 8107574:	689b      	ldr	r3, [r3, #8]
 8107576:	041b      	lsls	r3, r3, #16
 8107578:	693a      	ldr	r2, [r7, #16]
 810757a:	4313      	orrs	r3, r2
 810757c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810757e:	687b      	ldr	r3, [r7, #4]
 8107580:	4a17      	ldr	r2, [pc, #92]	; (81075e0 <TIM_OC5_SetConfig+0xb4>)
 8107582:	4293      	cmp	r3, r2
 8107584:	d00f      	beq.n	81075a6 <TIM_OC5_SetConfig+0x7a>
 8107586:	687b      	ldr	r3, [r7, #4]
 8107588:	4a16      	ldr	r2, [pc, #88]	; (81075e4 <TIM_OC5_SetConfig+0xb8>)
 810758a:	4293      	cmp	r3, r2
 810758c:	d00b      	beq.n	81075a6 <TIM_OC5_SetConfig+0x7a>
 810758e:	687b      	ldr	r3, [r7, #4]
 8107590:	4a15      	ldr	r2, [pc, #84]	; (81075e8 <TIM_OC5_SetConfig+0xbc>)
 8107592:	4293      	cmp	r3, r2
 8107594:	d007      	beq.n	81075a6 <TIM_OC5_SetConfig+0x7a>
 8107596:	687b      	ldr	r3, [r7, #4]
 8107598:	4a14      	ldr	r2, [pc, #80]	; (81075ec <TIM_OC5_SetConfig+0xc0>)
 810759a:	4293      	cmp	r3, r2
 810759c:	d003      	beq.n	81075a6 <TIM_OC5_SetConfig+0x7a>
 810759e:	687b      	ldr	r3, [r7, #4]
 81075a0:	4a13      	ldr	r2, [pc, #76]	; (81075f0 <TIM_OC5_SetConfig+0xc4>)
 81075a2:	4293      	cmp	r3, r2
 81075a4:	d109      	bne.n	81075ba <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 81075a6:	697b      	ldr	r3, [r7, #20]
 81075a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81075ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 81075ae:	683b      	ldr	r3, [r7, #0]
 81075b0:	695b      	ldr	r3, [r3, #20]
 81075b2:	021b      	lsls	r3, r3, #8
 81075b4:	697a      	ldr	r2, [r7, #20]
 81075b6:	4313      	orrs	r3, r2
 81075b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81075ba:	687b      	ldr	r3, [r7, #4]
 81075bc:	697a      	ldr	r2, [r7, #20]
 81075be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 81075c0:	687b      	ldr	r3, [r7, #4]
 81075c2:	68fa      	ldr	r2, [r7, #12]
 81075c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 81075c6:	683b      	ldr	r3, [r7, #0]
 81075c8:	685a      	ldr	r2, [r3, #4]
 81075ca:	687b      	ldr	r3, [r7, #4]
 81075cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81075ce:	687b      	ldr	r3, [r7, #4]
 81075d0:	693a      	ldr	r2, [r7, #16]
 81075d2:	621a      	str	r2, [r3, #32]
}
 81075d4:	bf00      	nop
 81075d6:	371c      	adds	r7, #28
 81075d8:	46bd      	mov	sp, r7
 81075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075de:	4770      	bx	lr
 81075e0:	40010000 	.word	0x40010000
 81075e4:	40010400 	.word	0x40010400
 81075e8:	40014000 	.word	0x40014000
 81075ec:	40014400 	.word	0x40014400
 81075f0:	40014800 	.word	0x40014800

081075f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 81075f4:	b480      	push	{r7}
 81075f6:	b087      	sub	sp, #28
 81075f8:	af00      	add	r7, sp, #0
 81075fa:	6078      	str	r0, [r7, #4]
 81075fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 81075fe:	687b      	ldr	r3, [r7, #4]
 8107600:	6a1b      	ldr	r3, [r3, #32]
 8107602:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8107606:	687b      	ldr	r3, [r7, #4]
 8107608:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810760a:	687b      	ldr	r3, [r7, #4]
 810760c:	6a1b      	ldr	r3, [r3, #32]
 810760e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107610:	687b      	ldr	r3, [r7, #4]
 8107612:	685b      	ldr	r3, [r3, #4]
 8107614:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107616:	687b      	ldr	r3, [r7, #4]
 8107618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810761a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810761c:	68fb      	ldr	r3, [r7, #12]
 810761e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107622:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107628:	683b      	ldr	r3, [r7, #0]
 810762a:	681b      	ldr	r3, [r3, #0]
 810762c:	021b      	lsls	r3, r3, #8
 810762e:	68fa      	ldr	r2, [r7, #12]
 8107630:	4313      	orrs	r3, r2
 8107632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8107634:	693b      	ldr	r3, [r7, #16]
 8107636:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 810763a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810763c:	683b      	ldr	r3, [r7, #0]
 810763e:	689b      	ldr	r3, [r3, #8]
 8107640:	051b      	lsls	r3, r3, #20
 8107642:	693a      	ldr	r2, [r7, #16]
 8107644:	4313      	orrs	r3, r2
 8107646:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107648:	687b      	ldr	r3, [r7, #4]
 810764a:	4a18      	ldr	r2, [pc, #96]	; (81076ac <TIM_OC6_SetConfig+0xb8>)
 810764c:	4293      	cmp	r3, r2
 810764e:	d00f      	beq.n	8107670 <TIM_OC6_SetConfig+0x7c>
 8107650:	687b      	ldr	r3, [r7, #4]
 8107652:	4a17      	ldr	r2, [pc, #92]	; (81076b0 <TIM_OC6_SetConfig+0xbc>)
 8107654:	4293      	cmp	r3, r2
 8107656:	d00b      	beq.n	8107670 <TIM_OC6_SetConfig+0x7c>
 8107658:	687b      	ldr	r3, [r7, #4]
 810765a:	4a16      	ldr	r2, [pc, #88]	; (81076b4 <TIM_OC6_SetConfig+0xc0>)
 810765c:	4293      	cmp	r3, r2
 810765e:	d007      	beq.n	8107670 <TIM_OC6_SetConfig+0x7c>
 8107660:	687b      	ldr	r3, [r7, #4]
 8107662:	4a15      	ldr	r2, [pc, #84]	; (81076b8 <TIM_OC6_SetConfig+0xc4>)
 8107664:	4293      	cmp	r3, r2
 8107666:	d003      	beq.n	8107670 <TIM_OC6_SetConfig+0x7c>
 8107668:	687b      	ldr	r3, [r7, #4]
 810766a:	4a14      	ldr	r2, [pc, #80]	; (81076bc <TIM_OC6_SetConfig+0xc8>)
 810766c:	4293      	cmp	r3, r2
 810766e:	d109      	bne.n	8107684 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8107670:	697b      	ldr	r3, [r7, #20]
 8107672:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8107676:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8107678:	683b      	ldr	r3, [r7, #0]
 810767a:	695b      	ldr	r3, [r3, #20]
 810767c:	029b      	lsls	r3, r3, #10
 810767e:	697a      	ldr	r2, [r7, #20]
 8107680:	4313      	orrs	r3, r2
 8107682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107684:	687b      	ldr	r3, [r7, #4]
 8107686:	697a      	ldr	r2, [r7, #20]
 8107688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810768a:	687b      	ldr	r3, [r7, #4]
 810768c:	68fa      	ldr	r2, [r7, #12]
 810768e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8107690:	683b      	ldr	r3, [r7, #0]
 8107692:	685a      	ldr	r2, [r3, #4]
 8107694:	687b      	ldr	r3, [r7, #4]
 8107696:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107698:	687b      	ldr	r3, [r7, #4]
 810769a:	693a      	ldr	r2, [r7, #16]
 810769c:	621a      	str	r2, [r3, #32]
}
 810769e:	bf00      	nop
 81076a0:	371c      	adds	r7, #28
 81076a2:	46bd      	mov	sp, r7
 81076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81076a8:	4770      	bx	lr
 81076aa:	bf00      	nop
 81076ac:	40010000 	.word	0x40010000
 81076b0:	40010400 	.word	0x40010400
 81076b4:	40014000 	.word	0x40014000
 81076b8:	40014400 	.word	0x40014400
 81076bc:	40014800 	.word	0x40014800

081076c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 81076c0:	b480      	push	{r7}
 81076c2:	b087      	sub	sp, #28
 81076c4:	af00      	add	r7, sp, #0
 81076c6:	60f8      	str	r0, [r7, #12]
 81076c8:	60b9      	str	r1, [r7, #8]
 81076ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 81076cc:	68bb      	ldr	r3, [r7, #8]
 81076ce:	f003 031f 	and.w	r3, r3, #31
 81076d2:	2201      	movs	r2, #1
 81076d4:	fa02 f303 	lsl.w	r3, r2, r3
 81076d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 81076da:	68fb      	ldr	r3, [r7, #12]
 81076dc:	6a1a      	ldr	r2, [r3, #32]
 81076de:	697b      	ldr	r3, [r7, #20]
 81076e0:	43db      	mvns	r3, r3
 81076e2:	401a      	ands	r2, r3
 81076e4:	68fb      	ldr	r3, [r7, #12]
 81076e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 81076e8:	68fb      	ldr	r3, [r7, #12]
 81076ea:	6a1a      	ldr	r2, [r3, #32]
 81076ec:	68bb      	ldr	r3, [r7, #8]
 81076ee:	f003 031f 	and.w	r3, r3, #31
 81076f2:	6879      	ldr	r1, [r7, #4]
 81076f4:	fa01 f303 	lsl.w	r3, r1, r3
 81076f8:	431a      	orrs	r2, r3
 81076fa:	68fb      	ldr	r3, [r7, #12]
 81076fc:	621a      	str	r2, [r3, #32]
}
 81076fe:	bf00      	nop
 8107700:	371c      	adds	r7, #28
 8107702:	46bd      	mov	sp, r7
 8107704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107708:	4770      	bx	lr
	...

0810770c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 810770c:	b480      	push	{r7}
 810770e:	b085      	sub	sp, #20
 8107710:	af00      	add	r7, sp, #0
 8107712:	6078      	str	r0, [r7, #4]
 8107714:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8107716:	687b      	ldr	r3, [r7, #4]
 8107718:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810771c:	2b01      	cmp	r3, #1
 810771e:	d101      	bne.n	8107724 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8107720:	2302      	movs	r3, #2
 8107722:	e06d      	b.n	8107800 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8107724:	687b      	ldr	r3, [r7, #4]
 8107726:	2201      	movs	r2, #1
 8107728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 810772c:	687b      	ldr	r3, [r7, #4]
 810772e:	2202      	movs	r2, #2
 8107730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8107734:	687b      	ldr	r3, [r7, #4]
 8107736:	681b      	ldr	r3, [r3, #0]
 8107738:	685b      	ldr	r3, [r3, #4]
 810773a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 810773c:	687b      	ldr	r3, [r7, #4]
 810773e:	681b      	ldr	r3, [r3, #0]
 8107740:	689b      	ldr	r3, [r3, #8]
 8107742:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8107744:	687b      	ldr	r3, [r7, #4]
 8107746:	681b      	ldr	r3, [r3, #0]
 8107748:	4a30      	ldr	r2, [pc, #192]	; (810780c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810774a:	4293      	cmp	r3, r2
 810774c:	d004      	beq.n	8107758 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810774e:	687b      	ldr	r3, [r7, #4]
 8107750:	681b      	ldr	r3, [r3, #0]
 8107752:	4a2f      	ldr	r2, [pc, #188]	; (8107810 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107754:	4293      	cmp	r3, r2
 8107756:	d108      	bne.n	810776a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8107758:	68fb      	ldr	r3, [r7, #12]
 810775a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 810775e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8107760:	683b      	ldr	r3, [r7, #0]
 8107762:	685b      	ldr	r3, [r3, #4]
 8107764:	68fa      	ldr	r2, [r7, #12]
 8107766:	4313      	orrs	r3, r2
 8107768:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810776a:	68fb      	ldr	r3, [r7, #12]
 810776c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107770:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8107772:	683b      	ldr	r3, [r7, #0]
 8107774:	681b      	ldr	r3, [r3, #0]
 8107776:	68fa      	ldr	r2, [r7, #12]
 8107778:	4313      	orrs	r3, r2
 810777a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 810777c:	687b      	ldr	r3, [r7, #4]
 810777e:	681b      	ldr	r3, [r3, #0]
 8107780:	68fa      	ldr	r2, [r7, #12]
 8107782:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8107784:	687b      	ldr	r3, [r7, #4]
 8107786:	681b      	ldr	r3, [r3, #0]
 8107788:	4a20      	ldr	r2, [pc, #128]	; (810780c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810778a:	4293      	cmp	r3, r2
 810778c:	d022      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810778e:	687b      	ldr	r3, [r7, #4]
 8107790:	681b      	ldr	r3, [r3, #0]
 8107792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107796:	d01d      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107798:	687b      	ldr	r3, [r7, #4]
 810779a:	681b      	ldr	r3, [r3, #0]
 810779c:	4a1d      	ldr	r2, [pc, #116]	; (8107814 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810779e:	4293      	cmp	r3, r2
 81077a0:	d018      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81077a2:	687b      	ldr	r3, [r7, #4]
 81077a4:	681b      	ldr	r3, [r3, #0]
 81077a6:	4a1c      	ldr	r2, [pc, #112]	; (8107818 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 81077a8:	4293      	cmp	r3, r2
 81077aa:	d013      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81077ac:	687b      	ldr	r3, [r7, #4]
 81077ae:	681b      	ldr	r3, [r3, #0]
 81077b0:	4a1a      	ldr	r2, [pc, #104]	; (810781c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 81077b2:	4293      	cmp	r3, r2
 81077b4:	d00e      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81077b6:	687b      	ldr	r3, [r7, #4]
 81077b8:	681b      	ldr	r3, [r3, #0]
 81077ba:	4a15      	ldr	r2, [pc, #84]	; (8107810 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81077bc:	4293      	cmp	r3, r2
 81077be:	d009      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81077c0:	687b      	ldr	r3, [r7, #4]
 81077c2:	681b      	ldr	r3, [r3, #0]
 81077c4:	4a16      	ldr	r2, [pc, #88]	; (8107820 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 81077c6:	4293      	cmp	r3, r2
 81077c8:	d004      	beq.n	81077d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81077ca:	687b      	ldr	r3, [r7, #4]
 81077cc:	681b      	ldr	r3, [r3, #0]
 81077ce:	4a15      	ldr	r2, [pc, #84]	; (8107824 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 81077d0:	4293      	cmp	r3, r2
 81077d2:	d10c      	bne.n	81077ee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 81077d4:	68bb      	ldr	r3, [r7, #8]
 81077d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81077da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 81077dc:	683b      	ldr	r3, [r7, #0]
 81077de:	689b      	ldr	r3, [r3, #8]
 81077e0:	68ba      	ldr	r2, [r7, #8]
 81077e2:	4313      	orrs	r3, r2
 81077e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 81077e6:	687b      	ldr	r3, [r7, #4]
 81077e8:	681b      	ldr	r3, [r3, #0]
 81077ea:	68ba      	ldr	r2, [r7, #8]
 81077ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 81077ee:	687b      	ldr	r3, [r7, #4]
 81077f0:	2201      	movs	r2, #1
 81077f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 81077f6:	687b      	ldr	r3, [r7, #4]
 81077f8:	2200      	movs	r2, #0
 81077fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 81077fe:	2300      	movs	r3, #0
}
 8107800:	4618      	mov	r0, r3
 8107802:	3714      	adds	r7, #20
 8107804:	46bd      	mov	sp, r7
 8107806:	f85d 7b04 	ldr.w	r7, [sp], #4
 810780a:	4770      	bx	lr
 810780c:	40010000 	.word	0x40010000
 8107810:	40010400 	.word	0x40010400
 8107814:	40000400 	.word	0x40000400
 8107818:	40000800 	.word	0x40000800
 810781c:	40000c00 	.word	0x40000c00
 8107820:	40001800 	.word	0x40001800
 8107824:	40014000 	.word	0x40014000

08107828 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8107828:	b580      	push	{r7, lr}
 810782a:	b082      	sub	sp, #8
 810782c:	af00      	add	r7, sp, #0
 810782e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8107830:	687b      	ldr	r3, [r7, #4]
 8107832:	2b00      	cmp	r3, #0
 8107834:	d101      	bne.n	810783a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8107836:	2301      	movs	r3, #1
 8107838:	e042      	b.n	81078c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810783a:	687b      	ldr	r3, [r7, #4]
 810783c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107840:	2b00      	cmp	r3, #0
 8107842:	d106      	bne.n	8107852 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8107844:	687b      	ldr	r3, [r7, #4]
 8107846:	2200      	movs	r2, #0
 8107848:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810784c:	6878      	ldr	r0, [r7, #4]
 810784e:	f7fa fdc1 	bl	81023d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8107852:	687b      	ldr	r3, [r7, #4]
 8107854:	2224      	movs	r2, #36	; 0x24
 8107856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810785a:	687b      	ldr	r3, [r7, #4]
 810785c:	681b      	ldr	r3, [r3, #0]
 810785e:	681a      	ldr	r2, [r3, #0]
 8107860:	687b      	ldr	r3, [r7, #4]
 8107862:	681b      	ldr	r3, [r3, #0]
 8107864:	f022 0201 	bic.w	r2, r2, #1
 8107868:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810786a:	6878      	ldr	r0, [r7, #4]
 810786c:	f000 f8c2 	bl	81079f4 <UART_SetConfig>
 8107870:	4603      	mov	r3, r0
 8107872:	2b01      	cmp	r3, #1
 8107874:	d101      	bne.n	810787a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8107876:	2301      	movs	r3, #1
 8107878:	e022      	b.n	81078c0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810787a:	687b      	ldr	r3, [r7, #4]
 810787c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810787e:	2b00      	cmp	r3, #0
 8107880:	d002      	beq.n	8107888 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107882:	6878      	ldr	r0, [r7, #4]
 8107884:	f000 fe1e 	bl	81084c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107888:	687b      	ldr	r3, [r7, #4]
 810788a:	681b      	ldr	r3, [r3, #0]
 810788c:	685a      	ldr	r2, [r3, #4]
 810788e:	687b      	ldr	r3, [r7, #4]
 8107890:	681b      	ldr	r3, [r3, #0]
 8107892:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107896:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107898:	687b      	ldr	r3, [r7, #4]
 810789a:	681b      	ldr	r3, [r3, #0]
 810789c:	689a      	ldr	r2, [r3, #8]
 810789e:	687b      	ldr	r3, [r7, #4]
 81078a0:	681b      	ldr	r3, [r3, #0]
 81078a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81078a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81078a8:	687b      	ldr	r3, [r7, #4]
 81078aa:	681b      	ldr	r3, [r3, #0]
 81078ac:	681a      	ldr	r2, [r3, #0]
 81078ae:	687b      	ldr	r3, [r7, #4]
 81078b0:	681b      	ldr	r3, [r3, #0]
 81078b2:	f042 0201 	orr.w	r2, r2, #1
 81078b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81078b8:	6878      	ldr	r0, [r7, #4]
 81078ba:	f000 fea5 	bl	8108608 <UART_CheckIdleState>
 81078be:	4603      	mov	r3, r0
}
 81078c0:	4618      	mov	r0, r3
 81078c2:	3708      	adds	r7, #8
 81078c4:	46bd      	mov	sp, r7
 81078c6:	bd80      	pop	{r7, pc}

081078c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81078c8:	b580      	push	{r7, lr}
 81078ca:	b08a      	sub	sp, #40	; 0x28
 81078cc:	af02      	add	r7, sp, #8
 81078ce:	60f8      	str	r0, [r7, #12]
 81078d0:	60b9      	str	r1, [r7, #8]
 81078d2:	603b      	str	r3, [r7, #0]
 81078d4:	4613      	mov	r3, r2
 81078d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81078d8:	68fb      	ldr	r3, [r7, #12]
 81078da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81078de:	2b20      	cmp	r3, #32
 81078e0:	f040 8083 	bne.w	81079ea <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 81078e4:	68bb      	ldr	r3, [r7, #8]
 81078e6:	2b00      	cmp	r3, #0
 81078e8:	d002      	beq.n	81078f0 <HAL_UART_Transmit+0x28>
 81078ea:	88fb      	ldrh	r3, [r7, #6]
 81078ec:	2b00      	cmp	r3, #0
 81078ee:	d101      	bne.n	81078f4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 81078f0:	2301      	movs	r3, #1
 81078f2:	e07b      	b.n	81079ec <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 81078f4:	68fb      	ldr	r3, [r7, #12]
 81078f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81078fa:	2b01      	cmp	r3, #1
 81078fc:	d101      	bne.n	8107902 <HAL_UART_Transmit+0x3a>
 81078fe:	2302      	movs	r3, #2
 8107900:	e074      	b.n	81079ec <HAL_UART_Transmit+0x124>
 8107902:	68fb      	ldr	r3, [r7, #12]
 8107904:	2201      	movs	r2, #1
 8107906:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810790a:	68fb      	ldr	r3, [r7, #12]
 810790c:	2200      	movs	r2, #0
 810790e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8107912:	68fb      	ldr	r3, [r7, #12]
 8107914:	2221      	movs	r2, #33	; 0x21
 8107916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810791a:	f7fa ff49 	bl	81027b0 <HAL_GetTick>
 810791e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8107920:	68fb      	ldr	r3, [r7, #12]
 8107922:	88fa      	ldrh	r2, [r7, #6]
 8107924:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8107928:	68fb      	ldr	r3, [r7, #12]
 810792a:	88fa      	ldrh	r2, [r7, #6]
 810792c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107930:	68fb      	ldr	r3, [r7, #12]
 8107932:	689b      	ldr	r3, [r3, #8]
 8107934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107938:	d108      	bne.n	810794c <HAL_UART_Transmit+0x84>
 810793a:	68fb      	ldr	r3, [r7, #12]
 810793c:	691b      	ldr	r3, [r3, #16]
 810793e:	2b00      	cmp	r3, #0
 8107940:	d104      	bne.n	810794c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8107942:	2300      	movs	r3, #0
 8107944:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8107946:	68bb      	ldr	r3, [r7, #8]
 8107948:	61bb      	str	r3, [r7, #24]
 810794a:	e003      	b.n	8107954 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 810794c:	68bb      	ldr	r3, [r7, #8]
 810794e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8107950:	2300      	movs	r3, #0
 8107952:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8107954:	68fb      	ldr	r3, [r7, #12]
 8107956:	2200      	movs	r2, #0
 8107958:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 810795c:	e02c      	b.n	81079b8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810795e:	683b      	ldr	r3, [r7, #0]
 8107960:	9300      	str	r3, [sp, #0]
 8107962:	697b      	ldr	r3, [r7, #20]
 8107964:	2200      	movs	r2, #0
 8107966:	2180      	movs	r1, #128	; 0x80
 8107968:	68f8      	ldr	r0, [r7, #12]
 810796a:	f000 fe98 	bl	810869e <UART_WaitOnFlagUntilTimeout>
 810796e:	4603      	mov	r3, r0
 8107970:	2b00      	cmp	r3, #0
 8107972:	d001      	beq.n	8107978 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8107974:	2303      	movs	r3, #3
 8107976:	e039      	b.n	81079ec <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8107978:	69fb      	ldr	r3, [r7, #28]
 810797a:	2b00      	cmp	r3, #0
 810797c:	d10b      	bne.n	8107996 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 810797e:	69bb      	ldr	r3, [r7, #24]
 8107980:	881b      	ldrh	r3, [r3, #0]
 8107982:	461a      	mov	r2, r3
 8107984:	68fb      	ldr	r3, [r7, #12]
 8107986:	681b      	ldr	r3, [r3, #0]
 8107988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 810798c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 810798e:	69bb      	ldr	r3, [r7, #24]
 8107990:	3302      	adds	r3, #2
 8107992:	61bb      	str	r3, [r7, #24]
 8107994:	e007      	b.n	81079a6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8107996:	69fb      	ldr	r3, [r7, #28]
 8107998:	781a      	ldrb	r2, [r3, #0]
 810799a:	68fb      	ldr	r3, [r7, #12]
 810799c:	681b      	ldr	r3, [r3, #0]
 810799e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 81079a0:	69fb      	ldr	r3, [r7, #28]
 81079a2:	3301      	adds	r3, #1
 81079a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81079a6:	68fb      	ldr	r3, [r7, #12]
 81079a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81079ac:	b29b      	uxth	r3, r3
 81079ae:	3b01      	subs	r3, #1
 81079b0:	b29a      	uxth	r2, r3
 81079b2:	68fb      	ldr	r3, [r7, #12]
 81079b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81079b8:	68fb      	ldr	r3, [r7, #12]
 81079ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81079be:	b29b      	uxth	r3, r3
 81079c0:	2b00      	cmp	r3, #0
 81079c2:	d1cc      	bne.n	810795e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81079c4:	683b      	ldr	r3, [r7, #0]
 81079c6:	9300      	str	r3, [sp, #0]
 81079c8:	697b      	ldr	r3, [r7, #20]
 81079ca:	2200      	movs	r2, #0
 81079cc:	2140      	movs	r1, #64	; 0x40
 81079ce:	68f8      	ldr	r0, [r7, #12]
 81079d0:	f000 fe65 	bl	810869e <UART_WaitOnFlagUntilTimeout>
 81079d4:	4603      	mov	r3, r0
 81079d6:	2b00      	cmp	r3, #0
 81079d8:	d001      	beq.n	81079de <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 81079da:	2303      	movs	r3, #3
 81079dc:	e006      	b.n	81079ec <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81079de:	68fb      	ldr	r3, [r7, #12]
 81079e0:	2220      	movs	r2, #32
 81079e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 81079e6:	2300      	movs	r3, #0
 81079e8:	e000      	b.n	81079ec <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 81079ea:	2302      	movs	r3, #2
  }
}
 81079ec:	4618      	mov	r0, r3
 81079ee:	3720      	adds	r7, #32
 81079f0:	46bd      	mov	sp, r7
 81079f2:	bd80      	pop	{r7, pc}

081079f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 81079f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81079f8:	b092      	sub	sp, #72	; 0x48
 81079fa:	af00      	add	r7, sp, #0
 81079fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 81079fe:	2300      	movs	r3, #0
 8107a00:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8107a04:	697b      	ldr	r3, [r7, #20]
 8107a06:	689a      	ldr	r2, [r3, #8]
 8107a08:	697b      	ldr	r3, [r7, #20]
 8107a0a:	691b      	ldr	r3, [r3, #16]
 8107a0c:	431a      	orrs	r2, r3
 8107a0e:	697b      	ldr	r3, [r7, #20]
 8107a10:	695b      	ldr	r3, [r3, #20]
 8107a12:	431a      	orrs	r2, r3
 8107a14:	697b      	ldr	r3, [r7, #20]
 8107a16:	69db      	ldr	r3, [r3, #28]
 8107a18:	4313      	orrs	r3, r2
 8107a1a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8107a1c:	697b      	ldr	r3, [r7, #20]
 8107a1e:	681b      	ldr	r3, [r3, #0]
 8107a20:	681a      	ldr	r2, [r3, #0]
 8107a22:	4bbd      	ldr	r3, [pc, #756]	; (8107d18 <UART_SetConfig+0x324>)
 8107a24:	4013      	ands	r3, r2
 8107a26:	697a      	ldr	r2, [r7, #20]
 8107a28:	6812      	ldr	r2, [r2, #0]
 8107a2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107a2c:	430b      	orrs	r3, r1
 8107a2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8107a30:	697b      	ldr	r3, [r7, #20]
 8107a32:	681b      	ldr	r3, [r3, #0]
 8107a34:	685b      	ldr	r3, [r3, #4]
 8107a36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8107a3a:	697b      	ldr	r3, [r7, #20]
 8107a3c:	68da      	ldr	r2, [r3, #12]
 8107a3e:	697b      	ldr	r3, [r7, #20]
 8107a40:	681b      	ldr	r3, [r3, #0]
 8107a42:	430a      	orrs	r2, r1
 8107a44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8107a46:	697b      	ldr	r3, [r7, #20]
 8107a48:	699b      	ldr	r3, [r3, #24]
 8107a4a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8107a4c:	697b      	ldr	r3, [r7, #20]
 8107a4e:	681b      	ldr	r3, [r3, #0]
 8107a50:	4ab2      	ldr	r2, [pc, #712]	; (8107d1c <UART_SetConfig+0x328>)
 8107a52:	4293      	cmp	r3, r2
 8107a54:	d004      	beq.n	8107a60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8107a56:	697b      	ldr	r3, [r7, #20]
 8107a58:	6a1b      	ldr	r3, [r3, #32]
 8107a5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8107a5c:	4313      	orrs	r3, r2
 8107a5e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8107a60:	697b      	ldr	r3, [r7, #20]
 8107a62:	681b      	ldr	r3, [r3, #0]
 8107a64:	689b      	ldr	r3, [r3, #8]
 8107a66:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8107a6a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8107a6e:	697a      	ldr	r2, [r7, #20]
 8107a70:	6812      	ldr	r2, [r2, #0]
 8107a72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107a74:	430b      	orrs	r3, r1
 8107a76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8107a78:	697b      	ldr	r3, [r7, #20]
 8107a7a:	681b      	ldr	r3, [r3, #0]
 8107a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107a7e:	f023 010f 	bic.w	r1, r3, #15
 8107a82:	697b      	ldr	r3, [r7, #20]
 8107a84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107a86:	697b      	ldr	r3, [r7, #20]
 8107a88:	681b      	ldr	r3, [r3, #0]
 8107a8a:	430a      	orrs	r2, r1
 8107a8c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8107a8e:	697b      	ldr	r3, [r7, #20]
 8107a90:	681b      	ldr	r3, [r3, #0]
 8107a92:	4aa3      	ldr	r2, [pc, #652]	; (8107d20 <UART_SetConfig+0x32c>)
 8107a94:	4293      	cmp	r3, r2
 8107a96:	d177      	bne.n	8107b88 <UART_SetConfig+0x194>
 8107a98:	4ba2      	ldr	r3, [pc, #648]	; (8107d24 <UART_SetConfig+0x330>)
 8107a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107a9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107aa0:	2b28      	cmp	r3, #40	; 0x28
 8107aa2:	d86d      	bhi.n	8107b80 <UART_SetConfig+0x18c>
 8107aa4:	a201      	add	r2, pc, #4	; (adr r2, 8107aac <UART_SetConfig+0xb8>)
 8107aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107aaa:	bf00      	nop
 8107aac:	08107b51 	.word	0x08107b51
 8107ab0:	08107b81 	.word	0x08107b81
 8107ab4:	08107b81 	.word	0x08107b81
 8107ab8:	08107b81 	.word	0x08107b81
 8107abc:	08107b81 	.word	0x08107b81
 8107ac0:	08107b81 	.word	0x08107b81
 8107ac4:	08107b81 	.word	0x08107b81
 8107ac8:	08107b81 	.word	0x08107b81
 8107acc:	08107b59 	.word	0x08107b59
 8107ad0:	08107b81 	.word	0x08107b81
 8107ad4:	08107b81 	.word	0x08107b81
 8107ad8:	08107b81 	.word	0x08107b81
 8107adc:	08107b81 	.word	0x08107b81
 8107ae0:	08107b81 	.word	0x08107b81
 8107ae4:	08107b81 	.word	0x08107b81
 8107ae8:	08107b81 	.word	0x08107b81
 8107aec:	08107b61 	.word	0x08107b61
 8107af0:	08107b81 	.word	0x08107b81
 8107af4:	08107b81 	.word	0x08107b81
 8107af8:	08107b81 	.word	0x08107b81
 8107afc:	08107b81 	.word	0x08107b81
 8107b00:	08107b81 	.word	0x08107b81
 8107b04:	08107b81 	.word	0x08107b81
 8107b08:	08107b81 	.word	0x08107b81
 8107b0c:	08107b69 	.word	0x08107b69
 8107b10:	08107b81 	.word	0x08107b81
 8107b14:	08107b81 	.word	0x08107b81
 8107b18:	08107b81 	.word	0x08107b81
 8107b1c:	08107b81 	.word	0x08107b81
 8107b20:	08107b81 	.word	0x08107b81
 8107b24:	08107b81 	.word	0x08107b81
 8107b28:	08107b81 	.word	0x08107b81
 8107b2c:	08107b71 	.word	0x08107b71
 8107b30:	08107b81 	.word	0x08107b81
 8107b34:	08107b81 	.word	0x08107b81
 8107b38:	08107b81 	.word	0x08107b81
 8107b3c:	08107b81 	.word	0x08107b81
 8107b40:	08107b81 	.word	0x08107b81
 8107b44:	08107b81 	.word	0x08107b81
 8107b48:	08107b81 	.word	0x08107b81
 8107b4c:	08107b79 	.word	0x08107b79
 8107b50:	2301      	movs	r3, #1
 8107b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b56:	e220      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b58:	2304      	movs	r3, #4
 8107b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b5e:	e21c      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b60:	2308      	movs	r3, #8
 8107b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b66:	e218      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b68:	2310      	movs	r3, #16
 8107b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b6e:	e214      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b70:	2320      	movs	r3, #32
 8107b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b76:	e210      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b78:	2340      	movs	r3, #64	; 0x40
 8107b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b7e:	e20c      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b80:	2380      	movs	r3, #128	; 0x80
 8107b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b86:	e208      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107b88:	697b      	ldr	r3, [r7, #20]
 8107b8a:	681b      	ldr	r3, [r3, #0]
 8107b8c:	4a66      	ldr	r2, [pc, #408]	; (8107d28 <UART_SetConfig+0x334>)
 8107b8e:	4293      	cmp	r3, r2
 8107b90:	d130      	bne.n	8107bf4 <UART_SetConfig+0x200>
 8107b92:	4b64      	ldr	r3, [pc, #400]	; (8107d24 <UART_SetConfig+0x330>)
 8107b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107b96:	f003 0307 	and.w	r3, r3, #7
 8107b9a:	2b05      	cmp	r3, #5
 8107b9c:	d826      	bhi.n	8107bec <UART_SetConfig+0x1f8>
 8107b9e:	a201      	add	r2, pc, #4	; (adr r2, 8107ba4 <UART_SetConfig+0x1b0>)
 8107ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107ba4:	08107bbd 	.word	0x08107bbd
 8107ba8:	08107bc5 	.word	0x08107bc5
 8107bac:	08107bcd 	.word	0x08107bcd
 8107bb0:	08107bd5 	.word	0x08107bd5
 8107bb4:	08107bdd 	.word	0x08107bdd
 8107bb8:	08107be5 	.word	0x08107be5
 8107bbc:	2300      	movs	r3, #0
 8107bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bc2:	e1ea      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107bc4:	2304      	movs	r3, #4
 8107bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bca:	e1e6      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107bcc:	2308      	movs	r3, #8
 8107bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bd2:	e1e2      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107bd4:	2310      	movs	r3, #16
 8107bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bda:	e1de      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107bdc:	2320      	movs	r3, #32
 8107bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107be2:	e1da      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107be4:	2340      	movs	r3, #64	; 0x40
 8107be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bea:	e1d6      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107bec:	2380      	movs	r3, #128	; 0x80
 8107bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bf2:	e1d2      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107bf4:	697b      	ldr	r3, [r7, #20]
 8107bf6:	681b      	ldr	r3, [r3, #0]
 8107bf8:	4a4c      	ldr	r2, [pc, #304]	; (8107d2c <UART_SetConfig+0x338>)
 8107bfa:	4293      	cmp	r3, r2
 8107bfc:	d130      	bne.n	8107c60 <UART_SetConfig+0x26c>
 8107bfe:	4b49      	ldr	r3, [pc, #292]	; (8107d24 <UART_SetConfig+0x330>)
 8107c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107c02:	f003 0307 	and.w	r3, r3, #7
 8107c06:	2b05      	cmp	r3, #5
 8107c08:	d826      	bhi.n	8107c58 <UART_SetConfig+0x264>
 8107c0a:	a201      	add	r2, pc, #4	; (adr r2, 8107c10 <UART_SetConfig+0x21c>)
 8107c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107c10:	08107c29 	.word	0x08107c29
 8107c14:	08107c31 	.word	0x08107c31
 8107c18:	08107c39 	.word	0x08107c39
 8107c1c:	08107c41 	.word	0x08107c41
 8107c20:	08107c49 	.word	0x08107c49
 8107c24:	08107c51 	.word	0x08107c51
 8107c28:	2300      	movs	r3, #0
 8107c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c2e:	e1b4      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c30:	2304      	movs	r3, #4
 8107c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c36:	e1b0      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c38:	2308      	movs	r3, #8
 8107c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c3e:	e1ac      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c40:	2310      	movs	r3, #16
 8107c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c46:	e1a8      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c48:	2320      	movs	r3, #32
 8107c4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c4e:	e1a4      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c50:	2340      	movs	r3, #64	; 0x40
 8107c52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c56:	e1a0      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c58:	2380      	movs	r3, #128	; 0x80
 8107c5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c5e:	e19c      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c60:	697b      	ldr	r3, [r7, #20]
 8107c62:	681b      	ldr	r3, [r3, #0]
 8107c64:	4a32      	ldr	r2, [pc, #200]	; (8107d30 <UART_SetConfig+0x33c>)
 8107c66:	4293      	cmp	r3, r2
 8107c68:	d130      	bne.n	8107ccc <UART_SetConfig+0x2d8>
 8107c6a:	4b2e      	ldr	r3, [pc, #184]	; (8107d24 <UART_SetConfig+0x330>)
 8107c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107c6e:	f003 0307 	and.w	r3, r3, #7
 8107c72:	2b05      	cmp	r3, #5
 8107c74:	d826      	bhi.n	8107cc4 <UART_SetConfig+0x2d0>
 8107c76:	a201      	add	r2, pc, #4	; (adr r2, 8107c7c <UART_SetConfig+0x288>)
 8107c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107c7c:	08107c95 	.word	0x08107c95
 8107c80:	08107c9d 	.word	0x08107c9d
 8107c84:	08107ca5 	.word	0x08107ca5
 8107c88:	08107cad 	.word	0x08107cad
 8107c8c:	08107cb5 	.word	0x08107cb5
 8107c90:	08107cbd 	.word	0x08107cbd
 8107c94:	2300      	movs	r3, #0
 8107c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c9a:	e17e      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107c9c:	2304      	movs	r3, #4
 8107c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ca2:	e17a      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107ca4:	2308      	movs	r3, #8
 8107ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107caa:	e176      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107cac:	2310      	movs	r3, #16
 8107cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cb2:	e172      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107cb4:	2320      	movs	r3, #32
 8107cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cba:	e16e      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107cbc:	2340      	movs	r3, #64	; 0x40
 8107cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cc2:	e16a      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107cc4:	2380      	movs	r3, #128	; 0x80
 8107cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cca:	e166      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107ccc:	697b      	ldr	r3, [r7, #20]
 8107cce:	681b      	ldr	r3, [r3, #0]
 8107cd0:	4a18      	ldr	r2, [pc, #96]	; (8107d34 <UART_SetConfig+0x340>)
 8107cd2:	4293      	cmp	r3, r2
 8107cd4:	d140      	bne.n	8107d58 <UART_SetConfig+0x364>
 8107cd6:	4b13      	ldr	r3, [pc, #76]	; (8107d24 <UART_SetConfig+0x330>)
 8107cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107cda:	f003 0307 	and.w	r3, r3, #7
 8107cde:	2b05      	cmp	r3, #5
 8107ce0:	d836      	bhi.n	8107d50 <UART_SetConfig+0x35c>
 8107ce2:	a201      	add	r2, pc, #4	; (adr r2, 8107ce8 <UART_SetConfig+0x2f4>)
 8107ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107ce8:	08107d01 	.word	0x08107d01
 8107cec:	08107d09 	.word	0x08107d09
 8107cf0:	08107d11 	.word	0x08107d11
 8107cf4:	08107d39 	.word	0x08107d39
 8107cf8:	08107d41 	.word	0x08107d41
 8107cfc:	08107d49 	.word	0x08107d49
 8107d00:	2300      	movs	r3, #0
 8107d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d06:	e148      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d08:	2304      	movs	r3, #4
 8107d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d0e:	e144      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d10:	2308      	movs	r3, #8
 8107d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d16:	e140      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d18:	cfff69f3 	.word	0xcfff69f3
 8107d1c:	58000c00 	.word	0x58000c00
 8107d20:	40011000 	.word	0x40011000
 8107d24:	58024400 	.word	0x58024400
 8107d28:	40004400 	.word	0x40004400
 8107d2c:	40004800 	.word	0x40004800
 8107d30:	40004c00 	.word	0x40004c00
 8107d34:	40005000 	.word	0x40005000
 8107d38:	2310      	movs	r3, #16
 8107d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d3e:	e12c      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d40:	2320      	movs	r3, #32
 8107d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d46:	e128      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d48:	2340      	movs	r3, #64	; 0x40
 8107d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d4e:	e124      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d50:	2380      	movs	r3, #128	; 0x80
 8107d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d56:	e120      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107d58:	697b      	ldr	r3, [r7, #20]
 8107d5a:	681b      	ldr	r3, [r3, #0]
 8107d5c:	4acb      	ldr	r2, [pc, #812]	; (810808c <UART_SetConfig+0x698>)
 8107d5e:	4293      	cmp	r3, r2
 8107d60:	d176      	bne.n	8107e50 <UART_SetConfig+0x45c>
 8107d62:	4bcb      	ldr	r3, [pc, #812]	; (8108090 <UART_SetConfig+0x69c>)
 8107d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107d66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107d6a:	2b28      	cmp	r3, #40	; 0x28
 8107d6c:	d86c      	bhi.n	8107e48 <UART_SetConfig+0x454>
 8107d6e:	a201      	add	r2, pc, #4	; (adr r2, 8107d74 <UART_SetConfig+0x380>)
 8107d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107d74:	08107e19 	.word	0x08107e19
 8107d78:	08107e49 	.word	0x08107e49
 8107d7c:	08107e49 	.word	0x08107e49
 8107d80:	08107e49 	.word	0x08107e49
 8107d84:	08107e49 	.word	0x08107e49
 8107d88:	08107e49 	.word	0x08107e49
 8107d8c:	08107e49 	.word	0x08107e49
 8107d90:	08107e49 	.word	0x08107e49
 8107d94:	08107e21 	.word	0x08107e21
 8107d98:	08107e49 	.word	0x08107e49
 8107d9c:	08107e49 	.word	0x08107e49
 8107da0:	08107e49 	.word	0x08107e49
 8107da4:	08107e49 	.word	0x08107e49
 8107da8:	08107e49 	.word	0x08107e49
 8107dac:	08107e49 	.word	0x08107e49
 8107db0:	08107e49 	.word	0x08107e49
 8107db4:	08107e29 	.word	0x08107e29
 8107db8:	08107e49 	.word	0x08107e49
 8107dbc:	08107e49 	.word	0x08107e49
 8107dc0:	08107e49 	.word	0x08107e49
 8107dc4:	08107e49 	.word	0x08107e49
 8107dc8:	08107e49 	.word	0x08107e49
 8107dcc:	08107e49 	.word	0x08107e49
 8107dd0:	08107e49 	.word	0x08107e49
 8107dd4:	08107e31 	.word	0x08107e31
 8107dd8:	08107e49 	.word	0x08107e49
 8107ddc:	08107e49 	.word	0x08107e49
 8107de0:	08107e49 	.word	0x08107e49
 8107de4:	08107e49 	.word	0x08107e49
 8107de8:	08107e49 	.word	0x08107e49
 8107dec:	08107e49 	.word	0x08107e49
 8107df0:	08107e49 	.word	0x08107e49
 8107df4:	08107e39 	.word	0x08107e39
 8107df8:	08107e49 	.word	0x08107e49
 8107dfc:	08107e49 	.word	0x08107e49
 8107e00:	08107e49 	.word	0x08107e49
 8107e04:	08107e49 	.word	0x08107e49
 8107e08:	08107e49 	.word	0x08107e49
 8107e0c:	08107e49 	.word	0x08107e49
 8107e10:	08107e49 	.word	0x08107e49
 8107e14:	08107e41 	.word	0x08107e41
 8107e18:	2301      	movs	r3, #1
 8107e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e1e:	e0bc      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e20:	2304      	movs	r3, #4
 8107e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e26:	e0b8      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e28:	2308      	movs	r3, #8
 8107e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e2e:	e0b4      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e30:	2310      	movs	r3, #16
 8107e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e36:	e0b0      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e38:	2320      	movs	r3, #32
 8107e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e3e:	e0ac      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e40:	2340      	movs	r3, #64	; 0x40
 8107e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e46:	e0a8      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e48:	2380      	movs	r3, #128	; 0x80
 8107e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e4e:	e0a4      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e50:	697b      	ldr	r3, [r7, #20]
 8107e52:	681b      	ldr	r3, [r3, #0]
 8107e54:	4a8f      	ldr	r2, [pc, #572]	; (8108094 <UART_SetConfig+0x6a0>)
 8107e56:	4293      	cmp	r3, r2
 8107e58:	d130      	bne.n	8107ebc <UART_SetConfig+0x4c8>
 8107e5a:	4b8d      	ldr	r3, [pc, #564]	; (8108090 <UART_SetConfig+0x69c>)
 8107e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107e5e:	f003 0307 	and.w	r3, r3, #7
 8107e62:	2b05      	cmp	r3, #5
 8107e64:	d826      	bhi.n	8107eb4 <UART_SetConfig+0x4c0>
 8107e66:	a201      	add	r2, pc, #4	; (adr r2, 8107e6c <UART_SetConfig+0x478>)
 8107e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107e6c:	08107e85 	.word	0x08107e85
 8107e70:	08107e8d 	.word	0x08107e8d
 8107e74:	08107e95 	.word	0x08107e95
 8107e78:	08107e9d 	.word	0x08107e9d
 8107e7c:	08107ea5 	.word	0x08107ea5
 8107e80:	08107ead 	.word	0x08107ead
 8107e84:	2300      	movs	r3, #0
 8107e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e8a:	e086      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e8c:	2304      	movs	r3, #4
 8107e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e92:	e082      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e94:	2308      	movs	r3, #8
 8107e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e9a:	e07e      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107e9c:	2310      	movs	r3, #16
 8107e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ea2:	e07a      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107ea4:	2320      	movs	r3, #32
 8107ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107eaa:	e076      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107eac:	2340      	movs	r3, #64	; 0x40
 8107eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107eb2:	e072      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107eb4:	2380      	movs	r3, #128	; 0x80
 8107eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107eba:	e06e      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107ebc:	697b      	ldr	r3, [r7, #20]
 8107ebe:	681b      	ldr	r3, [r3, #0]
 8107ec0:	4a75      	ldr	r2, [pc, #468]	; (8108098 <UART_SetConfig+0x6a4>)
 8107ec2:	4293      	cmp	r3, r2
 8107ec4:	d130      	bne.n	8107f28 <UART_SetConfig+0x534>
 8107ec6:	4b72      	ldr	r3, [pc, #456]	; (8108090 <UART_SetConfig+0x69c>)
 8107ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107eca:	f003 0307 	and.w	r3, r3, #7
 8107ece:	2b05      	cmp	r3, #5
 8107ed0:	d826      	bhi.n	8107f20 <UART_SetConfig+0x52c>
 8107ed2:	a201      	add	r2, pc, #4	; (adr r2, 8107ed8 <UART_SetConfig+0x4e4>)
 8107ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107ed8:	08107ef1 	.word	0x08107ef1
 8107edc:	08107ef9 	.word	0x08107ef9
 8107ee0:	08107f01 	.word	0x08107f01
 8107ee4:	08107f09 	.word	0x08107f09
 8107ee8:	08107f11 	.word	0x08107f11
 8107eec:	08107f19 	.word	0x08107f19
 8107ef0:	2300      	movs	r3, #0
 8107ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ef6:	e050      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107ef8:	2304      	movs	r3, #4
 8107efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107efe:	e04c      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f00:	2308      	movs	r3, #8
 8107f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f06:	e048      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f08:	2310      	movs	r3, #16
 8107f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f0e:	e044      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f10:	2320      	movs	r3, #32
 8107f12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f16:	e040      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f18:	2340      	movs	r3, #64	; 0x40
 8107f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f1e:	e03c      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f20:	2380      	movs	r3, #128	; 0x80
 8107f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f26:	e038      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f28:	697b      	ldr	r3, [r7, #20]
 8107f2a:	681b      	ldr	r3, [r3, #0]
 8107f2c:	4a5b      	ldr	r2, [pc, #364]	; (810809c <UART_SetConfig+0x6a8>)
 8107f2e:	4293      	cmp	r3, r2
 8107f30:	d130      	bne.n	8107f94 <UART_SetConfig+0x5a0>
 8107f32:	4b57      	ldr	r3, [pc, #348]	; (8108090 <UART_SetConfig+0x69c>)
 8107f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107f36:	f003 0307 	and.w	r3, r3, #7
 8107f3a:	2b05      	cmp	r3, #5
 8107f3c:	d826      	bhi.n	8107f8c <UART_SetConfig+0x598>
 8107f3e:	a201      	add	r2, pc, #4	; (adr r2, 8107f44 <UART_SetConfig+0x550>)
 8107f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107f44:	08107f5d 	.word	0x08107f5d
 8107f48:	08107f65 	.word	0x08107f65
 8107f4c:	08107f6d 	.word	0x08107f6d
 8107f50:	08107f75 	.word	0x08107f75
 8107f54:	08107f7d 	.word	0x08107f7d
 8107f58:	08107f85 	.word	0x08107f85
 8107f5c:	2302      	movs	r3, #2
 8107f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f62:	e01a      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f64:	2304      	movs	r3, #4
 8107f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f6a:	e016      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f6c:	2308      	movs	r3, #8
 8107f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f72:	e012      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f74:	2310      	movs	r3, #16
 8107f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f7a:	e00e      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f7c:	2320      	movs	r3, #32
 8107f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f82:	e00a      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f84:	2340      	movs	r3, #64	; 0x40
 8107f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f8a:	e006      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f8c:	2380      	movs	r3, #128	; 0x80
 8107f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f92:	e002      	b.n	8107f9a <UART_SetConfig+0x5a6>
 8107f94:	2380      	movs	r3, #128	; 0x80
 8107f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8107f9a:	697b      	ldr	r3, [r7, #20]
 8107f9c:	681b      	ldr	r3, [r3, #0]
 8107f9e:	4a3f      	ldr	r2, [pc, #252]	; (810809c <UART_SetConfig+0x6a8>)
 8107fa0:	4293      	cmp	r3, r2
 8107fa2:	f040 80f8 	bne.w	8108196 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8107fa6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107faa:	2b20      	cmp	r3, #32
 8107fac:	dc46      	bgt.n	810803c <UART_SetConfig+0x648>
 8107fae:	2b02      	cmp	r3, #2
 8107fb0:	f2c0 8082 	blt.w	81080b8 <UART_SetConfig+0x6c4>
 8107fb4:	3b02      	subs	r3, #2
 8107fb6:	2b1e      	cmp	r3, #30
 8107fb8:	d87e      	bhi.n	81080b8 <UART_SetConfig+0x6c4>
 8107fba:	a201      	add	r2, pc, #4	; (adr r2, 8107fc0 <UART_SetConfig+0x5cc>)
 8107fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107fc0:	08108043 	.word	0x08108043
 8107fc4:	081080b9 	.word	0x081080b9
 8107fc8:	0810804b 	.word	0x0810804b
 8107fcc:	081080b9 	.word	0x081080b9
 8107fd0:	081080b9 	.word	0x081080b9
 8107fd4:	081080b9 	.word	0x081080b9
 8107fd8:	0810805b 	.word	0x0810805b
 8107fdc:	081080b9 	.word	0x081080b9
 8107fe0:	081080b9 	.word	0x081080b9
 8107fe4:	081080b9 	.word	0x081080b9
 8107fe8:	081080b9 	.word	0x081080b9
 8107fec:	081080b9 	.word	0x081080b9
 8107ff0:	081080b9 	.word	0x081080b9
 8107ff4:	081080b9 	.word	0x081080b9
 8107ff8:	0810806b 	.word	0x0810806b
 8107ffc:	081080b9 	.word	0x081080b9
 8108000:	081080b9 	.word	0x081080b9
 8108004:	081080b9 	.word	0x081080b9
 8108008:	081080b9 	.word	0x081080b9
 810800c:	081080b9 	.word	0x081080b9
 8108010:	081080b9 	.word	0x081080b9
 8108014:	081080b9 	.word	0x081080b9
 8108018:	081080b9 	.word	0x081080b9
 810801c:	081080b9 	.word	0x081080b9
 8108020:	081080b9 	.word	0x081080b9
 8108024:	081080b9 	.word	0x081080b9
 8108028:	081080b9 	.word	0x081080b9
 810802c:	081080b9 	.word	0x081080b9
 8108030:	081080b9 	.word	0x081080b9
 8108034:	081080b9 	.word	0x081080b9
 8108038:	081080ab 	.word	0x081080ab
 810803c:	2b40      	cmp	r3, #64	; 0x40
 810803e:	d037      	beq.n	81080b0 <UART_SetConfig+0x6bc>
 8108040:	e03a      	b.n	81080b8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8108042:	f7fd fe35 	bl	8105cb0 <HAL_RCCEx_GetD3PCLK1Freq>
 8108046:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108048:	e03c      	b.n	81080c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810804a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810804e:	4618      	mov	r0, r3
 8108050:	f7fd fe44 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108056:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108058:	e034      	b.n	81080c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810805a:	f107 0318 	add.w	r3, r7, #24
 810805e:	4618      	mov	r0, r3
 8108060:	f7fd ff90 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108064:	69fb      	ldr	r3, [r7, #28]
 8108066:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108068:	e02c      	b.n	81080c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810806a:	4b09      	ldr	r3, [pc, #36]	; (8108090 <UART_SetConfig+0x69c>)
 810806c:	681b      	ldr	r3, [r3, #0]
 810806e:	f003 0320 	and.w	r3, r3, #32
 8108072:	2b00      	cmp	r3, #0
 8108074:	d016      	beq.n	81080a4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108076:	4b06      	ldr	r3, [pc, #24]	; (8108090 <UART_SetConfig+0x69c>)
 8108078:	681b      	ldr	r3, [r3, #0]
 810807a:	08db      	lsrs	r3, r3, #3
 810807c:	f003 0303 	and.w	r3, r3, #3
 8108080:	4a07      	ldr	r2, [pc, #28]	; (81080a0 <UART_SetConfig+0x6ac>)
 8108082:	fa22 f303 	lsr.w	r3, r2, r3
 8108086:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108088:	e01c      	b.n	81080c4 <UART_SetConfig+0x6d0>
 810808a:	bf00      	nop
 810808c:	40011400 	.word	0x40011400
 8108090:	58024400 	.word	0x58024400
 8108094:	40007800 	.word	0x40007800
 8108098:	40007c00 	.word	0x40007c00
 810809c:	58000c00 	.word	0x58000c00
 81080a0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 81080a4:	4b9d      	ldr	r3, [pc, #628]	; (810831c <UART_SetConfig+0x928>)
 81080a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81080a8:	e00c      	b.n	81080c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81080aa:	4b9d      	ldr	r3, [pc, #628]	; (8108320 <UART_SetConfig+0x92c>)
 81080ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81080ae:	e009      	b.n	81080c4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81080b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81080b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81080b6:	e005      	b.n	81080c4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 81080b8:	2300      	movs	r3, #0
 81080ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81080bc:	2301      	movs	r3, #1
 81080be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81080c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 81080c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81080c6:	2b00      	cmp	r3, #0
 81080c8:	f000 81de 	beq.w	8108488 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81080cc:	697b      	ldr	r3, [r7, #20]
 81080ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81080d0:	4a94      	ldr	r2, [pc, #592]	; (8108324 <UART_SetConfig+0x930>)
 81080d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81080d6:	461a      	mov	r2, r3
 81080d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81080da:	fbb3 f3f2 	udiv	r3, r3, r2
 81080de:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81080e0:	697b      	ldr	r3, [r7, #20]
 81080e2:	685a      	ldr	r2, [r3, #4]
 81080e4:	4613      	mov	r3, r2
 81080e6:	005b      	lsls	r3, r3, #1
 81080e8:	4413      	add	r3, r2
 81080ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81080ec:	429a      	cmp	r2, r3
 81080ee:	d305      	bcc.n	81080fc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81080f0:	697b      	ldr	r3, [r7, #20]
 81080f2:	685b      	ldr	r3, [r3, #4]
 81080f4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81080f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81080f8:	429a      	cmp	r2, r3
 81080fa:	d903      	bls.n	8108104 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 81080fc:	2301      	movs	r3, #1
 81080fe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108102:	e1c1      	b.n	8108488 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108106:	2200      	movs	r2, #0
 8108108:	60bb      	str	r3, [r7, #8]
 810810a:	60fa      	str	r2, [r7, #12]
 810810c:	697b      	ldr	r3, [r7, #20]
 810810e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108110:	4a84      	ldr	r2, [pc, #528]	; (8108324 <UART_SetConfig+0x930>)
 8108112:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108116:	b29b      	uxth	r3, r3
 8108118:	2200      	movs	r2, #0
 810811a:	603b      	str	r3, [r7, #0]
 810811c:	607a      	str	r2, [r7, #4]
 810811e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108122:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8108126:	f7f8 fb97 	bl	8100858 <__aeabi_uldivmod>
 810812a:	4602      	mov	r2, r0
 810812c:	460b      	mov	r3, r1
 810812e:	4610      	mov	r0, r2
 8108130:	4619      	mov	r1, r3
 8108132:	f04f 0200 	mov.w	r2, #0
 8108136:	f04f 0300 	mov.w	r3, #0
 810813a:	020b      	lsls	r3, r1, #8
 810813c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8108140:	0202      	lsls	r2, r0, #8
 8108142:	6979      	ldr	r1, [r7, #20]
 8108144:	6849      	ldr	r1, [r1, #4]
 8108146:	0849      	lsrs	r1, r1, #1
 8108148:	2000      	movs	r0, #0
 810814a:	460c      	mov	r4, r1
 810814c:	4605      	mov	r5, r0
 810814e:	eb12 0804 	adds.w	r8, r2, r4
 8108152:	eb43 0905 	adc.w	r9, r3, r5
 8108156:	697b      	ldr	r3, [r7, #20]
 8108158:	685b      	ldr	r3, [r3, #4]
 810815a:	2200      	movs	r2, #0
 810815c:	469a      	mov	sl, r3
 810815e:	4693      	mov	fp, r2
 8108160:	4652      	mov	r2, sl
 8108162:	465b      	mov	r3, fp
 8108164:	4640      	mov	r0, r8
 8108166:	4649      	mov	r1, r9
 8108168:	f7f8 fb76 	bl	8100858 <__aeabi_uldivmod>
 810816c:	4602      	mov	r2, r0
 810816e:	460b      	mov	r3, r1
 8108170:	4613      	mov	r3, r2
 8108172:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8108174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108176:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810817a:	d308      	bcc.n	810818e <UART_SetConfig+0x79a>
 810817c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810817e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108182:	d204      	bcs.n	810818e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8108184:	697b      	ldr	r3, [r7, #20]
 8108186:	681b      	ldr	r3, [r3, #0]
 8108188:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810818a:	60da      	str	r2, [r3, #12]
 810818c:	e17c      	b.n	8108488 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810818e:	2301      	movs	r3, #1
 8108190:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108194:	e178      	b.n	8108488 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108196:	697b      	ldr	r3, [r7, #20]
 8108198:	69db      	ldr	r3, [r3, #28]
 810819a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810819e:	f040 80c5 	bne.w	810832c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 81081a2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81081a6:	2b20      	cmp	r3, #32
 81081a8:	dc48      	bgt.n	810823c <UART_SetConfig+0x848>
 81081aa:	2b00      	cmp	r3, #0
 81081ac:	db7b      	blt.n	81082a6 <UART_SetConfig+0x8b2>
 81081ae:	2b20      	cmp	r3, #32
 81081b0:	d879      	bhi.n	81082a6 <UART_SetConfig+0x8b2>
 81081b2:	a201      	add	r2, pc, #4	; (adr r2, 81081b8 <UART_SetConfig+0x7c4>)
 81081b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81081b8:	08108243 	.word	0x08108243
 81081bc:	0810824b 	.word	0x0810824b
 81081c0:	081082a7 	.word	0x081082a7
 81081c4:	081082a7 	.word	0x081082a7
 81081c8:	08108253 	.word	0x08108253
 81081cc:	081082a7 	.word	0x081082a7
 81081d0:	081082a7 	.word	0x081082a7
 81081d4:	081082a7 	.word	0x081082a7
 81081d8:	08108263 	.word	0x08108263
 81081dc:	081082a7 	.word	0x081082a7
 81081e0:	081082a7 	.word	0x081082a7
 81081e4:	081082a7 	.word	0x081082a7
 81081e8:	081082a7 	.word	0x081082a7
 81081ec:	081082a7 	.word	0x081082a7
 81081f0:	081082a7 	.word	0x081082a7
 81081f4:	081082a7 	.word	0x081082a7
 81081f8:	08108273 	.word	0x08108273
 81081fc:	081082a7 	.word	0x081082a7
 8108200:	081082a7 	.word	0x081082a7
 8108204:	081082a7 	.word	0x081082a7
 8108208:	081082a7 	.word	0x081082a7
 810820c:	081082a7 	.word	0x081082a7
 8108210:	081082a7 	.word	0x081082a7
 8108214:	081082a7 	.word	0x081082a7
 8108218:	081082a7 	.word	0x081082a7
 810821c:	081082a7 	.word	0x081082a7
 8108220:	081082a7 	.word	0x081082a7
 8108224:	081082a7 	.word	0x081082a7
 8108228:	081082a7 	.word	0x081082a7
 810822c:	081082a7 	.word	0x081082a7
 8108230:	081082a7 	.word	0x081082a7
 8108234:	081082a7 	.word	0x081082a7
 8108238:	08108299 	.word	0x08108299
 810823c:	2b40      	cmp	r3, #64	; 0x40
 810823e:	d02e      	beq.n	810829e <UART_SetConfig+0x8aa>
 8108240:	e031      	b.n	81082a6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108242:	f7fc f8f1 	bl	8104428 <HAL_RCC_GetPCLK1Freq>
 8108246:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108248:	e033      	b.n	81082b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810824a:	f7fc f903 	bl	8104454 <HAL_RCC_GetPCLK2Freq>
 810824e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108250:	e02f      	b.n	81082b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108256:	4618      	mov	r0, r3
 8108258:	f7fd fd40 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810825e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108260:	e027      	b.n	81082b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108262:	f107 0318 	add.w	r3, r7, #24
 8108266:	4618      	mov	r0, r3
 8108268:	f7fd fe8c 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810826c:	69fb      	ldr	r3, [r7, #28]
 810826e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108270:	e01f      	b.n	81082b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108272:	4b2d      	ldr	r3, [pc, #180]	; (8108328 <UART_SetConfig+0x934>)
 8108274:	681b      	ldr	r3, [r3, #0]
 8108276:	f003 0320 	and.w	r3, r3, #32
 810827a:	2b00      	cmp	r3, #0
 810827c:	d009      	beq.n	8108292 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810827e:	4b2a      	ldr	r3, [pc, #168]	; (8108328 <UART_SetConfig+0x934>)
 8108280:	681b      	ldr	r3, [r3, #0]
 8108282:	08db      	lsrs	r3, r3, #3
 8108284:	f003 0303 	and.w	r3, r3, #3
 8108288:	4a24      	ldr	r2, [pc, #144]	; (810831c <UART_SetConfig+0x928>)
 810828a:	fa22 f303 	lsr.w	r3, r2, r3
 810828e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108290:	e00f      	b.n	81082b2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8108292:	4b22      	ldr	r3, [pc, #136]	; (810831c <UART_SetConfig+0x928>)
 8108294:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108296:	e00c      	b.n	81082b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108298:	4b21      	ldr	r3, [pc, #132]	; (8108320 <UART_SetConfig+0x92c>)
 810829a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810829c:	e009      	b.n	81082b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810829e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81082a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81082a4:	e005      	b.n	81082b2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 81082a6:	2300      	movs	r3, #0
 81082a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81082aa:	2301      	movs	r3, #1
 81082ac:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81082b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81082b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81082b4:	2b00      	cmp	r3, #0
 81082b6:	f000 80e7 	beq.w	8108488 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81082ba:	697b      	ldr	r3, [r7, #20]
 81082bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81082be:	4a19      	ldr	r2, [pc, #100]	; (8108324 <UART_SetConfig+0x930>)
 81082c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81082c4:	461a      	mov	r2, r3
 81082c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81082c8:	fbb3 f3f2 	udiv	r3, r3, r2
 81082cc:	005a      	lsls	r2, r3, #1
 81082ce:	697b      	ldr	r3, [r7, #20]
 81082d0:	685b      	ldr	r3, [r3, #4]
 81082d2:	085b      	lsrs	r3, r3, #1
 81082d4:	441a      	add	r2, r3
 81082d6:	697b      	ldr	r3, [r7, #20]
 81082d8:	685b      	ldr	r3, [r3, #4]
 81082da:	fbb2 f3f3 	udiv	r3, r2, r3
 81082de:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81082e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082e2:	2b0f      	cmp	r3, #15
 81082e4:	d916      	bls.n	8108314 <UART_SetConfig+0x920>
 81082e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81082ec:	d212      	bcs.n	8108314 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81082ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082f0:	b29b      	uxth	r3, r3
 81082f2:	f023 030f 	bic.w	r3, r3, #15
 81082f6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81082f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082fa:	085b      	lsrs	r3, r3, #1
 81082fc:	b29b      	uxth	r3, r3
 81082fe:	f003 0307 	and.w	r3, r3, #7
 8108302:	b29a      	uxth	r2, r3
 8108304:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8108306:	4313      	orrs	r3, r2
 8108308:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 810830a:	697b      	ldr	r3, [r7, #20]
 810830c:	681b      	ldr	r3, [r3, #0]
 810830e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8108310:	60da      	str	r2, [r3, #12]
 8108312:	e0b9      	b.n	8108488 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108314:	2301      	movs	r3, #1
 8108316:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810831a:	e0b5      	b.n	8108488 <UART_SetConfig+0xa94>
 810831c:	03d09000 	.word	0x03d09000
 8108320:	003d0900 	.word	0x003d0900
 8108324:	081095c0 	.word	0x081095c0
 8108328:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810832c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108330:	2b20      	cmp	r3, #32
 8108332:	dc49      	bgt.n	81083c8 <UART_SetConfig+0x9d4>
 8108334:	2b00      	cmp	r3, #0
 8108336:	db7c      	blt.n	8108432 <UART_SetConfig+0xa3e>
 8108338:	2b20      	cmp	r3, #32
 810833a:	d87a      	bhi.n	8108432 <UART_SetConfig+0xa3e>
 810833c:	a201      	add	r2, pc, #4	; (adr r2, 8108344 <UART_SetConfig+0x950>)
 810833e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108342:	bf00      	nop
 8108344:	081083cf 	.word	0x081083cf
 8108348:	081083d7 	.word	0x081083d7
 810834c:	08108433 	.word	0x08108433
 8108350:	08108433 	.word	0x08108433
 8108354:	081083df 	.word	0x081083df
 8108358:	08108433 	.word	0x08108433
 810835c:	08108433 	.word	0x08108433
 8108360:	08108433 	.word	0x08108433
 8108364:	081083ef 	.word	0x081083ef
 8108368:	08108433 	.word	0x08108433
 810836c:	08108433 	.word	0x08108433
 8108370:	08108433 	.word	0x08108433
 8108374:	08108433 	.word	0x08108433
 8108378:	08108433 	.word	0x08108433
 810837c:	08108433 	.word	0x08108433
 8108380:	08108433 	.word	0x08108433
 8108384:	081083ff 	.word	0x081083ff
 8108388:	08108433 	.word	0x08108433
 810838c:	08108433 	.word	0x08108433
 8108390:	08108433 	.word	0x08108433
 8108394:	08108433 	.word	0x08108433
 8108398:	08108433 	.word	0x08108433
 810839c:	08108433 	.word	0x08108433
 81083a0:	08108433 	.word	0x08108433
 81083a4:	08108433 	.word	0x08108433
 81083a8:	08108433 	.word	0x08108433
 81083ac:	08108433 	.word	0x08108433
 81083b0:	08108433 	.word	0x08108433
 81083b4:	08108433 	.word	0x08108433
 81083b8:	08108433 	.word	0x08108433
 81083bc:	08108433 	.word	0x08108433
 81083c0:	08108433 	.word	0x08108433
 81083c4:	08108425 	.word	0x08108425
 81083c8:	2b40      	cmp	r3, #64	; 0x40
 81083ca:	d02e      	beq.n	810842a <UART_SetConfig+0xa36>
 81083cc:	e031      	b.n	8108432 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81083ce:	f7fc f82b 	bl	8104428 <HAL_RCC_GetPCLK1Freq>
 81083d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81083d4:	e033      	b.n	810843e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81083d6:	f7fc f83d 	bl	8104454 <HAL_RCC_GetPCLK2Freq>
 81083da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81083dc:	e02f      	b.n	810843e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81083de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81083e2:	4618      	mov	r0, r3
 81083e4:	f7fd fc7a 	bl	8105cdc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81083e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81083ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083ec:	e027      	b.n	810843e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81083ee:	f107 0318 	add.w	r3, r7, #24
 81083f2:	4618      	mov	r0, r3
 81083f4:	f7fd fdc6 	bl	8105f84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81083f8:	69fb      	ldr	r3, [r7, #28]
 81083fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083fc:	e01f      	b.n	810843e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81083fe:	4b2d      	ldr	r3, [pc, #180]	; (81084b4 <UART_SetConfig+0xac0>)
 8108400:	681b      	ldr	r3, [r3, #0]
 8108402:	f003 0320 	and.w	r3, r3, #32
 8108406:	2b00      	cmp	r3, #0
 8108408:	d009      	beq.n	810841e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810840a:	4b2a      	ldr	r3, [pc, #168]	; (81084b4 <UART_SetConfig+0xac0>)
 810840c:	681b      	ldr	r3, [r3, #0]
 810840e:	08db      	lsrs	r3, r3, #3
 8108410:	f003 0303 	and.w	r3, r3, #3
 8108414:	4a28      	ldr	r2, [pc, #160]	; (81084b8 <UART_SetConfig+0xac4>)
 8108416:	fa22 f303 	lsr.w	r3, r2, r3
 810841a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810841c:	e00f      	b.n	810843e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810841e:	4b26      	ldr	r3, [pc, #152]	; (81084b8 <UART_SetConfig+0xac4>)
 8108420:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108422:	e00c      	b.n	810843e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108424:	4b25      	ldr	r3, [pc, #148]	; (81084bc <UART_SetConfig+0xac8>)
 8108426:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108428:	e009      	b.n	810843e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810842a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810842e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108430:	e005      	b.n	810843e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8108432:	2300      	movs	r3, #0
 8108434:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108436:	2301      	movs	r3, #1
 8108438:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810843c:	bf00      	nop
    }

    if (pclk != 0U)
 810843e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108440:	2b00      	cmp	r3, #0
 8108442:	d021      	beq.n	8108488 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108444:	697b      	ldr	r3, [r7, #20]
 8108446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108448:	4a1d      	ldr	r2, [pc, #116]	; (81084c0 <UART_SetConfig+0xacc>)
 810844a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810844e:	461a      	mov	r2, r3
 8108450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108452:	fbb3 f2f2 	udiv	r2, r3, r2
 8108456:	697b      	ldr	r3, [r7, #20]
 8108458:	685b      	ldr	r3, [r3, #4]
 810845a:	085b      	lsrs	r3, r3, #1
 810845c:	441a      	add	r2, r3
 810845e:	697b      	ldr	r3, [r7, #20]
 8108460:	685b      	ldr	r3, [r3, #4]
 8108462:	fbb2 f3f3 	udiv	r3, r2, r3
 8108466:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810846a:	2b0f      	cmp	r3, #15
 810846c:	d909      	bls.n	8108482 <UART_SetConfig+0xa8e>
 810846e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108474:	d205      	bcs.n	8108482 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108478:	b29a      	uxth	r2, r3
 810847a:	697b      	ldr	r3, [r7, #20]
 810847c:	681b      	ldr	r3, [r3, #0]
 810847e:	60da      	str	r2, [r3, #12]
 8108480:	e002      	b.n	8108488 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108482:	2301      	movs	r3, #1
 8108484:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108488:	697b      	ldr	r3, [r7, #20]
 810848a:	2201      	movs	r2, #1
 810848c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108490:	697b      	ldr	r3, [r7, #20]
 8108492:	2201      	movs	r2, #1
 8108494:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108498:	697b      	ldr	r3, [r7, #20]
 810849a:	2200      	movs	r2, #0
 810849c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810849e:	697b      	ldr	r3, [r7, #20]
 81084a0:	2200      	movs	r2, #0
 81084a2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 81084a4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 81084a8:	4618      	mov	r0, r3
 81084aa:	3748      	adds	r7, #72	; 0x48
 81084ac:	46bd      	mov	sp, r7
 81084ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81084b2:	bf00      	nop
 81084b4:	58024400 	.word	0x58024400
 81084b8:	03d09000 	.word	0x03d09000
 81084bc:	003d0900 	.word	0x003d0900
 81084c0:	081095c0 	.word	0x081095c0

081084c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 81084c4:	b480      	push	{r7}
 81084c6:	b083      	sub	sp, #12
 81084c8:	af00      	add	r7, sp, #0
 81084ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 81084cc:	687b      	ldr	r3, [r7, #4]
 81084ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084d0:	f003 0301 	and.w	r3, r3, #1
 81084d4:	2b00      	cmp	r3, #0
 81084d6:	d00a      	beq.n	81084ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 81084d8:	687b      	ldr	r3, [r7, #4]
 81084da:	681b      	ldr	r3, [r3, #0]
 81084dc:	685b      	ldr	r3, [r3, #4]
 81084de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 81084e2:	687b      	ldr	r3, [r7, #4]
 81084e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81084e6:	687b      	ldr	r3, [r7, #4]
 81084e8:	681b      	ldr	r3, [r3, #0]
 81084ea:	430a      	orrs	r2, r1
 81084ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81084ee:	687b      	ldr	r3, [r7, #4]
 81084f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084f2:	f003 0302 	and.w	r3, r3, #2
 81084f6:	2b00      	cmp	r3, #0
 81084f8:	d00a      	beq.n	8108510 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81084fa:	687b      	ldr	r3, [r7, #4]
 81084fc:	681b      	ldr	r3, [r3, #0]
 81084fe:	685b      	ldr	r3, [r3, #4]
 8108500:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8108504:	687b      	ldr	r3, [r7, #4]
 8108506:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8108508:	687b      	ldr	r3, [r7, #4]
 810850a:	681b      	ldr	r3, [r3, #0]
 810850c:	430a      	orrs	r2, r1
 810850e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108510:	687b      	ldr	r3, [r7, #4]
 8108512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108514:	f003 0304 	and.w	r3, r3, #4
 8108518:	2b00      	cmp	r3, #0
 810851a:	d00a      	beq.n	8108532 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810851c:	687b      	ldr	r3, [r7, #4]
 810851e:	681b      	ldr	r3, [r3, #0]
 8108520:	685b      	ldr	r3, [r3, #4]
 8108522:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8108526:	687b      	ldr	r3, [r7, #4]
 8108528:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810852a:	687b      	ldr	r3, [r7, #4]
 810852c:	681b      	ldr	r3, [r3, #0]
 810852e:	430a      	orrs	r2, r1
 8108530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108532:	687b      	ldr	r3, [r7, #4]
 8108534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108536:	f003 0308 	and.w	r3, r3, #8
 810853a:	2b00      	cmp	r3, #0
 810853c:	d00a      	beq.n	8108554 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810853e:	687b      	ldr	r3, [r7, #4]
 8108540:	681b      	ldr	r3, [r3, #0]
 8108542:	685b      	ldr	r3, [r3, #4]
 8108544:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108548:	687b      	ldr	r3, [r7, #4]
 810854a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810854c:	687b      	ldr	r3, [r7, #4]
 810854e:	681b      	ldr	r3, [r3, #0]
 8108550:	430a      	orrs	r2, r1
 8108552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108554:	687b      	ldr	r3, [r7, #4]
 8108556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108558:	f003 0310 	and.w	r3, r3, #16
 810855c:	2b00      	cmp	r3, #0
 810855e:	d00a      	beq.n	8108576 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108560:	687b      	ldr	r3, [r7, #4]
 8108562:	681b      	ldr	r3, [r3, #0]
 8108564:	689b      	ldr	r3, [r3, #8]
 8108566:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810856a:	687b      	ldr	r3, [r7, #4]
 810856c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810856e:	687b      	ldr	r3, [r7, #4]
 8108570:	681b      	ldr	r3, [r3, #0]
 8108572:	430a      	orrs	r2, r1
 8108574:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108576:	687b      	ldr	r3, [r7, #4]
 8108578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810857a:	f003 0320 	and.w	r3, r3, #32
 810857e:	2b00      	cmp	r3, #0
 8108580:	d00a      	beq.n	8108598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108582:	687b      	ldr	r3, [r7, #4]
 8108584:	681b      	ldr	r3, [r3, #0]
 8108586:	689b      	ldr	r3, [r3, #8]
 8108588:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810858c:	687b      	ldr	r3, [r7, #4]
 810858e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108590:	687b      	ldr	r3, [r7, #4]
 8108592:	681b      	ldr	r3, [r3, #0]
 8108594:	430a      	orrs	r2, r1
 8108596:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108598:	687b      	ldr	r3, [r7, #4]
 810859a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810859c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81085a0:	2b00      	cmp	r3, #0
 81085a2:	d01a      	beq.n	81085da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81085a4:	687b      	ldr	r3, [r7, #4]
 81085a6:	681b      	ldr	r3, [r3, #0]
 81085a8:	685b      	ldr	r3, [r3, #4]
 81085aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 81085ae:	687b      	ldr	r3, [r7, #4]
 81085b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81085b2:	687b      	ldr	r3, [r7, #4]
 81085b4:	681b      	ldr	r3, [r3, #0]
 81085b6:	430a      	orrs	r2, r1
 81085b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81085ba:	687b      	ldr	r3, [r7, #4]
 81085bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81085be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81085c2:	d10a      	bne.n	81085da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 81085c4:	687b      	ldr	r3, [r7, #4]
 81085c6:	681b      	ldr	r3, [r3, #0]
 81085c8:	685b      	ldr	r3, [r3, #4]
 81085ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 81085ce:	687b      	ldr	r3, [r7, #4]
 81085d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 81085d2:	687b      	ldr	r3, [r7, #4]
 81085d4:	681b      	ldr	r3, [r3, #0]
 81085d6:	430a      	orrs	r2, r1
 81085d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81085da:	687b      	ldr	r3, [r7, #4]
 81085dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81085de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81085e2:	2b00      	cmp	r3, #0
 81085e4:	d00a      	beq.n	81085fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81085e6:	687b      	ldr	r3, [r7, #4]
 81085e8:	681b      	ldr	r3, [r3, #0]
 81085ea:	685b      	ldr	r3, [r3, #4]
 81085ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81085f0:	687b      	ldr	r3, [r7, #4]
 81085f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81085f4:	687b      	ldr	r3, [r7, #4]
 81085f6:	681b      	ldr	r3, [r3, #0]
 81085f8:	430a      	orrs	r2, r1
 81085fa:	605a      	str	r2, [r3, #4]
  }
}
 81085fc:	bf00      	nop
 81085fe:	370c      	adds	r7, #12
 8108600:	46bd      	mov	sp, r7
 8108602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108606:	4770      	bx	lr

08108608 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108608:	b580      	push	{r7, lr}
 810860a:	b086      	sub	sp, #24
 810860c:	af02      	add	r7, sp, #8
 810860e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108610:	687b      	ldr	r3, [r7, #4]
 8108612:	2200      	movs	r2, #0
 8108614:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108618:	f7fa f8ca 	bl	81027b0 <HAL_GetTick>
 810861c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810861e:	687b      	ldr	r3, [r7, #4]
 8108620:	681b      	ldr	r3, [r3, #0]
 8108622:	681b      	ldr	r3, [r3, #0]
 8108624:	f003 0308 	and.w	r3, r3, #8
 8108628:	2b08      	cmp	r3, #8
 810862a:	d10e      	bne.n	810864a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810862c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108630:	9300      	str	r3, [sp, #0]
 8108632:	68fb      	ldr	r3, [r7, #12]
 8108634:	2200      	movs	r2, #0
 8108636:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810863a:	6878      	ldr	r0, [r7, #4]
 810863c:	f000 f82f 	bl	810869e <UART_WaitOnFlagUntilTimeout>
 8108640:	4603      	mov	r3, r0
 8108642:	2b00      	cmp	r3, #0
 8108644:	d001      	beq.n	810864a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108646:	2303      	movs	r3, #3
 8108648:	e025      	b.n	8108696 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810864a:	687b      	ldr	r3, [r7, #4]
 810864c:	681b      	ldr	r3, [r3, #0]
 810864e:	681b      	ldr	r3, [r3, #0]
 8108650:	f003 0304 	and.w	r3, r3, #4
 8108654:	2b04      	cmp	r3, #4
 8108656:	d10e      	bne.n	8108676 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108658:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810865c:	9300      	str	r3, [sp, #0]
 810865e:	68fb      	ldr	r3, [r7, #12]
 8108660:	2200      	movs	r2, #0
 8108662:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108666:	6878      	ldr	r0, [r7, #4]
 8108668:	f000 f819 	bl	810869e <UART_WaitOnFlagUntilTimeout>
 810866c:	4603      	mov	r3, r0
 810866e:	2b00      	cmp	r3, #0
 8108670:	d001      	beq.n	8108676 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108672:	2303      	movs	r3, #3
 8108674:	e00f      	b.n	8108696 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8108676:	687b      	ldr	r3, [r7, #4]
 8108678:	2220      	movs	r2, #32
 810867a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 810867e:	687b      	ldr	r3, [r7, #4]
 8108680:	2220      	movs	r2, #32
 8108682:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108686:	687b      	ldr	r3, [r7, #4]
 8108688:	2200      	movs	r2, #0
 810868a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 810868c:	687b      	ldr	r3, [r7, #4]
 810868e:	2200      	movs	r2, #0
 8108690:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108694:	2300      	movs	r3, #0
}
 8108696:	4618      	mov	r0, r3
 8108698:	3710      	adds	r7, #16
 810869a:	46bd      	mov	sp, r7
 810869c:	bd80      	pop	{r7, pc}

0810869e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810869e:	b580      	push	{r7, lr}
 81086a0:	b09c      	sub	sp, #112	; 0x70
 81086a2:	af00      	add	r7, sp, #0
 81086a4:	60f8      	str	r0, [r7, #12]
 81086a6:	60b9      	str	r1, [r7, #8]
 81086a8:	603b      	str	r3, [r7, #0]
 81086aa:	4613      	mov	r3, r2
 81086ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81086ae:	e0a9      	b.n	8108804 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81086b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81086b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81086b6:	f000 80a5 	beq.w	8108804 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81086ba:	f7fa f879 	bl	81027b0 <HAL_GetTick>
 81086be:	4602      	mov	r2, r0
 81086c0:	683b      	ldr	r3, [r7, #0]
 81086c2:	1ad3      	subs	r3, r2, r3
 81086c4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 81086c6:	429a      	cmp	r2, r3
 81086c8:	d302      	bcc.n	81086d0 <UART_WaitOnFlagUntilTimeout+0x32>
 81086ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81086cc:	2b00      	cmp	r3, #0
 81086ce:	d140      	bne.n	8108752 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 81086d0:	68fb      	ldr	r3, [r7, #12]
 81086d2:	681b      	ldr	r3, [r3, #0]
 81086d4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81086d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81086d8:	e853 3f00 	ldrex	r3, [r3]
 81086dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 81086de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81086e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81086e4:	667b      	str	r3, [r7, #100]	; 0x64
 81086e6:	68fb      	ldr	r3, [r7, #12]
 81086e8:	681b      	ldr	r3, [r3, #0]
 81086ea:	461a      	mov	r2, r3
 81086ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 81086ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 81086f0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81086f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 81086f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 81086f6:	e841 2300 	strex	r3, r2, [r1]
 81086fa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81086fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81086fe:	2b00      	cmp	r3, #0
 8108700:	d1e6      	bne.n	81086d0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108702:	68fb      	ldr	r3, [r7, #12]
 8108704:	681b      	ldr	r3, [r3, #0]
 8108706:	3308      	adds	r3, #8
 8108708:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810870a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810870c:	e853 3f00 	ldrex	r3, [r3]
 8108710:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8108712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108714:	f023 0301 	bic.w	r3, r3, #1
 8108718:	663b      	str	r3, [r7, #96]	; 0x60
 810871a:	68fb      	ldr	r3, [r7, #12]
 810871c:	681b      	ldr	r3, [r3, #0]
 810871e:	3308      	adds	r3, #8
 8108720:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8108722:	64ba      	str	r2, [r7, #72]	; 0x48
 8108724:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108726:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8108728:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810872a:	e841 2300 	strex	r3, r2, [r1]
 810872e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8108730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8108732:	2b00      	cmp	r3, #0
 8108734:	d1e5      	bne.n	8108702 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8108736:	68fb      	ldr	r3, [r7, #12]
 8108738:	2220      	movs	r2, #32
 810873a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 810873e:	68fb      	ldr	r3, [r7, #12]
 8108740:	2220      	movs	r2, #32
 8108742:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8108746:	68fb      	ldr	r3, [r7, #12]
 8108748:	2200      	movs	r2, #0
 810874a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 810874e:	2303      	movs	r3, #3
 8108750:	e069      	b.n	8108826 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108752:	68fb      	ldr	r3, [r7, #12]
 8108754:	681b      	ldr	r3, [r3, #0]
 8108756:	681b      	ldr	r3, [r3, #0]
 8108758:	f003 0304 	and.w	r3, r3, #4
 810875c:	2b00      	cmp	r3, #0
 810875e:	d051      	beq.n	8108804 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108760:	68fb      	ldr	r3, [r7, #12]
 8108762:	681b      	ldr	r3, [r3, #0]
 8108764:	69db      	ldr	r3, [r3, #28]
 8108766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810876a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810876e:	d149      	bne.n	8108804 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8108770:	68fb      	ldr	r3, [r7, #12]
 8108772:	681b      	ldr	r3, [r3, #0]
 8108774:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8108778:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810877a:	68fb      	ldr	r3, [r7, #12]
 810877c:	681b      	ldr	r3, [r3, #0]
 810877e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108782:	e853 3f00 	ldrex	r3, [r3]
 8108786:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810878a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810878e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8108790:	68fb      	ldr	r3, [r7, #12]
 8108792:	681b      	ldr	r3, [r3, #0]
 8108794:	461a      	mov	r2, r3
 8108796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8108798:	637b      	str	r3, [r7, #52]	; 0x34
 810879a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810879c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 810879e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81087a0:	e841 2300 	strex	r3, r2, [r1]
 81087a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 81087a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81087a8:	2b00      	cmp	r3, #0
 81087aa:	d1e6      	bne.n	810877a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81087ac:	68fb      	ldr	r3, [r7, #12]
 81087ae:	681b      	ldr	r3, [r3, #0]
 81087b0:	3308      	adds	r3, #8
 81087b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81087b4:	697b      	ldr	r3, [r7, #20]
 81087b6:	e853 3f00 	ldrex	r3, [r3]
 81087ba:	613b      	str	r3, [r7, #16]
   return(result);
 81087bc:	693b      	ldr	r3, [r7, #16]
 81087be:	f023 0301 	bic.w	r3, r3, #1
 81087c2:	66bb      	str	r3, [r7, #104]	; 0x68
 81087c4:	68fb      	ldr	r3, [r7, #12]
 81087c6:	681b      	ldr	r3, [r3, #0]
 81087c8:	3308      	adds	r3, #8
 81087ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 81087cc:	623a      	str	r2, [r7, #32]
 81087ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81087d0:	69f9      	ldr	r1, [r7, #28]
 81087d2:	6a3a      	ldr	r2, [r7, #32]
 81087d4:	e841 2300 	strex	r3, r2, [r1]
 81087d8:	61bb      	str	r3, [r7, #24]
   return(result);
 81087da:	69bb      	ldr	r3, [r7, #24]
 81087dc:	2b00      	cmp	r3, #0
 81087de:	d1e5      	bne.n	81087ac <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 81087e0:	68fb      	ldr	r3, [r7, #12]
 81087e2:	2220      	movs	r2, #32
 81087e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 81087e8:	68fb      	ldr	r3, [r7, #12]
 81087ea:	2220      	movs	r2, #32
 81087ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81087f0:	68fb      	ldr	r3, [r7, #12]
 81087f2:	2220      	movs	r2, #32
 81087f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81087f8:	68fb      	ldr	r3, [r7, #12]
 81087fa:	2200      	movs	r2, #0
 81087fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8108800:	2303      	movs	r3, #3
 8108802:	e010      	b.n	8108826 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108804:	68fb      	ldr	r3, [r7, #12]
 8108806:	681b      	ldr	r3, [r3, #0]
 8108808:	69da      	ldr	r2, [r3, #28]
 810880a:	68bb      	ldr	r3, [r7, #8]
 810880c:	4013      	ands	r3, r2
 810880e:	68ba      	ldr	r2, [r7, #8]
 8108810:	429a      	cmp	r2, r3
 8108812:	bf0c      	ite	eq
 8108814:	2301      	moveq	r3, #1
 8108816:	2300      	movne	r3, #0
 8108818:	b2db      	uxtb	r3, r3
 810881a:	461a      	mov	r2, r3
 810881c:	79fb      	ldrb	r3, [r7, #7]
 810881e:	429a      	cmp	r2, r3
 8108820:	f43f af46 	beq.w	81086b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108824:	2300      	movs	r3, #0
}
 8108826:	4618      	mov	r0, r3
 8108828:	3770      	adds	r7, #112	; 0x70
 810882a:	46bd      	mov	sp, r7
 810882c:	bd80      	pop	{r7, pc}

0810882e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810882e:	b480      	push	{r7}
 8108830:	b085      	sub	sp, #20
 8108832:	af00      	add	r7, sp, #0
 8108834:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108836:	687b      	ldr	r3, [r7, #4]
 8108838:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810883c:	2b01      	cmp	r3, #1
 810883e:	d101      	bne.n	8108844 <HAL_UARTEx_DisableFifoMode+0x16>
 8108840:	2302      	movs	r3, #2
 8108842:	e027      	b.n	8108894 <HAL_UARTEx_DisableFifoMode+0x66>
 8108844:	687b      	ldr	r3, [r7, #4]
 8108846:	2201      	movs	r2, #1
 8108848:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810884c:	687b      	ldr	r3, [r7, #4]
 810884e:	2224      	movs	r2, #36	; 0x24
 8108850:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108854:	687b      	ldr	r3, [r7, #4]
 8108856:	681b      	ldr	r3, [r3, #0]
 8108858:	681b      	ldr	r3, [r3, #0]
 810885a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810885c:	687b      	ldr	r3, [r7, #4]
 810885e:	681b      	ldr	r3, [r3, #0]
 8108860:	681a      	ldr	r2, [r3, #0]
 8108862:	687b      	ldr	r3, [r7, #4]
 8108864:	681b      	ldr	r3, [r3, #0]
 8108866:	f022 0201 	bic.w	r2, r2, #1
 810886a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810886c:	68fb      	ldr	r3, [r7, #12]
 810886e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108872:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108874:	687b      	ldr	r3, [r7, #4]
 8108876:	2200      	movs	r2, #0
 8108878:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810887a:	687b      	ldr	r3, [r7, #4]
 810887c:	681b      	ldr	r3, [r3, #0]
 810887e:	68fa      	ldr	r2, [r7, #12]
 8108880:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108882:	687b      	ldr	r3, [r7, #4]
 8108884:	2220      	movs	r2, #32
 8108886:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810888a:	687b      	ldr	r3, [r7, #4]
 810888c:	2200      	movs	r2, #0
 810888e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108892:	2300      	movs	r3, #0
}
 8108894:	4618      	mov	r0, r3
 8108896:	3714      	adds	r7, #20
 8108898:	46bd      	mov	sp, r7
 810889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810889e:	4770      	bx	lr

081088a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81088a0:	b580      	push	{r7, lr}
 81088a2:	b084      	sub	sp, #16
 81088a4:	af00      	add	r7, sp, #0
 81088a6:	6078      	str	r0, [r7, #4]
 81088a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81088aa:	687b      	ldr	r3, [r7, #4]
 81088ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81088b0:	2b01      	cmp	r3, #1
 81088b2:	d101      	bne.n	81088b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81088b4:	2302      	movs	r3, #2
 81088b6:	e02d      	b.n	8108914 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81088b8:	687b      	ldr	r3, [r7, #4]
 81088ba:	2201      	movs	r2, #1
 81088bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81088c0:	687b      	ldr	r3, [r7, #4]
 81088c2:	2224      	movs	r2, #36	; 0x24
 81088c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81088c8:	687b      	ldr	r3, [r7, #4]
 81088ca:	681b      	ldr	r3, [r3, #0]
 81088cc:	681b      	ldr	r3, [r3, #0]
 81088ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81088d0:	687b      	ldr	r3, [r7, #4]
 81088d2:	681b      	ldr	r3, [r3, #0]
 81088d4:	681a      	ldr	r2, [r3, #0]
 81088d6:	687b      	ldr	r3, [r7, #4]
 81088d8:	681b      	ldr	r3, [r3, #0]
 81088da:	f022 0201 	bic.w	r2, r2, #1
 81088de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 81088e0:	687b      	ldr	r3, [r7, #4]
 81088e2:	681b      	ldr	r3, [r3, #0]
 81088e4:	689b      	ldr	r3, [r3, #8]
 81088e6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 81088ea:	687b      	ldr	r3, [r7, #4]
 81088ec:	681b      	ldr	r3, [r3, #0]
 81088ee:	683a      	ldr	r2, [r7, #0]
 81088f0:	430a      	orrs	r2, r1
 81088f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81088f4:	6878      	ldr	r0, [r7, #4]
 81088f6:	f000 f84f 	bl	8108998 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81088fa:	687b      	ldr	r3, [r7, #4]
 81088fc:	681b      	ldr	r3, [r3, #0]
 81088fe:	68fa      	ldr	r2, [r7, #12]
 8108900:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108902:	687b      	ldr	r3, [r7, #4]
 8108904:	2220      	movs	r2, #32
 8108906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810890a:	687b      	ldr	r3, [r7, #4]
 810890c:	2200      	movs	r2, #0
 810890e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108912:	2300      	movs	r3, #0
}
 8108914:	4618      	mov	r0, r3
 8108916:	3710      	adds	r7, #16
 8108918:	46bd      	mov	sp, r7
 810891a:	bd80      	pop	{r7, pc}

0810891c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810891c:	b580      	push	{r7, lr}
 810891e:	b084      	sub	sp, #16
 8108920:	af00      	add	r7, sp, #0
 8108922:	6078      	str	r0, [r7, #4]
 8108924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108926:	687b      	ldr	r3, [r7, #4]
 8108928:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810892c:	2b01      	cmp	r3, #1
 810892e:	d101      	bne.n	8108934 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8108930:	2302      	movs	r3, #2
 8108932:	e02d      	b.n	8108990 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8108934:	687b      	ldr	r3, [r7, #4]
 8108936:	2201      	movs	r2, #1
 8108938:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810893c:	687b      	ldr	r3, [r7, #4]
 810893e:	2224      	movs	r2, #36	; 0x24
 8108940:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108944:	687b      	ldr	r3, [r7, #4]
 8108946:	681b      	ldr	r3, [r3, #0]
 8108948:	681b      	ldr	r3, [r3, #0]
 810894a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810894c:	687b      	ldr	r3, [r7, #4]
 810894e:	681b      	ldr	r3, [r3, #0]
 8108950:	681a      	ldr	r2, [r3, #0]
 8108952:	687b      	ldr	r3, [r7, #4]
 8108954:	681b      	ldr	r3, [r3, #0]
 8108956:	f022 0201 	bic.w	r2, r2, #1
 810895a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810895c:	687b      	ldr	r3, [r7, #4]
 810895e:	681b      	ldr	r3, [r3, #0]
 8108960:	689b      	ldr	r3, [r3, #8]
 8108962:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8108966:	687b      	ldr	r3, [r7, #4]
 8108968:	681b      	ldr	r3, [r3, #0]
 810896a:	683a      	ldr	r2, [r7, #0]
 810896c:	430a      	orrs	r2, r1
 810896e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108970:	6878      	ldr	r0, [r7, #4]
 8108972:	f000 f811 	bl	8108998 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108976:	687b      	ldr	r3, [r7, #4]
 8108978:	681b      	ldr	r3, [r3, #0]
 810897a:	68fa      	ldr	r2, [r7, #12]
 810897c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810897e:	687b      	ldr	r3, [r7, #4]
 8108980:	2220      	movs	r2, #32
 8108982:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108986:	687b      	ldr	r3, [r7, #4]
 8108988:	2200      	movs	r2, #0
 810898a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810898e:	2300      	movs	r3, #0
}
 8108990:	4618      	mov	r0, r3
 8108992:	3710      	adds	r7, #16
 8108994:	46bd      	mov	sp, r7
 8108996:	bd80      	pop	{r7, pc}

08108998 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8108998:	b480      	push	{r7}
 810899a:	b085      	sub	sp, #20
 810899c:	af00      	add	r7, sp, #0
 810899e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81089a0:	687b      	ldr	r3, [r7, #4]
 81089a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81089a4:	2b00      	cmp	r3, #0
 81089a6:	d108      	bne.n	81089ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81089a8:	687b      	ldr	r3, [r7, #4]
 81089aa:	2201      	movs	r2, #1
 81089ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81089b0:	687b      	ldr	r3, [r7, #4]
 81089b2:	2201      	movs	r2, #1
 81089b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81089b8:	e031      	b.n	8108a1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81089ba:	2310      	movs	r3, #16
 81089bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81089be:	2310      	movs	r3, #16
 81089c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81089c2:	687b      	ldr	r3, [r7, #4]
 81089c4:	681b      	ldr	r3, [r3, #0]
 81089c6:	689b      	ldr	r3, [r3, #8]
 81089c8:	0e5b      	lsrs	r3, r3, #25
 81089ca:	b2db      	uxtb	r3, r3
 81089cc:	f003 0307 	and.w	r3, r3, #7
 81089d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 81089d2:	687b      	ldr	r3, [r7, #4]
 81089d4:	681b      	ldr	r3, [r3, #0]
 81089d6:	689b      	ldr	r3, [r3, #8]
 81089d8:	0f5b      	lsrs	r3, r3, #29
 81089da:	b2db      	uxtb	r3, r3
 81089dc:	f003 0307 	and.w	r3, r3, #7
 81089e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81089e2:	7bbb      	ldrb	r3, [r7, #14]
 81089e4:	7b3a      	ldrb	r2, [r7, #12]
 81089e6:	4911      	ldr	r1, [pc, #68]	; (8108a2c <UARTEx_SetNbDataToProcess+0x94>)
 81089e8:	5c8a      	ldrb	r2, [r1, r2]
 81089ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 81089ee:	7b3a      	ldrb	r2, [r7, #12]
 81089f0:	490f      	ldr	r1, [pc, #60]	; (8108a30 <UARTEx_SetNbDataToProcess+0x98>)
 81089f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81089f4:	fb93 f3f2 	sdiv	r3, r3, r2
 81089f8:	b29a      	uxth	r2, r3
 81089fa:	687b      	ldr	r3, [r7, #4]
 81089fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108a00:	7bfb      	ldrb	r3, [r7, #15]
 8108a02:	7b7a      	ldrb	r2, [r7, #13]
 8108a04:	4909      	ldr	r1, [pc, #36]	; (8108a2c <UARTEx_SetNbDataToProcess+0x94>)
 8108a06:	5c8a      	ldrb	r2, [r1, r2]
 8108a08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8108a0c:	7b7a      	ldrb	r2, [r7, #13]
 8108a0e:	4908      	ldr	r1, [pc, #32]	; (8108a30 <UARTEx_SetNbDataToProcess+0x98>)
 8108a10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108a12:	fb93 f3f2 	sdiv	r3, r3, r2
 8108a16:	b29a      	uxth	r2, r3
 8108a18:	687b      	ldr	r3, [r7, #4]
 8108a1a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8108a1e:	bf00      	nop
 8108a20:	3714      	adds	r7, #20
 8108a22:	46bd      	mov	sp, r7
 8108a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108a28:	4770      	bx	lr
 8108a2a:	bf00      	nop
 8108a2c:	081095d8 	.word	0x081095d8
 8108a30:	081095e0 	.word	0x081095e0

08108a34 <__libc_init_array>:
 8108a34:	b570      	push	{r4, r5, r6, lr}
 8108a36:	4d0d      	ldr	r5, [pc, #52]	; (8108a6c <__libc_init_array+0x38>)
 8108a38:	4c0d      	ldr	r4, [pc, #52]	; (8108a70 <__libc_init_array+0x3c>)
 8108a3a:	1b64      	subs	r4, r4, r5
 8108a3c:	10a4      	asrs	r4, r4, #2
 8108a3e:	2600      	movs	r6, #0
 8108a40:	42a6      	cmp	r6, r4
 8108a42:	d109      	bne.n	8108a58 <__libc_init_array+0x24>
 8108a44:	4d0b      	ldr	r5, [pc, #44]	; (8108a74 <__libc_init_array+0x40>)
 8108a46:	4c0c      	ldr	r4, [pc, #48]	; (8108a78 <__libc_init_array+0x44>)
 8108a48:	f000 fc9c 	bl	8109384 <_init>
 8108a4c:	1b64      	subs	r4, r4, r5
 8108a4e:	10a4      	asrs	r4, r4, #2
 8108a50:	2600      	movs	r6, #0
 8108a52:	42a6      	cmp	r6, r4
 8108a54:	d105      	bne.n	8108a62 <__libc_init_array+0x2e>
 8108a56:	bd70      	pop	{r4, r5, r6, pc}
 8108a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8108a5c:	4798      	blx	r3
 8108a5e:	3601      	adds	r6, #1
 8108a60:	e7ee      	b.n	8108a40 <__libc_init_array+0xc>
 8108a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8108a66:	4798      	blx	r3
 8108a68:	3601      	adds	r6, #1
 8108a6a:	e7f2      	b.n	8108a52 <__libc_init_array+0x1e>
 8108a6c:	08109624 	.word	0x08109624
 8108a70:	08109624 	.word	0x08109624
 8108a74:	08109624 	.word	0x08109624
 8108a78:	08109628 	.word	0x08109628

08108a7c <memset>:
 8108a7c:	4402      	add	r2, r0
 8108a7e:	4603      	mov	r3, r0
 8108a80:	4293      	cmp	r3, r2
 8108a82:	d100      	bne.n	8108a86 <memset+0xa>
 8108a84:	4770      	bx	lr
 8108a86:	f803 1b01 	strb.w	r1, [r3], #1
 8108a8a:	e7f9      	b.n	8108a80 <memset+0x4>

08108a8c <siprintf>:
 8108a8c:	b40e      	push	{r1, r2, r3}
 8108a8e:	b500      	push	{lr}
 8108a90:	b09c      	sub	sp, #112	; 0x70
 8108a92:	ab1d      	add	r3, sp, #116	; 0x74
 8108a94:	9002      	str	r0, [sp, #8]
 8108a96:	9006      	str	r0, [sp, #24]
 8108a98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8108a9c:	4809      	ldr	r0, [pc, #36]	; (8108ac4 <siprintf+0x38>)
 8108a9e:	9107      	str	r1, [sp, #28]
 8108aa0:	9104      	str	r1, [sp, #16]
 8108aa2:	4909      	ldr	r1, [pc, #36]	; (8108ac8 <siprintf+0x3c>)
 8108aa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8108aa8:	9105      	str	r1, [sp, #20]
 8108aaa:	6800      	ldr	r0, [r0, #0]
 8108aac:	9301      	str	r3, [sp, #4]
 8108aae:	a902      	add	r1, sp, #8
 8108ab0:	f000 f868 	bl	8108b84 <_svfiprintf_r>
 8108ab4:	9b02      	ldr	r3, [sp, #8]
 8108ab6:	2200      	movs	r2, #0
 8108ab8:	701a      	strb	r2, [r3, #0]
 8108aba:	b01c      	add	sp, #112	; 0x70
 8108abc:	f85d eb04 	ldr.w	lr, [sp], #4
 8108ac0:	b003      	add	sp, #12
 8108ac2:	4770      	bx	lr
 8108ac4:	10000014 	.word	0x10000014
 8108ac8:	ffff0208 	.word	0xffff0208

08108acc <__ssputs_r>:
 8108acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108ad0:	688e      	ldr	r6, [r1, #8]
 8108ad2:	429e      	cmp	r6, r3
 8108ad4:	4682      	mov	sl, r0
 8108ad6:	460c      	mov	r4, r1
 8108ad8:	4690      	mov	r8, r2
 8108ada:	461f      	mov	r7, r3
 8108adc:	d838      	bhi.n	8108b50 <__ssputs_r+0x84>
 8108ade:	898a      	ldrh	r2, [r1, #12]
 8108ae0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8108ae4:	d032      	beq.n	8108b4c <__ssputs_r+0x80>
 8108ae6:	6825      	ldr	r5, [r4, #0]
 8108ae8:	6909      	ldr	r1, [r1, #16]
 8108aea:	eba5 0901 	sub.w	r9, r5, r1
 8108aee:	6965      	ldr	r5, [r4, #20]
 8108af0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8108af4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8108af8:	3301      	adds	r3, #1
 8108afa:	444b      	add	r3, r9
 8108afc:	106d      	asrs	r5, r5, #1
 8108afe:	429d      	cmp	r5, r3
 8108b00:	bf38      	it	cc
 8108b02:	461d      	movcc	r5, r3
 8108b04:	0553      	lsls	r3, r2, #21
 8108b06:	d531      	bpl.n	8108b6c <__ssputs_r+0xa0>
 8108b08:	4629      	mov	r1, r5
 8108b0a:	f000 fb63 	bl	81091d4 <_malloc_r>
 8108b0e:	4606      	mov	r6, r0
 8108b10:	b950      	cbnz	r0, 8108b28 <__ssputs_r+0x5c>
 8108b12:	230c      	movs	r3, #12
 8108b14:	f8ca 3000 	str.w	r3, [sl]
 8108b18:	89a3      	ldrh	r3, [r4, #12]
 8108b1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8108b1e:	81a3      	strh	r3, [r4, #12]
 8108b20:	f04f 30ff 	mov.w	r0, #4294967295
 8108b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108b28:	6921      	ldr	r1, [r4, #16]
 8108b2a:	464a      	mov	r2, r9
 8108b2c:	f000 fabe 	bl	81090ac <memcpy>
 8108b30:	89a3      	ldrh	r3, [r4, #12]
 8108b32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8108b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8108b3a:	81a3      	strh	r3, [r4, #12]
 8108b3c:	6126      	str	r6, [r4, #16]
 8108b3e:	6165      	str	r5, [r4, #20]
 8108b40:	444e      	add	r6, r9
 8108b42:	eba5 0509 	sub.w	r5, r5, r9
 8108b46:	6026      	str	r6, [r4, #0]
 8108b48:	60a5      	str	r5, [r4, #8]
 8108b4a:	463e      	mov	r6, r7
 8108b4c:	42be      	cmp	r6, r7
 8108b4e:	d900      	bls.n	8108b52 <__ssputs_r+0x86>
 8108b50:	463e      	mov	r6, r7
 8108b52:	6820      	ldr	r0, [r4, #0]
 8108b54:	4632      	mov	r2, r6
 8108b56:	4641      	mov	r1, r8
 8108b58:	f000 fab6 	bl	81090c8 <memmove>
 8108b5c:	68a3      	ldr	r3, [r4, #8]
 8108b5e:	1b9b      	subs	r3, r3, r6
 8108b60:	60a3      	str	r3, [r4, #8]
 8108b62:	6823      	ldr	r3, [r4, #0]
 8108b64:	4433      	add	r3, r6
 8108b66:	6023      	str	r3, [r4, #0]
 8108b68:	2000      	movs	r0, #0
 8108b6a:	e7db      	b.n	8108b24 <__ssputs_r+0x58>
 8108b6c:	462a      	mov	r2, r5
 8108b6e:	f000 fba5 	bl	81092bc <_realloc_r>
 8108b72:	4606      	mov	r6, r0
 8108b74:	2800      	cmp	r0, #0
 8108b76:	d1e1      	bne.n	8108b3c <__ssputs_r+0x70>
 8108b78:	6921      	ldr	r1, [r4, #16]
 8108b7a:	4650      	mov	r0, sl
 8108b7c:	f000 fabe 	bl	81090fc <_free_r>
 8108b80:	e7c7      	b.n	8108b12 <__ssputs_r+0x46>
	...

08108b84 <_svfiprintf_r>:
 8108b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108b88:	4698      	mov	r8, r3
 8108b8a:	898b      	ldrh	r3, [r1, #12]
 8108b8c:	061b      	lsls	r3, r3, #24
 8108b8e:	b09d      	sub	sp, #116	; 0x74
 8108b90:	4607      	mov	r7, r0
 8108b92:	460d      	mov	r5, r1
 8108b94:	4614      	mov	r4, r2
 8108b96:	d50e      	bpl.n	8108bb6 <_svfiprintf_r+0x32>
 8108b98:	690b      	ldr	r3, [r1, #16]
 8108b9a:	b963      	cbnz	r3, 8108bb6 <_svfiprintf_r+0x32>
 8108b9c:	2140      	movs	r1, #64	; 0x40
 8108b9e:	f000 fb19 	bl	81091d4 <_malloc_r>
 8108ba2:	6028      	str	r0, [r5, #0]
 8108ba4:	6128      	str	r0, [r5, #16]
 8108ba6:	b920      	cbnz	r0, 8108bb2 <_svfiprintf_r+0x2e>
 8108ba8:	230c      	movs	r3, #12
 8108baa:	603b      	str	r3, [r7, #0]
 8108bac:	f04f 30ff 	mov.w	r0, #4294967295
 8108bb0:	e0d1      	b.n	8108d56 <_svfiprintf_r+0x1d2>
 8108bb2:	2340      	movs	r3, #64	; 0x40
 8108bb4:	616b      	str	r3, [r5, #20]
 8108bb6:	2300      	movs	r3, #0
 8108bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8108bba:	2320      	movs	r3, #32
 8108bbc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8108bc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8108bc4:	2330      	movs	r3, #48	; 0x30
 8108bc6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8108d70 <_svfiprintf_r+0x1ec>
 8108bca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8108bce:	f04f 0901 	mov.w	r9, #1
 8108bd2:	4623      	mov	r3, r4
 8108bd4:	469a      	mov	sl, r3
 8108bd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8108bda:	b10a      	cbz	r2, 8108be0 <_svfiprintf_r+0x5c>
 8108bdc:	2a25      	cmp	r2, #37	; 0x25
 8108bde:	d1f9      	bne.n	8108bd4 <_svfiprintf_r+0x50>
 8108be0:	ebba 0b04 	subs.w	fp, sl, r4
 8108be4:	d00b      	beq.n	8108bfe <_svfiprintf_r+0x7a>
 8108be6:	465b      	mov	r3, fp
 8108be8:	4622      	mov	r2, r4
 8108bea:	4629      	mov	r1, r5
 8108bec:	4638      	mov	r0, r7
 8108bee:	f7ff ff6d 	bl	8108acc <__ssputs_r>
 8108bf2:	3001      	adds	r0, #1
 8108bf4:	f000 80aa 	beq.w	8108d4c <_svfiprintf_r+0x1c8>
 8108bf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8108bfa:	445a      	add	r2, fp
 8108bfc:	9209      	str	r2, [sp, #36]	; 0x24
 8108bfe:	f89a 3000 	ldrb.w	r3, [sl]
 8108c02:	2b00      	cmp	r3, #0
 8108c04:	f000 80a2 	beq.w	8108d4c <_svfiprintf_r+0x1c8>
 8108c08:	2300      	movs	r3, #0
 8108c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8108c0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8108c12:	f10a 0a01 	add.w	sl, sl, #1
 8108c16:	9304      	str	r3, [sp, #16]
 8108c18:	9307      	str	r3, [sp, #28]
 8108c1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8108c1e:	931a      	str	r3, [sp, #104]	; 0x68
 8108c20:	4654      	mov	r4, sl
 8108c22:	2205      	movs	r2, #5
 8108c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8108c28:	4851      	ldr	r0, [pc, #324]	; (8108d70 <_svfiprintf_r+0x1ec>)
 8108c2a:	f7f7 fb59 	bl	81002e0 <memchr>
 8108c2e:	9a04      	ldr	r2, [sp, #16]
 8108c30:	b9d8      	cbnz	r0, 8108c6a <_svfiprintf_r+0xe6>
 8108c32:	06d0      	lsls	r0, r2, #27
 8108c34:	bf44      	itt	mi
 8108c36:	2320      	movmi	r3, #32
 8108c38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8108c3c:	0711      	lsls	r1, r2, #28
 8108c3e:	bf44      	itt	mi
 8108c40:	232b      	movmi	r3, #43	; 0x2b
 8108c42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8108c46:	f89a 3000 	ldrb.w	r3, [sl]
 8108c4a:	2b2a      	cmp	r3, #42	; 0x2a
 8108c4c:	d015      	beq.n	8108c7a <_svfiprintf_r+0xf6>
 8108c4e:	9a07      	ldr	r2, [sp, #28]
 8108c50:	4654      	mov	r4, sl
 8108c52:	2000      	movs	r0, #0
 8108c54:	f04f 0c0a 	mov.w	ip, #10
 8108c58:	4621      	mov	r1, r4
 8108c5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8108c5e:	3b30      	subs	r3, #48	; 0x30
 8108c60:	2b09      	cmp	r3, #9
 8108c62:	d94e      	bls.n	8108d02 <_svfiprintf_r+0x17e>
 8108c64:	b1b0      	cbz	r0, 8108c94 <_svfiprintf_r+0x110>
 8108c66:	9207      	str	r2, [sp, #28]
 8108c68:	e014      	b.n	8108c94 <_svfiprintf_r+0x110>
 8108c6a:	eba0 0308 	sub.w	r3, r0, r8
 8108c6e:	fa09 f303 	lsl.w	r3, r9, r3
 8108c72:	4313      	orrs	r3, r2
 8108c74:	9304      	str	r3, [sp, #16]
 8108c76:	46a2      	mov	sl, r4
 8108c78:	e7d2      	b.n	8108c20 <_svfiprintf_r+0x9c>
 8108c7a:	9b03      	ldr	r3, [sp, #12]
 8108c7c:	1d19      	adds	r1, r3, #4
 8108c7e:	681b      	ldr	r3, [r3, #0]
 8108c80:	9103      	str	r1, [sp, #12]
 8108c82:	2b00      	cmp	r3, #0
 8108c84:	bfbb      	ittet	lt
 8108c86:	425b      	neglt	r3, r3
 8108c88:	f042 0202 	orrlt.w	r2, r2, #2
 8108c8c:	9307      	strge	r3, [sp, #28]
 8108c8e:	9307      	strlt	r3, [sp, #28]
 8108c90:	bfb8      	it	lt
 8108c92:	9204      	strlt	r2, [sp, #16]
 8108c94:	7823      	ldrb	r3, [r4, #0]
 8108c96:	2b2e      	cmp	r3, #46	; 0x2e
 8108c98:	d10c      	bne.n	8108cb4 <_svfiprintf_r+0x130>
 8108c9a:	7863      	ldrb	r3, [r4, #1]
 8108c9c:	2b2a      	cmp	r3, #42	; 0x2a
 8108c9e:	d135      	bne.n	8108d0c <_svfiprintf_r+0x188>
 8108ca0:	9b03      	ldr	r3, [sp, #12]
 8108ca2:	1d1a      	adds	r2, r3, #4
 8108ca4:	681b      	ldr	r3, [r3, #0]
 8108ca6:	9203      	str	r2, [sp, #12]
 8108ca8:	2b00      	cmp	r3, #0
 8108caa:	bfb8      	it	lt
 8108cac:	f04f 33ff 	movlt.w	r3, #4294967295
 8108cb0:	3402      	adds	r4, #2
 8108cb2:	9305      	str	r3, [sp, #20]
 8108cb4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8108d80 <_svfiprintf_r+0x1fc>
 8108cb8:	7821      	ldrb	r1, [r4, #0]
 8108cba:	2203      	movs	r2, #3
 8108cbc:	4650      	mov	r0, sl
 8108cbe:	f7f7 fb0f 	bl	81002e0 <memchr>
 8108cc2:	b140      	cbz	r0, 8108cd6 <_svfiprintf_r+0x152>
 8108cc4:	2340      	movs	r3, #64	; 0x40
 8108cc6:	eba0 000a 	sub.w	r0, r0, sl
 8108cca:	fa03 f000 	lsl.w	r0, r3, r0
 8108cce:	9b04      	ldr	r3, [sp, #16]
 8108cd0:	4303      	orrs	r3, r0
 8108cd2:	3401      	adds	r4, #1
 8108cd4:	9304      	str	r3, [sp, #16]
 8108cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8108cda:	4826      	ldr	r0, [pc, #152]	; (8108d74 <_svfiprintf_r+0x1f0>)
 8108cdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8108ce0:	2206      	movs	r2, #6
 8108ce2:	f7f7 fafd 	bl	81002e0 <memchr>
 8108ce6:	2800      	cmp	r0, #0
 8108ce8:	d038      	beq.n	8108d5c <_svfiprintf_r+0x1d8>
 8108cea:	4b23      	ldr	r3, [pc, #140]	; (8108d78 <_svfiprintf_r+0x1f4>)
 8108cec:	bb1b      	cbnz	r3, 8108d36 <_svfiprintf_r+0x1b2>
 8108cee:	9b03      	ldr	r3, [sp, #12]
 8108cf0:	3307      	adds	r3, #7
 8108cf2:	f023 0307 	bic.w	r3, r3, #7
 8108cf6:	3308      	adds	r3, #8
 8108cf8:	9303      	str	r3, [sp, #12]
 8108cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108cfc:	4433      	add	r3, r6
 8108cfe:	9309      	str	r3, [sp, #36]	; 0x24
 8108d00:	e767      	b.n	8108bd2 <_svfiprintf_r+0x4e>
 8108d02:	fb0c 3202 	mla	r2, ip, r2, r3
 8108d06:	460c      	mov	r4, r1
 8108d08:	2001      	movs	r0, #1
 8108d0a:	e7a5      	b.n	8108c58 <_svfiprintf_r+0xd4>
 8108d0c:	2300      	movs	r3, #0
 8108d0e:	3401      	adds	r4, #1
 8108d10:	9305      	str	r3, [sp, #20]
 8108d12:	4619      	mov	r1, r3
 8108d14:	f04f 0c0a 	mov.w	ip, #10
 8108d18:	4620      	mov	r0, r4
 8108d1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8108d1e:	3a30      	subs	r2, #48	; 0x30
 8108d20:	2a09      	cmp	r2, #9
 8108d22:	d903      	bls.n	8108d2c <_svfiprintf_r+0x1a8>
 8108d24:	2b00      	cmp	r3, #0
 8108d26:	d0c5      	beq.n	8108cb4 <_svfiprintf_r+0x130>
 8108d28:	9105      	str	r1, [sp, #20]
 8108d2a:	e7c3      	b.n	8108cb4 <_svfiprintf_r+0x130>
 8108d2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8108d30:	4604      	mov	r4, r0
 8108d32:	2301      	movs	r3, #1
 8108d34:	e7f0      	b.n	8108d18 <_svfiprintf_r+0x194>
 8108d36:	ab03      	add	r3, sp, #12
 8108d38:	9300      	str	r3, [sp, #0]
 8108d3a:	462a      	mov	r2, r5
 8108d3c:	4b0f      	ldr	r3, [pc, #60]	; (8108d7c <_svfiprintf_r+0x1f8>)
 8108d3e:	a904      	add	r1, sp, #16
 8108d40:	4638      	mov	r0, r7
 8108d42:	f3af 8000 	nop.w
 8108d46:	1c42      	adds	r2, r0, #1
 8108d48:	4606      	mov	r6, r0
 8108d4a:	d1d6      	bne.n	8108cfa <_svfiprintf_r+0x176>
 8108d4c:	89ab      	ldrh	r3, [r5, #12]
 8108d4e:	065b      	lsls	r3, r3, #25
 8108d50:	f53f af2c 	bmi.w	8108bac <_svfiprintf_r+0x28>
 8108d54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8108d56:	b01d      	add	sp, #116	; 0x74
 8108d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108d5c:	ab03      	add	r3, sp, #12
 8108d5e:	9300      	str	r3, [sp, #0]
 8108d60:	462a      	mov	r2, r5
 8108d62:	4b06      	ldr	r3, [pc, #24]	; (8108d7c <_svfiprintf_r+0x1f8>)
 8108d64:	a904      	add	r1, sp, #16
 8108d66:	4638      	mov	r0, r7
 8108d68:	f000 f87a 	bl	8108e60 <_printf_i>
 8108d6c:	e7eb      	b.n	8108d46 <_svfiprintf_r+0x1c2>
 8108d6e:	bf00      	nop
 8108d70:	081095e8 	.word	0x081095e8
 8108d74:	081095f2 	.word	0x081095f2
 8108d78:	00000000 	.word	0x00000000
 8108d7c:	08108acd 	.word	0x08108acd
 8108d80:	081095ee 	.word	0x081095ee

08108d84 <_printf_common>:
 8108d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108d88:	4616      	mov	r6, r2
 8108d8a:	4699      	mov	r9, r3
 8108d8c:	688a      	ldr	r2, [r1, #8]
 8108d8e:	690b      	ldr	r3, [r1, #16]
 8108d90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8108d94:	4293      	cmp	r3, r2
 8108d96:	bfb8      	it	lt
 8108d98:	4613      	movlt	r3, r2
 8108d9a:	6033      	str	r3, [r6, #0]
 8108d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8108da0:	4607      	mov	r7, r0
 8108da2:	460c      	mov	r4, r1
 8108da4:	b10a      	cbz	r2, 8108daa <_printf_common+0x26>
 8108da6:	3301      	adds	r3, #1
 8108da8:	6033      	str	r3, [r6, #0]
 8108daa:	6823      	ldr	r3, [r4, #0]
 8108dac:	0699      	lsls	r1, r3, #26
 8108dae:	bf42      	ittt	mi
 8108db0:	6833      	ldrmi	r3, [r6, #0]
 8108db2:	3302      	addmi	r3, #2
 8108db4:	6033      	strmi	r3, [r6, #0]
 8108db6:	6825      	ldr	r5, [r4, #0]
 8108db8:	f015 0506 	ands.w	r5, r5, #6
 8108dbc:	d106      	bne.n	8108dcc <_printf_common+0x48>
 8108dbe:	f104 0a19 	add.w	sl, r4, #25
 8108dc2:	68e3      	ldr	r3, [r4, #12]
 8108dc4:	6832      	ldr	r2, [r6, #0]
 8108dc6:	1a9b      	subs	r3, r3, r2
 8108dc8:	42ab      	cmp	r3, r5
 8108dca:	dc26      	bgt.n	8108e1a <_printf_common+0x96>
 8108dcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8108dd0:	1e13      	subs	r3, r2, #0
 8108dd2:	6822      	ldr	r2, [r4, #0]
 8108dd4:	bf18      	it	ne
 8108dd6:	2301      	movne	r3, #1
 8108dd8:	0692      	lsls	r2, r2, #26
 8108dda:	d42b      	bmi.n	8108e34 <_printf_common+0xb0>
 8108ddc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8108de0:	4649      	mov	r1, r9
 8108de2:	4638      	mov	r0, r7
 8108de4:	47c0      	blx	r8
 8108de6:	3001      	adds	r0, #1
 8108de8:	d01e      	beq.n	8108e28 <_printf_common+0xa4>
 8108dea:	6823      	ldr	r3, [r4, #0]
 8108dec:	68e5      	ldr	r5, [r4, #12]
 8108dee:	6832      	ldr	r2, [r6, #0]
 8108df0:	f003 0306 	and.w	r3, r3, #6
 8108df4:	2b04      	cmp	r3, #4
 8108df6:	bf08      	it	eq
 8108df8:	1aad      	subeq	r5, r5, r2
 8108dfa:	68a3      	ldr	r3, [r4, #8]
 8108dfc:	6922      	ldr	r2, [r4, #16]
 8108dfe:	bf0c      	ite	eq
 8108e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8108e04:	2500      	movne	r5, #0
 8108e06:	4293      	cmp	r3, r2
 8108e08:	bfc4      	itt	gt
 8108e0a:	1a9b      	subgt	r3, r3, r2
 8108e0c:	18ed      	addgt	r5, r5, r3
 8108e0e:	2600      	movs	r6, #0
 8108e10:	341a      	adds	r4, #26
 8108e12:	42b5      	cmp	r5, r6
 8108e14:	d11a      	bne.n	8108e4c <_printf_common+0xc8>
 8108e16:	2000      	movs	r0, #0
 8108e18:	e008      	b.n	8108e2c <_printf_common+0xa8>
 8108e1a:	2301      	movs	r3, #1
 8108e1c:	4652      	mov	r2, sl
 8108e1e:	4649      	mov	r1, r9
 8108e20:	4638      	mov	r0, r7
 8108e22:	47c0      	blx	r8
 8108e24:	3001      	adds	r0, #1
 8108e26:	d103      	bne.n	8108e30 <_printf_common+0xac>
 8108e28:	f04f 30ff 	mov.w	r0, #4294967295
 8108e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108e30:	3501      	adds	r5, #1
 8108e32:	e7c6      	b.n	8108dc2 <_printf_common+0x3e>
 8108e34:	18e1      	adds	r1, r4, r3
 8108e36:	1c5a      	adds	r2, r3, #1
 8108e38:	2030      	movs	r0, #48	; 0x30
 8108e3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8108e3e:	4422      	add	r2, r4
 8108e40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8108e44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8108e48:	3302      	adds	r3, #2
 8108e4a:	e7c7      	b.n	8108ddc <_printf_common+0x58>
 8108e4c:	2301      	movs	r3, #1
 8108e4e:	4622      	mov	r2, r4
 8108e50:	4649      	mov	r1, r9
 8108e52:	4638      	mov	r0, r7
 8108e54:	47c0      	blx	r8
 8108e56:	3001      	adds	r0, #1
 8108e58:	d0e6      	beq.n	8108e28 <_printf_common+0xa4>
 8108e5a:	3601      	adds	r6, #1
 8108e5c:	e7d9      	b.n	8108e12 <_printf_common+0x8e>
	...

08108e60 <_printf_i>:
 8108e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8108e64:	7e0f      	ldrb	r7, [r1, #24]
 8108e66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8108e68:	2f78      	cmp	r7, #120	; 0x78
 8108e6a:	4691      	mov	r9, r2
 8108e6c:	4680      	mov	r8, r0
 8108e6e:	460c      	mov	r4, r1
 8108e70:	469a      	mov	sl, r3
 8108e72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8108e76:	d807      	bhi.n	8108e88 <_printf_i+0x28>
 8108e78:	2f62      	cmp	r7, #98	; 0x62
 8108e7a:	d80a      	bhi.n	8108e92 <_printf_i+0x32>
 8108e7c:	2f00      	cmp	r7, #0
 8108e7e:	f000 80d8 	beq.w	8109032 <_printf_i+0x1d2>
 8108e82:	2f58      	cmp	r7, #88	; 0x58
 8108e84:	f000 80a3 	beq.w	8108fce <_printf_i+0x16e>
 8108e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108e8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8108e90:	e03a      	b.n	8108f08 <_printf_i+0xa8>
 8108e92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8108e96:	2b15      	cmp	r3, #21
 8108e98:	d8f6      	bhi.n	8108e88 <_printf_i+0x28>
 8108e9a:	a101      	add	r1, pc, #4	; (adr r1, 8108ea0 <_printf_i+0x40>)
 8108e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8108ea0:	08108ef9 	.word	0x08108ef9
 8108ea4:	08108f0d 	.word	0x08108f0d
 8108ea8:	08108e89 	.word	0x08108e89
 8108eac:	08108e89 	.word	0x08108e89
 8108eb0:	08108e89 	.word	0x08108e89
 8108eb4:	08108e89 	.word	0x08108e89
 8108eb8:	08108f0d 	.word	0x08108f0d
 8108ebc:	08108e89 	.word	0x08108e89
 8108ec0:	08108e89 	.word	0x08108e89
 8108ec4:	08108e89 	.word	0x08108e89
 8108ec8:	08108e89 	.word	0x08108e89
 8108ecc:	08109019 	.word	0x08109019
 8108ed0:	08108f3d 	.word	0x08108f3d
 8108ed4:	08108ffb 	.word	0x08108ffb
 8108ed8:	08108e89 	.word	0x08108e89
 8108edc:	08108e89 	.word	0x08108e89
 8108ee0:	0810903b 	.word	0x0810903b
 8108ee4:	08108e89 	.word	0x08108e89
 8108ee8:	08108f3d 	.word	0x08108f3d
 8108eec:	08108e89 	.word	0x08108e89
 8108ef0:	08108e89 	.word	0x08108e89
 8108ef4:	08109003 	.word	0x08109003
 8108ef8:	682b      	ldr	r3, [r5, #0]
 8108efa:	1d1a      	adds	r2, r3, #4
 8108efc:	681b      	ldr	r3, [r3, #0]
 8108efe:	602a      	str	r2, [r5, #0]
 8108f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108f04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8108f08:	2301      	movs	r3, #1
 8108f0a:	e0a3      	b.n	8109054 <_printf_i+0x1f4>
 8108f0c:	6820      	ldr	r0, [r4, #0]
 8108f0e:	6829      	ldr	r1, [r5, #0]
 8108f10:	0606      	lsls	r6, r0, #24
 8108f12:	f101 0304 	add.w	r3, r1, #4
 8108f16:	d50a      	bpl.n	8108f2e <_printf_i+0xce>
 8108f18:	680e      	ldr	r6, [r1, #0]
 8108f1a:	602b      	str	r3, [r5, #0]
 8108f1c:	2e00      	cmp	r6, #0
 8108f1e:	da03      	bge.n	8108f28 <_printf_i+0xc8>
 8108f20:	232d      	movs	r3, #45	; 0x2d
 8108f22:	4276      	negs	r6, r6
 8108f24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108f28:	485e      	ldr	r0, [pc, #376]	; (81090a4 <_printf_i+0x244>)
 8108f2a:	230a      	movs	r3, #10
 8108f2c:	e019      	b.n	8108f62 <_printf_i+0x102>
 8108f2e:	680e      	ldr	r6, [r1, #0]
 8108f30:	602b      	str	r3, [r5, #0]
 8108f32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8108f36:	bf18      	it	ne
 8108f38:	b236      	sxthne	r6, r6
 8108f3a:	e7ef      	b.n	8108f1c <_printf_i+0xbc>
 8108f3c:	682b      	ldr	r3, [r5, #0]
 8108f3e:	6820      	ldr	r0, [r4, #0]
 8108f40:	1d19      	adds	r1, r3, #4
 8108f42:	6029      	str	r1, [r5, #0]
 8108f44:	0601      	lsls	r1, r0, #24
 8108f46:	d501      	bpl.n	8108f4c <_printf_i+0xec>
 8108f48:	681e      	ldr	r6, [r3, #0]
 8108f4a:	e002      	b.n	8108f52 <_printf_i+0xf2>
 8108f4c:	0646      	lsls	r6, r0, #25
 8108f4e:	d5fb      	bpl.n	8108f48 <_printf_i+0xe8>
 8108f50:	881e      	ldrh	r6, [r3, #0]
 8108f52:	4854      	ldr	r0, [pc, #336]	; (81090a4 <_printf_i+0x244>)
 8108f54:	2f6f      	cmp	r7, #111	; 0x6f
 8108f56:	bf0c      	ite	eq
 8108f58:	2308      	moveq	r3, #8
 8108f5a:	230a      	movne	r3, #10
 8108f5c:	2100      	movs	r1, #0
 8108f5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8108f62:	6865      	ldr	r5, [r4, #4]
 8108f64:	60a5      	str	r5, [r4, #8]
 8108f66:	2d00      	cmp	r5, #0
 8108f68:	bfa2      	ittt	ge
 8108f6a:	6821      	ldrge	r1, [r4, #0]
 8108f6c:	f021 0104 	bicge.w	r1, r1, #4
 8108f70:	6021      	strge	r1, [r4, #0]
 8108f72:	b90e      	cbnz	r6, 8108f78 <_printf_i+0x118>
 8108f74:	2d00      	cmp	r5, #0
 8108f76:	d04d      	beq.n	8109014 <_printf_i+0x1b4>
 8108f78:	4615      	mov	r5, r2
 8108f7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8108f7e:	fb03 6711 	mls	r7, r3, r1, r6
 8108f82:	5dc7      	ldrb	r7, [r0, r7]
 8108f84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8108f88:	4637      	mov	r7, r6
 8108f8a:	42bb      	cmp	r3, r7
 8108f8c:	460e      	mov	r6, r1
 8108f8e:	d9f4      	bls.n	8108f7a <_printf_i+0x11a>
 8108f90:	2b08      	cmp	r3, #8
 8108f92:	d10b      	bne.n	8108fac <_printf_i+0x14c>
 8108f94:	6823      	ldr	r3, [r4, #0]
 8108f96:	07de      	lsls	r6, r3, #31
 8108f98:	d508      	bpl.n	8108fac <_printf_i+0x14c>
 8108f9a:	6923      	ldr	r3, [r4, #16]
 8108f9c:	6861      	ldr	r1, [r4, #4]
 8108f9e:	4299      	cmp	r1, r3
 8108fa0:	bfde      	ittt	le
 8108fa2:	2330      	movle	r3, #48	; 0x30
 8108fa4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8108fa8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8108fac:	1b52      	subs	r2, r2, r5
 8108fae:	6122      	str	r2, [r4, #16]
 8108fb0:	f8cd a000 	str.w	sl, [sp]
 8108fb4:	464b      	mov	r3, r9
 8108fb6:	aa03      	add	r2, sp, #12
 8108fb8:	4621      	mov	r1, r4
 8108fba:	4640      	mov	r0, r8
 8108fbc:	f7ff fee2 	bl	8108d84 <_printf_common>
 8108fc0:	3001      	adds	r0, #1
 8108fc2:	d14c      	bne.n	810905e <_printf_i+0x1fe>
 8108fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8108fc8:	b004      	add	sp, #16
 8108fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108fce:	4835      	ldr	r0, [pc, #212]	; (81090a4 <_printf_i+0x244>)
 8108fd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8108fd4:	6829      	ldr	r1, [r5, #0]
 8108fd6:	6823      	ldr	r3, [r4, #0]
 8108fd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8108fdc:	6029      	str	r1, [r5, #0]
 8108fde:	061d      	lsls	r5, r3, #24
 8108fe0:	d514      	bpl.n	810900c <_printf_i+0x1ac>
 8108fe2:	07df      	lsls	r7, r3, #31
 8108fe4:	bf44      	itt	mi
 8108fe6:	f043 0320 	orrmi.w	r3, r3, #32
 8108fea:	6023      	strmi	r3, [r4, #0]
 8108fec:	b91e      	cbnz	r6, 8108ff6 <_printf_i+0x196>
 8108fee:	6823      	ldr	r3, [r4, #0]
 8108ff0:	f023 0320 	bic.w	r3, r3, #32
 8108ff4:	6023      	str	r3, [r4, #0]
 8108ff6:	2310      	movs	r3, #16
 8108ff8:	e7b0      	b.n	8108f5c <_printf_i+0xfc>
 8108ffa:	6823      	ldr	r3, [r4, #0]
 8108ffc:	f043 0320 	orr.w	r3, r3, #32
 8109000:	6023      	str	r3, [r4, #0]
 8109002:	2378      	movs	r3, #120	; 0x78
 8109004:	4828      	ldr	r0, [pc, #160]	; (81090a8 <_printf_i+0x248>)
 8109006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 810900a:	e7e3      	b.n	8108fd4 <_printf_i+0x174>
 810900c:	0659      	lsls	r1, r3, #25
 810900e:	bf48      	it	mi
 8109010:	b2b6      	uxthmi	r6, r6
 8109012:	e7e6      	b.n	8108fe2 <_printf_i+0x182>
 8109014:	4615      	mov	r5, r2
 8109016:	e7bb      	b.n	8108f90 <_printf_i+0x130>
 8109018:	682b      	ldr	r3, [r5, #0]
 810901a:	6826      	ldr	r6, [r4, #0]
 810901c:	6961      	ldr	r1, [r4, #20]
 810901e:	1d18      	adds	r0, r3, #4
 8109020:	6028      	str	r0, [r5, #0]
 8109022:	0635      	lsls	r5, r6, #24
 8109024:	681b      	ldr	r3, [r3, #0]
 8109026:	d501      	bpl.n	810902c <_printf_i+0x1cc>
 8109028:	6019      	str	r1, [r3, #0]
 810902a:	e002      	b.n	8109032 <_printf_i+0x1d2>
 810902c:	0670      	lsls	r0, r6, #25
 810902e:	d5fb      	bpl.n	8109028 <_printf_i+0x1c8>
 8109030:	8019      	strh	r1, [r3, #0]
 8109032:	2300      	movs	r3, #0
 8109034:	6123      	str	r3, [r4, #16]
 8109036:	4615      	mov	r5, r2
 8109038:	e7ba      	b.n	8108fb0 <_printf_i+0x150>
 810903a:	682b      	ldr	r3, [r5, #0]
 810903c:	1d1a      	adds	r2, r3, #4
 810903e:	602a      	str	r2, [r5, #0]
 8109040:	681d      	ldr	r5, [r3, #0]
 8109042:	6862      	ldr	r2, [r4, #4]
 8109044:	2100      	movs	r1, #0
 8109046:	4628      	mov	r0, r5
 8109048:	f7f7 f94a 	bl	81002e0 <memchr>
 810904c:	b108      	cbz	r0, 8109052 <_printf_i+0x1f2>
 810904e:	1b40      	subs	r0, r0, r5
 8109050:	6060      	str	r0, [r4, #4]
 8109052:	6863      	ldr	r3, [r4, #4]
 8109054:	6123      	str	r3, [r4, #16]
 8109056:	2300      	movs	r3, #0
 8109058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810905c:	e7a8      	b.n	8108fb0 <_printf_i+0x150>
 810905e:	6923      	ldr	r3, [r4, #16]
 8109060:	462a      	mov	r2, r5
 8109062:	4649      	mov	r1, r9
 8109064:	4640      	mov	r0, r8
 8109066:	47d0      	blx	sl
 8109068:	3001      	adds	r0, #1
 810906a:	d0ab      	beq.n	8108fc4 <_printf_i+0x164>
 810906c:	6823      	ldr	r3, [r4, #0]
 810906e:	079b      	lsls	r3, r3, #30
 8109070:	d413      	bmi.n	810909a <_printf_i+0x23a>
 8109072:	68e0      	ldr	r0, [r4, #12]
 8109074:	9b03      	ldr	r3, [sp, #12]
 8109076:	4298      	cmp	r0, r3
 8109078:	bfb8      	it	lt
 810907a:	4618      	movlt	r0, r3
 810907c:	e7a4      	b.n	8108fc8 <_printf_i+0x168>
 810907e:	2301      	movs	r3, #1
 8109080:	4632      	mov	r2, r6
 8109082:	4649      	mov	r1, r9
 8109084:	4640      	mov	r0, r8
 8109086:	47d0      	blx	sl
 8109088:	3001      	adds	r0, #1
 810908a:	d09b      	beq.n	8108fc4 <_printf_i+0x164>
 810908c:	3501      	adds	r5, #1
 810908e:	68e3      	ldr	r3, [r4, #12]
 8109090:	9903      	ldr	r1, [sp, #12]
 8109092:	1a5b      	subs	r3, r3, r1
 8109094:	42ab      	cmp	r3, r5
 8109096:	dcf2      	bgt.n	810907e <_printf_i+0x21e>
 8109098:	e7eb      	b.n	8109072 <_printf_i+0x212>
 810909a:	2500      	movs	r5, #0
 810909c:	f104 0619 	add.w	r6, r4, #25
 81090a0:	e7f5      	b.n	810908e <_printf_i+0x22e>
 81090a2:	bf00      	nop
 81090a4:	081095f9 	.word	0x081095f9
 81090a8:	0810960a 	.word	0x0810960a

081090ac <memcpy>:
 81090ac:	440a      	add	r2, r1
 81090ae:	4291      	cmp	r1, r2
 81090b0:	f100 33ff 	add.w	r3, r0, #4294967295
 81090b4:	d100      	bne.n	81090b8 <memcpy+0xc>
 81090b6:	4770      	bx	lr
 81090b8:	b510      	push	{r4, lr}
 81090ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 81090be:	f803 4f01 	strb.w	r4, [r3, #1]!
 81090c2:	4291      	cmp	r1, r2
 81090c4:	d1f9      	bne.n	81090ba <memcpy+0xe>
 81090c6:	bd10      	pop	{r4, pc}

081090c8 <memmove>:
 81090c8:	4288      	cmp	r0, r1
 81090ca:	b510      	push	{r4, lr}
 81090cc:	eb01 0402 	add.w	r4, r1, r2
 81090d0:	d902      	bls.n	81090d8 <memmove+0x10>
 81090d2:	4284      	cmp	r4, r0
 81090d4:	4623      	mov	r3, r4
 81090d6:	d807      	bhi.n	81090e8 <memmove+0x20>
 81090d8:	1e43      	subs	r3, r0, #1
 81090da:	42a1      	cmp	r1, r4
 81090dc:	d008      	beq.n	81090f0 <memmove+0x28>
 81090de:	f811 2b01 	ldrb.w	r2, [r1], #1
 81090e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 81090e6:	e7f8      	b.n	81090da <memmove+0x12>
 81090e8:	4402      	add	r2, r0
 81090ea:	4601      	mov	r1, r0
 81090ec:	428a      	cmp	r2, r1
 81090ee:	d100      	bne.n	81090f2 <memmove+0x2a>
 81090f0:	bd10      	pop	{r4, pc}
 81090f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 81090f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 81090fa:	e7f7      	b.n	81090ec <memmove+0x24>

081090fc <_free_r>:
 81090fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 81090fe:	2900      	cmp	r1, #0
 8109100:	d044      	beq.n	810918c <_free_r+0x90>
 8109102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109106:	9001      	str	r0, [sp, #4]
 8109108:	2b00      	cmp	r3, #0
 810910a:	f1a1 0404 	sub.w	r4, r1, #4
 810910e:	bfb8      	it	lt
 8109110:	18e4      	addlt	r4, r4, r3
 8109112:	f000 f913 	bl	810933c <__malloc_lock>
 8109116:	4a1e      	ldr	r2, [pc, #120]	; (8109190 <_free_r+0x94>)
 8109118:	9801      	ldr	r0, [sp, #4]
 810911a:	6813      	ldr	r3, [r2, #0]
 810911c:	b933      	cbnz	r3, 810912c <_free_r+0x30>
 810911e:	6063      	str	r3, [r4, #4]
 8109120:	6014      	str	r4, [r2, #0]
 8109122:	b003      	add	sp, #12
 8109124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8109128:	f000 b90e 	b.w	8109348 <__malloc_unlock>
 810912c:	42a3      	cmp	r3, r4
 810912e:	d908      	bls.n	8109142 <_free_r+0x46>
 8109130:	6825      	ldr	r5, [r4, #0]
 8109132:	1961      	adds	r1, r4, r5
 8109134:	428b      	cmp	r3, r1
 8109136:	bf01      	itttt	eq
 8109138:	6819      	ldreq	r1, [r3, #0]
 810913a:	685b      	ldreq	r3, [r3, #4]
 810913c:	1949      	addeq	r1, r1, r5
 810913e:	6021      	streq	r1, [r4, #0]
 8109140:	e7ed      	b.n	810911e <_free_r+0x22>
 8109142:	461a      	mov	r2, r3
 8109144:	685b      	ldr	r3, [r3, #4]
 8109146:	b10b      	cbz	r3, 810914c <_free_r+0x50>
 8109148:	42a3      	cmp	r3, r4
 810914a:	d9fa      	bls.n	8109142 <_free_r+0x46>
 810914c:	6811      	ldr	r1, [r2, #0]
 810914e:	1855      	adds	r5, r2, r1
 8109150:	42a5      	cmp	r5, r4
 8109152:	d10b      	bne.n	810916c <_free_r+0x70>
 8109154:	6824      	ldr	r4, [r4, #0]
 8109156:	4421      	add	r1, r4
 8109158:	1854      	adds	r4, r2, r1
 810915a:	42a3      	cmp	r3, r4
 810915c:	6011      	str	r1, [r2, #0]
 810915e:	d1e0      	bne.n	8109122 <_free_r+0x26>
 8109160:	681c      	ldr	r4, [r3, #0]
 8109162:	685b      	ldr	r3, [r3, #4]
 8109164:	6053      	str	r3, [r2, #4]
 8109166:	4421      	add	r1, r4
 8109168:	6011      	str	r1, [r2, #0]
 810916a:	e7da      	b.n	8109122 <_free_r+0x26>
 810916c:	d902      	bls.n	8109174 <_free_r+0x78>
 810916e:	230c      	movs	r3, #12
 8109170:	6003      	str	r3, [r0, #0]
 8109172:	e7d6      	b.n	8109122 <_free_r+0x26>
 8109174:	6825      	ldr	r5, [r4, #0]
 8109176:	1961      	adds	r1, r4, r5
 8109178:	428b      	cmp	r3, r1
 810917a:	bf04      	itt	eq
 810917c:	6819      	ldreq	r1, [r3, #0]
 810917e:	685b      	ldreq	r3, [r3, #4]
 8109180:	6063      	str	r3, [r4, #4]
 8109182:	bf04      	itt	eq
 8109184:	1949      	addeq	r1, r1, r5
 8109186:	6021      	streq	r1, [r4, #0]
 8109188:	6054      	str	r4, [r2, #4]
 810918a:	e7ca      	b.n	8109122 <_free_r+0x26>
 810918c:	b003      	add	sp, #12
 810918e:	bd30      	pop	{r4, r5, pc}
 8109190:	10000344 	.word	0x10000344

08109194 <sbrk_aligned>:
 8109194:	b570      	push	{r4, r5, r6, lr}
 8109196:	4e0e      	ldr	r6, [pc, #56]	; (81091d0 <sbrk_aligned+0x3c>)
 8109198:	460c      	mov	r4, r1
 810919a:	6831      	ldr	r1, [r6, #0]
 810919c:	4605      	mov	r5, r0
 810919e:	b911      	cbnz	r1, 81091a6 <sbrk_aligned+0x12>
 81091a0:	f000 f8bc 	bl	810931c <_sbrk_r>
 81091a4:	6030      	str	r0, [r6, #0]
 81091a6:	4621      	mov	r1, r4
 81091a8:	4628      	mov	r0, r5
 81091aa:	f000 f8b7 	bl	810931c <_sbrk_r>
 81091ae:	1c43      	adds	r3, r0, #1
 81091b0:	d00a      	beq.n	81091c8 <sbrk_aligned+0x34>
 81091b2:	1cc4      	adds	r4, r0, #3
 81091b4:	f024 0403 	bic.w	r4, r4, #3
 81091b8:	42a0      	cmp	r0, r4
 81091ba:	d007      	beq.n	81091cc <sbrk_aligned+0x38>
 81091bc:	1a21      	subs	r1, r4, r0
 81091be:	4628      	mov	r0, r5
 81091c0:	f000 f8ac 	bl	810931c <_sbrk_r>
 81091c4:	3001      	adds	r0, #1
 81091c6:	d101      	bne.n	81091cc <sbrk_aligned+0x38>
 81091c8:	f04f 34ff 	mov.w	r4, #4294967295
 81091cc:	4620      	mov	r0, r4
 81091ce:	bd70      	pop	{r4, r5, r6, pc}
 81091d0:	10000348 	.word	0x10000348

081091d4 <_malloc_r>:
 81091d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81091d8:	1ccd      	adds	r5, r1, #3
 81091da:	f025 0503 	bic.w	r5, r5, #3
 81091de:	3508      	adds	r5, #8
 81091e0:	2d0c      	cmp	r5, #12
 81091e2:	bf38      	it	cc
 81091e4:	250c      	movcc	r5, #12
 81091e6:	2d00      	cmp	r5, #0
 81091e8:	4607      	mov	r7, r0
 81091ea:	db01      	blt.n	81091f0 <_malloc_r+0x1c>
 81091ec:	42a9      	cmp	r1, r5
 81091ee:	d905      	bls.n	81091fc <_malloc_r+0x28>
 81091f0:	230c      	movs	r3, #12
 81091f2:	603b      	str	r3, [r7, #0]
 81091f4:	2600      	movs	r6, #0
 81091f6:	4630      	mov	r0, r6
 81091f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81091fc:	4e2e      	ldr	r6, [pc, #184]	; (81092b8 <_malloc_r+0xe4>)
 81091fe:	f000 f89d 	bl	810933c <__malloc_lock>
 8109202:	6833      	ldr	r3, [r6, #0]
 8109204:	461c      	mov	r4, r3
 8109206:	bb34      	cbnz	r4, 8109256 <_malloc_r+0x82>
 8109208:	4629      	mov	r1, r5
 810920a:	4638      	mov	r0, r7
 810920c:	f7ff ffc2 	bl	8109194 <sbrk_aligned>
 8109210:	1c43      	adds	r3, r0, #1
 8109212:	4604      	mov	r4, r0
 8109214:	d14d      	bne.n	81092b2 <_malloc_r+0xde>
 8109216:	6834      	ldr	r4, [r6, #0]
 8109218:	4626      	mov	r6, r4
 810921a:	2e00      	cmp	r6, #0
 810921c:	d140      	bne.n	81092a0 <_malloc_r+0xcc>
 810921e:	6823      	ldr	r3, [r4, #0]
 8109220:	4631      	mov	r1, r6
 8109222:	4638      	mov	r0, r7
 8109224:	eb04 0803 	add.w	r8, r4, r3
 8109228:	f000 f878 	bl	810931c <_sbrk_r>
 810922c:	4580      	cmp	r8, r0
 810922e:	d13a      	bne.n	81092a6 <_malloc_r+0xd2>
 8109230:	6821      	ldr	r1, [r4, #0]
 8109232:	3503      	adds	r5, #3
 8109234:	1a6d      	subs	r5, r5, r1
 8109236:	f025 0503 	bic.w	r5, r5, #3
 810923a:	3508      	adds	r5, #8
 810923c:	2d0c      	cmp	r5, #12
 810923e:	bf38      	it	cc
 8109240:	250c      	movcc	r5, #12
 8109242:	4629      	mov	r1, r5
 8109244:	4638      	mov	r0, r7
 8109246:	f7ff ffa5 	bl	8109194 <sbrk_aligned>
 810924a:	3001      	adds	r0, #1
 810924c:	d02b      	beq.n	81092a6 <_malloc_r+0xd2>
 810924e:	6823      	ldr	r3, [r4, #0]
 8109250:	442b      	add	r3, r5
 8109252:	6023      	str	r3, [r4, #0]
 8109254:	e00e      	b.n	8109274 <_malloc_r+0xa0>
 8109256:	6822      	ldr	r2, [r4, #0]
 8109258:	1b52      	subs	r2, r2, r5
 810925a:	d41e      	bmi.n	810929a <_malloc_r+0xc6>
 810925c:	2a0b      	cmp	r2, #11
 810925e:	d916      	bls.n	810928e <_malloc_r+0xba>
 8109260:	1961      	adds	r1, r4, r5
 8109262:	42a3      	cmp	r3, r4
 8109264:	6025      	str	r5, [r4, #0]
 8109266:	bf18      	it	ne
 8109268:	6059      	strne	r1, [r3, #4]
 810926a:	6863      	ldr	r3, [r4, #4]
 810926c:	bf08      	it	eq
 810926e:	6031      	streq	r1, [r6, #0]
 8109270:	5162      	str	r2, [r4, r5]
 8109272:	604b      	str	r3, [r1, #4]
 8109274:	4638      	mov	r0, r7
 8109276:	f104 060b 	add.w	r6, r4, #11
 810927a:	f000 f865 	bl	8109348 <__malloc_unlock>
 810927e:	f026 0607 	bic.w	r6, r6, #7
 8109282:	1d23      	adds	r3, r4, #4
 8109284:	1af2      	subs	r2, r6, r3
 8109286:	d0b6      	beq.n	81091f6 <_malloc_r+0x22>
 8109288:	1b9b      	subs	r3, r3, r6
 810928a:	50a3      	str	r3, [r4, r2]
 810928c:	e7b3      	b.n	81091f6 <_malloc_r+0x22>
 810928e:	6862      	ldr	r2, [r4, #4]
 8109290:	42a3      	cmp	r3, r4
 8109292:	bf0c      	ite	eq
 8109294:	6032      	streq	r2, [r6, #0]
 8109296:	605a      	strne	r2, [r3, #4]
 8109298:	e7ec      	b.n	8109274 <_malloc_r+0xa0>
 810929a:	4623      	mov	r3, r4
 810929c:	6864      	ldr	r4, [r4, #4]
 810929e:	e7b2      	b.n	8109206 <_malloc_r+0x32>
 81092a0:	4634      	mov	r4, r6
 81092a2:	6876      	ldr	r6, [r6, #4]
 81092a4:	e7b9      	b.n	810921a <_malloc_r+0x46>
 81092a6:	230c      	movs	r3, #12
 81092a8:	603b      	str	r3, [r7, #0]
 81092aa:	4638      	mov	r0, r7
 81092ac:	f000 f84c 	bl	8109348 <__malloc_unlock>
 81092b0:	e7a1      	b.n	81091f6 <_malloc_r+0x22>
 81092b2:	6025      	str	r5, [r4, #0]
 81092b4:	e7de      	b.n	8109274 <_malloc_r+0xa0>
 81092b6:	bf00      	nop
 81092b8:	10000344 	.word	0x10000344

081092bc <_realloc_r>:
 81092bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81092c0:	4680      	mov	r8, r0
 81092c2:	4614      	mov	r4, r2
 81092c4:	460e      	mov	r6, r1
 81092c6:	b921      	cbnz	r1, 81092d2 <_realloc_r+0x16>
 81092c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 81092cc:	4611      	mov	r1, r2
 81092ce:	f7ff bf81 	b.w	81091d4 <_malloc_r>
 81092d2:	b92a      	cbnz	r2, 81092e0 <_realloc_r+0x24>
 81092d4:	f7ff ff12 	bl	81090fc <_free_r>
 81092d8:	4625      	mov	r5, r4
 81092da:	4628      	mov	r0, r5
 81092dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81092e0:	f000 f838 	bl	8109354 <_malloc_usable_size_r>
 81092e4:	4284      	cmp	r4, r0
 81092e6:	4607      	mov	r7, r0
 81092e8:	d802      	bhi.n	81092f0 <_realloc_r+0x34>
 81092ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 81092ee:	d812      	bhi.n	8109316 <_realloc_r+0x5a>
 81092f0:	4621      	mov	r1, r4
 81092f2:	4640      	mov	r0, r8
 81092f4:	f7ff ff6e 	bl	81091d4 <_malloc_r>
 81092f8:	4605      	mov	r5, r0
 81092fa:	2800      	cmp	r0, #0
 81092fc:	d0ed      	beq.n	81092da <_realloc_r+0x1e>
 81092fe:	42bc      	cmp	r4, r7
 8109300:	4622      	mov	r2, r4
 8109302:	4631      	mov	r1, r6
 8109304:	bf28      	it	cs
 8109306:	463a      	movcs	r2, r7
 8109308:	f7ff fed0 	bl	81090ac <memcpy>
 810930c:	4631      	mov	r1, r6
 810930e:	4640      	mov	r0, r8
 8109310:	f7ff fef4 	bl	81090fc <_free_r>
 8109314:	e7e1      	b.n	81092da <_realloc_r+0x1e>
 8109316:	4635      	mov	r5, r6
 8109318:	e7df      	b.n	81092da <_realloc_r+0x1e>
	...

0810931c <_sbrk_r>:
 810931c:	b538      	push	{r3, r4, r5, lr}
 810931e:	4d06      	ldr	r5, [pc, #24]	; (8109338 <_sbrk_r+0x1c>)
 8109320:	2300      	movs	r3, #0
 8109322:	4604      	mov	r4, r0
 8109324:	4608      	mov	r0, r1
 8109326:	602b      	str	r3, [r5, #0]
 8109328:	f000 f81e 	bl	8109368 <_sbrk>
 810932c:	1c43      	adds	r3, r0, #1
 810932e:	d102      	bne.n	8109336 <_sbrk_r+0x1a>
 8109330:	682b      	ldr	r3, [r5, #0]
 8109332:	b103      	cbz	r3, 8109336 <_sbrk_r+0x1a>
 8109334:	6023      	str	r3, [r4, #0]
 8109336:	bd38      	pop	{r3, r4, r5, pc}
 8109338:	1000034c 	.word	0x1000034c

0810933c <__malloc_lock>:
 810933c:	4801      	ldr	r0, [pc, #4]	; (8109344 <__malloc_lock+0x8>)
 810933e:	f000 b811 	b.w	8109364 <__retarget_lock_acquire_recursive>
 8109342:	bf00      	nop
 8109344:	10000350 	.word	0x10000350

08109348 <__malloc_unlock>:
 8109348:	4801      	ldr	r0, [pc, #4]	; (8109350 <__malloc_unlock+0x8>)
 810934a:	f000 b80c 	b.w	8109366 <__retarget_lock_release_recursive>
 810934e:	bf00      	nop
 8109350:	10000350 	.word	0x10000350

08109354 <_malloc_usable_size_r>:
 8109354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109358:	1f18      	subs	r0, r3, #4
 810935a:	2b00      	cmp	r3, #0
 810935c:	bfbc      	itt	lt
 810935e:	580b      	ldrlt	r3, [r1, r0]
 8109360:	18c0      	addlt	r0, r0, r3
 8109362:	4770      	bx	lr

08109364 <__retarget_lock_acquire_recursive>:
 8109364:	4770      	bx	lr

08109366 <__retarget_lock_release_recursive>:
 8109366:	4770      	bx	lr

08109368 <_sbrk>:
 8109368:	4a04      	ldr	r2, [pc, #16]	; (810937c <_sbrk+0x14>)
 810936a:	6811      	ldr	r1, [r2, #0]
 810936c:	4603      	mov	r3, r0
 810936e:	b909      	cbnz	r1, 8109374 <_sbrk+0xc>
 8109370:	4903      	ldr	r1, [pc, #12]	; (8109380 <_sbrk+0x18>)
 8109372:	6011      	str	r1, [r2, #0]
 8109374:	6810      	ldr	r0, [r2, #0]
 8109376:	4403      	add	r3, r0
 8109378:	6013      	str	r3, [r2, #0]
 810937a:	4770      	bx	lr
 810937c:	10000354 	.word	0x10000354
 8109380:	10000358 	.word	0x10000358

08109384 <_init>:
 8109384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109386:	bf00      	nop
 8109388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810938a:	bc08      	pop	{r3}
 810938c:	469e      	mov	lr, r3
 810938e:	4770      	bx	lr

08109390 <_fini>:
 8109390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109392:	bf00      	nop
 8109394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109396:	bc08      	pop	{r3}
 8109398:	469e      	mov	lr, r3
 810939a:	4770      	bx	lr
