

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Aug  5 22:50:11 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d3_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1281532|  1281532|  1281532|  1281532|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_out_fu_230   |dense_out   |     405|     405|     405|     405|   none  |
        |grp_conv_2_fu_300      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_conv_1_fu_312      |conv_1      |  309661|  309661|  309661|  309661|   none  |
        |grp_dense_1_fu_323     |dense_1     |  140351|  140351|  140351|  140351|   none  |
        |grp_dense_2_fu_335     |dense_2     |   10711|   10711|   10711|   10711|   none  |
        |grp_max_pool_1_fu_347  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_355  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_363        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1624|  1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1  |    56|    56|         2|          -|          -|    28|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    106|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       72|    181|   19261|  32489|    0|
|Memory           |       19|      -|      64|     15|    0|
|Multiplexer      |        -|      -|       -|    445|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       91|    181|   19432|  33055|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       32|     82|      18|     62|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-------+-------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------+--------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U   |cnn_CRTL_BUS_s_axi  |        0|      0|     36|     40|    0|
    |grp_conv_1_fu_312      |conv_1              |        1|      5|    697|   1502|    0|
    |grp_conv_2_fu_300      |conv_2              |        2|      5|    743|   1570|    0|
    |grp_dense_1_fu_323     |dense_1             |       65|      5|    603|   1236|    0|
    |grp_dense_2_fu_335     |dense_2             |        4|      5|    595|   1222|    0|
    |grp_dense_out_fu_230   |dense_out           |        0|    161|  16034|  25320|    0|
    |grp_flat_fu_363        |flat                |        0|      0|     84|    244|    0|
    |grp_max_pool_1_fu_347  |max_pool_1          |        0|      0|    239|    695|    0|
    |grp_max_pool_2_fu_355  |max_pool_2          |        0|      0|    230|    660|    0|
    +-----------------------+--------------------+---------+-------+-------+-------+-----+
    |Total                  |                    |       72|    181|  19261|  32489|    0|
    +-----------------------+--------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_U    |cnn_conv_1_input    |        2|   0|   0|    0|   784|   32|     1|        25088|
    |conv_1_out_U      |cnn_conv_1_out      |        8|   0|   0|    0|  4056|   32|     1|       129792|
    |conv_2_out_U      |cnn_conv_2_out      |        4|   0|   0|    0|  1936|   32|     1|        61952|
    |dense_1_out_U     |cnn_dense_1_out     |        1|   0|   0|    0|    50|   32|     1|         1600|
    |dense_2_out_U     |cnn_dense_2_out     |        0|  64|  15|    0|    30|   32|     1|          960|
    |max_pool_1_out_U  |cnn_max_pool_1_out  |        2|   0|   0|    0|  1014|   32|     1|        32448|
    |max_pool_2_out_U  |cnn_max_pool_2_out  |        1|   0|   0|    0|   400|   32|     1|        12800|
    |flat_array_U      |cnn_max_pool_2_out  |        1|   0|   0|    0|   400|   32|     1|        12800|
    +------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                    |       19|  64|  15|    0|  8670|  256|     8|       277440|
    +------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln27_fu_440_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_445_p2   |     +    |      0|  0|  14|          10|           1|
    |i_fu_377_p2          |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_383_p2      |     +    |      0|  0|  14|          10|           5|
    |j_fu_425_p2          |     +    |      0|  0|  15|           5|           1|
    |sub_ln27_fu_413_p2   |     -    |      0|  0|  13|          11|          11|
    |icmp_ln23_fu_371_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_419_p2  |   icmp   |      0|  0|  11|           5|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 106|          62|          38|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  97|         20|    1|         20|
    |conv_1_input_address0    |  15|          3|   10|         30|
    |conv_1_input_ce0         |  15|          3|    1|          3|
    |conv_1_out_address0      |  15|          3|   12|         36|
    |conv_1_out_ce0           |  15|          3|    1|          3|
    |conv_1_out_we0           |   9|          2|    1|          2|
    |conv_2_out_address0      |  15|          3|   11|         33|
    |conv_2_out_ce0           |  15|          3|    1|          3|
    |conv_2_out_we0           |   9|          2|    1|          2|
    |dense_1_out_address0     |  15|          3|    6|         18|
    |dense_1_out_ce0          |  15|          3|    1|          3|
    |dense_1_out_we0          |   9|          2|    1|          2|
    |dense_2_out_address0     |  15|          3|    5|         15|
    |dense_2_out_ce0          |  15|          3|    1|          3|
    |dense_2_out_ce1          |   9|          2|    1|          2|
    |dense_2_out_we0          |   9|          2|    1|          2|
    |flat_array_address0      |  15|          3|    9|         27|
    |flat_array_ce0           |  15|          3|    1|          3|
    |flat_array_we0           |   9|          2|    1|          2|
    |i_0_reg_198              |   9|          2|    5|         10|
    |ix_in_0_reg_186          |   9|          2|   10|         20|
    |ix_in_1_reg_209          |   9|          2|   10|         20|
    |j_0_reg_219              |   9|          2|    5|         10|
    |max_pool_1_out_address0  |  15|          3|   10|         30|
    |max_pool_1_out_ce0       |  15|          3|    1|          3|
    |max_pool_1_out_we0       |   9|          2|    1|          2|
    |max_pool_2_out_address0  |  15|          3|    9|         27|
    |max_pool_2_out_ce0       |  15|          3|    1|          3|
    |max_pool_2_out_we0       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 445|         92|  119|        336|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_486                    |  11|   0|   11|          0|
    |add_ln28_reg_491                    |  10|   0|   10|          0|
    |ap_CS_fsm                           |  19|   0|   19|          0|
    |grp_conv_1_fu_312_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_300_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_1_fu_323_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_2_fu_335_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_out_fu_230_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_363_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_347_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_355_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_198                         |   5|   0|    5|          0|
    |i_reg_458                           |   5|   0|    5|          0|
    |ix_in_0_reg_186                     |  10|   0|   10|          0|
    |ix_in_1_reg_209                     |  10|   0|   10|          0|
    |ix_in_reg_463                       |  10|   0|   10|          0|
    |j_0_reg_219                         |   5|   0|    5|          0|
    |j_reg_476                           |   5|   0|    5|          0|
    |sub_ln27_reg_468                    |   9|   0|   11|          2|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 107|   0|  109|          2|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

