/*****************************************************************************
 *
 * Freescale Confidential Proprietary
 *
 * Copyright (c) 2017 Freescale Semiconductor;
 * All Rights Reserved
 *
 *****************************************************************************
 *
 * THIS SOFTWARE IS PROVIDED BY FREESCALE "AS IS" AND ANY EXPRESSED OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL FREESCALE OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

// Generated from:
// C:\Users\B35006\workspaceS32DS.Vision.2.0\static_simple\model\static_simple.isp2 

#ifdef  __cplusplus
extern "C" {
#endif

#include "seq_graph.h"
#include "seq_graph_meta.h"
#include "static_simple_c.h"

#ifndef S32DS_BUILD
#include "kmem.c"
#endif
#include "kmem_sym.h"
// *** forwards needed for cross-linking ***

static SEQ_FdmaCfg_t FastDMA;
static SEQ_IpuCfg_t copy_1to1_ipus;
static SEQ_Load_t sCodecopy_1to1_ipus_copy_1to1_ipus;

/*** Buffers ****************************************************************/

SEQ_Buf_t SRAMBuffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  8,				// *** number of lines fitting into output buffer (wrap) ***
  5760 * 1,				// *** number of bytes per line ***
  BUF_ALIGN(5760),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 316 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
  // *** consumer/read #0 ***
  {
    (SEQ_Head_Ptr_t) 16 /* copy_1to1_ipus.mHead */,	// *** offset to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    1,				// *** number of lines required for processing ***
    5760 * 1,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    1,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #1 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #2 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #3 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #4 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #5 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #6 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #7 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },

  }
}; // SRAMBuffer_0

SEQ_Buf_t SRAMBuffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  8,				// *** number of lines fitting into output buffer (wrap) ***
  5760 * 1,				// *** number of bytes per line ***
  BUF_ALIGN(5760),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 16 /*copy_1to1_ipus*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
  // *** consumer/read #0 ***
  {
    (SEQ_Head_Ptr_t) 316 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
    1,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    1,				// *** number of lines required for processing ***
    5760 * 1,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    1,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #1 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #2 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #3 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #4 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #5 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #6 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #7 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },

  }
}; // SRAMBuffer_1

SEQ_Buf_t DDRBuffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  1080,				// *** number of lines fitting into output buffer (wrap) ***
  5760 * 1,				// *** number of bytes per line ***
  5760,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 0,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
  // *** consumer/read #0 ***
  {
    (SEQ_Head_Ptr_t) 316 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    1,				// *** number of lines required for processing ***
    5760 * 1,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    1,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #1 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #2 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #3 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #4 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #5 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #6 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #7 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },

  }
}; // DDRBuffer_0

SEQ_Buf_t DDRBuffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  1080,				// *** number of lines fitting into output buffer (wrap) ***
  5760 * 1,				// *** number of bytes per line ***
  5760,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 316 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
  // *** consumer/read #0 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    5760 * 1,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    1,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #1 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #2 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #3 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #4 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #5 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #6 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },
  // *** consumer/read #7 ***
  {
    (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
    0,				// *** the devices channel used ***
    0,				// *** number of lines to skip at frame begin ***
    0,				// *** number of lines required for processing ***
    0,				// *** number of bytes per line to read ***
    0,				// *** current relative index into source buffer (read) ***
    0,				// *** increment of current relative index ***
    0,				// *** total lines read from buffer ***
    0,				// *** buffer is ready to be read by this consumer ***
    0,				// *** maximum difference between read and write ***
    0,				// *** pad aligment ***
  },

  }
}; // DDRBuffer_1


static SEQ_CfgPara_t copy_1to1_ipusPara [] = {
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x10000100 },
    { D_IPUS_SYN_HOST_XCFG_OFF, (2880 << 16) | 0x1 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x10000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00058000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00058000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_IpuCfg_t copy_1to1_ipus = {
  {
    SEQ_NODE_SCALAR,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS,		// *** address of hardware device ***
    0,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  0x00000000,			// *** code entry address *** (TODO)

  0,					// *** current processing steps ***
  1080,					// *** number of processing steps per frame ***

  {
    // *** output buffer # ***
    {
      (SEQ_Buf_Ptr_t) 740 /* SRAMBuffer_1 */,			// *** pointer to output buffer ***
      {
        D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        2880,					// *** number of pixels to transfer ***
      },
    },
    // *** output buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
    },
    // *** output buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
    },
    // *** output buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
    },
  },	// output buffer structs

  {
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 524 /* SRAMBuffer_0 */,			// *** pointer to input buffer ***
      {
        D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        2880,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
    // *** input buffer # ***
    {
      (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
      {
        0,					// *** offset to SDMA's register ***
        0,					// *** number of first line to be used ***
        0,					// *** number of bytes to first pixel in line ***
        0,					// *** number of pixels to transfer ***
      },
      0,				// *** our index in buffers consumer array ***
      0,				// *** pad alignment ***
    },
  },	// input buffer structs
  (SEQ_CfgPara_CPtr_t) 240 /*copy_1to1_ipusPara */,	// *** pointer to configuration parameters ***
  6,					// *** number of configuration parameters following ***
  0,				// *** pad alignment ***
};

static SEQ_FdmaCfg_t FastDMA = {
  {
    SEQ_NODE_OTHER,			// *** type of engine ***
    (Addr_t)(uintptr_t)&FDMA,	// *** address of hardware device ***
    SEQ_OTHRIX_FDMA,			// *** index of requested engine ***
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  {
    // *** output buffer #0 ***
    {
      (SEQ_Buf_Ptr_t) 524 /* SRAMBuffer_0 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #1 ***
    {
      (SEQ_Buf_Ptr_t) 1172 /* DDRBuffer_1 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #2 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #3 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #4 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #5 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #6 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #7 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #8 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #9 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #10 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #11 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #12 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #13 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #14 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #15 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

  },

  // ### inputs ###############################################################

  {
    {
      // *** input buffer #0 ***
      (SEQ_Buf_Ptr_t) 956 /* DDRBuffer_0 */,	// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #1 ***
      (SEQ_Buf_Ptr_t) 740 /* SRAMBuffer_1 */,	// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #2 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #3 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #4 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #5 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #6 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #7 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #8 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #9 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #10 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #11 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #12 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #13 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #14 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #15 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

  },
}; // FastDMA

static SEQ_Load_t sCodecopy_1to1_ipus_copy_1to1_ipus = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS,		// *** address of hardware device ***
    0,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  copy_1to1_ipus_start,		// *** Kernel address in KMEM *** 
  copy_1to1_ipus_end - copy_1to1_ipus_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 16 /* copy_1to1_ipus.mHead */,			// *** pointer to IPU node to start ***
};


/*****************************************************************************
* exported data
*****************************************************************************/

// *** graph ***

SEQ_Head_Ptr_t gpGraph[] = {
  (SEQ_Head_Ptr_t) 316, // FastDMA
  (SEQ_Head_Ptr_t) 16, // copy_1to1_ipus
  (SEQ_Head_Ptr_t) 288, // sCodecopy_1to1_ipus_copy_1to1_ipus
  (SEQ_Head_Ptr_t) 0		// ** END ***
};

// *** Graph parsing metadata ***

static Object_t sObjectList[9] = {
  { &gpGraph,	16,	0 },
  { &copy_1to1_ipus,	224,	16 },
  { &copy_1to1_ipusPara,	48,	240 },
  { &sCodecopy_1to1_ipus_copy_1to1_ipus,	28,	288 },
  { &FastDMA,	208,	316 },
  { &SRAMBuffer_0,	216,	524 },
  { &SRAMBuffer_1,	216,	740 },
  { &DDRBuffer_0,	216,	956 },
  { &DDRBuffer_1,	216,	1172 },
};

static uint32_t sPointerList[] = {
  0, /* gpGraph: pointer to FastDMA */
  4, /* gpGraph: pointer to copy_1to1_ipus */
  8, /* gpGraph: pointer to sCodecopy_1to1_ipus_copy_1to1_ipus */
  40, /* copy_1to1_ipus: pointer to OUTput buffer */
  88, /* copy_1to1_ipus: pointer to INput buffer */
  232, /* copy_1to1_ipus: pointer to config parameters */
  312, /* sCodecopy_1to1_ipus_copy_1to1_ipus: pointer to copy_1to1_ipus.mHead */
  536, /* SRAMBuffer_0: pointer to producer */
  548, /* SRAMBuffer_0: pointer to consumer */
  752, /* SRAMBuffer_1: pointer to producer */
  764, /* SRAMBuffer_1: pointer to consumer */
  968, /* DDRBuffer_0: pointer to producer */
  980, /* DDRBuffer_0: pointer to consumer */
  1184, /* DDRBuffer_1: pointer to producer */
};

static uint32_t sBufferList[] = {
  524, /* SRAMBuffer_0 */
  740, /* SRAMBuffer_1 */
  956, /* DDRBuffer_0 */
  1172, /* DDRBuffer_1 */
};

static const char* scppFdmaChannelNames[] = {
  "FDMA_0",
  "FDMA_1",
};

static const char* scppBufferNames[] = {
  "SRAMBuffer_0",
  "SRAMBuffer_1",
  "DDRBuffer_0",
  "DDRBuffer_1",
};

GraphMetadata_t gGraphMetadata = {
  8,		// *** max number of buffer consumers
  1388,		// *** graph size [bytes]
  (const Object_t*) &sObjectList,	// *** object list pointer
  9,		// *** object count
  (const uint32_t*) &sPointerList,	// *** pointer list pointer
  14,		// *** pointer count
  (const uint32_t*) &sBufferList,	// *** buffer list pointer
  4,		// *** buffer count
  {
    0
  },
  { // MIPI-CSI metadata
    { // node not used
      CSI_NONE, 0, {0}, {0}
    },
    { // node not used
      CSI_NONE, 0, {0}, {0}
    },
  },
  { // VIU Lite metadata
    { // node not used
      VIU_NONE, 0, 0
    },
    { // node not used
      VIU_NONE, 0, 0
    },
  },
  scppFdmaChannelNames,
  scppBufferNames
};

#ifdef  __cplusplus
}
#endif

/*EOF*/
