{
	"DESIGN_NAME": "AesCTR",
	"VERILOG_FILES": [
		"dir::AES.srcs/sources_1/new/AddRoundKey.sv",
		"dir::AES.srcs/sources_1/new/AesCTR.sv",
		"dir::AES.srcs/sources_1/new/AesCore.sv",
		"dir::AES.srcs/sources_1/new/Cipher.sv",
		"dir::AES.srcs/sources_1/new/InvCipher.sv",
		"dir::AES.srcs/sources_1/new/InvMixColumns.sv",
		"dir::AES.srcs/sources_1/new/InvSBox.sv",
		"dir::AES.srcs/sources_1/new/InvShiftRows.sv",
		"dir::AES.srcs/sources_1/new/InvSubBytes.sv",
		"dir::AES.srcs/sources_1/new/KeyExpansion.sv",
		"dir::AES.srcs/sources_1/new/MixColumns.sv",
		"dir::AES.srcs/sources_1/new/Rcon.sv",
		"dir::AES.srcs/sources_1/new/SBox.sv",
		"dir::AES.srcs/sources_1/new/ShiftRows.sv",
		"dir::AES.srcs/sources_1/new/SubBytes.sv"
	],
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD": 25,
	"FP_CORE_UTIL": 40,
	"GRT_ANTENNA_ITERS": 10,
	"GRT_ANTENNA_MARGIN": 15,
	"RUN_HEURISTIC_DIODE_INSERTION": true,
	"DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
	"PL_WIRE_LENGTH_COEF": 0.05,
	"MAX_TRANSITION_CONSTRAINT": 2,
	"DESIGN_REPAIR_MAX_SLEW_PCT": 35,
	"DESIGN_REPAIR_MAX_CAP_PCT": 35,
	"DEFAULT_CORNER": "max_ss_100C_1v60",
	"RUN_POST_GRT_DESIGN_REPAIR": true,
	"HEURISTIC_ANTENNA_THRESHOLD": 200,
	"FP_SIZING": "absolute",
	"DIE_AREA": [0, 0, 1200, 1200],
	"PNR_SDC_FILE": "dir::pnr.sdc",
	"SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
