/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~in_data[109];
  assign celloutsig_1_0z = ~(in_data[178] ^ in_data[148]);
  assign celloutsig_1_4z = ~(in_data[183] ^ celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ in_data[191]);
  assign celloutsig_1_7z = ~(in_data[98] ^ celloutsig_1_4z);
  reg [4:0] _05_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _05_ <= 5'h00;
    else _05_ <= { in_data[19:16], celloutsig_0_2z };
  assign out_data[36:32] = _05_;
  assign celloutsig_0_0z = in_data[74:72] / { 1'h1, in_data[79:78] };
  assign celloutsig_0_1z = celloutsig_0_0z[0] & ~(in_data[51]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_1_3z = in_data[181:176] * { in_data[190:186], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[151:149], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z } * celloutsig_1_5z[10:3];
  assign celloutsig_1_12z = { celloutsig_1_5z[5:2], celloutsig_1_0z, celloutsig_1_8z } * { celloutsig_1_11z[7:3], celloutsig_1_7z };
  assign celloutsig_1_17z = in_data[114:110] * celloutsig_1_12z[5:1];
  assign celloutsig_1_18z = { celloutsig_1_13z[1], celloutsig_1_17z, celloutsig_1_8z } * { celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_3z[3:1], celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_0z } * in_data[140:131];
  assign celloutsig_0_5z = | in_data[36:26];
  assign celloutsig_1_8z = ^ { celloutsig_1_3z[2:0], celloutsig_1_2z };
  assign celloutsig_1_9z = ^ { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[104:102], celloutsig_1_0z } >>> in_data[152:149];
  assign celloutsig_1_5z = { in_data[119:116], celloutsig_1_2z, celloutsig_1_3z } >>> { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_11z[6:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_12z } >>> { celloutsig_1_12z[3:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z };
  assign { out_data[134:128], out_data[105:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
