Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: dma_engine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dma_engine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dma_engine"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : dma_engine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
CASE Implementation Style          : Full-Parallel
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Upper
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_pack.vhd" into library work
Parsing package <mlite_pack>.
Parsing package body <mlite_pack>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\conversion.vhd" into library work
Parsing package <conversion>.
Parsing package body <conversion>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd" into library work
Parsing entity <dma_engine>.
Parsing architecture <logic> of entity <dma_engine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dma_engine> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd" Line 78: Assignment to ptr_src_2 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dma_engine>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd".
WARNING:Xst:647 - Input <mem_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_byte_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <dma_state>.
    Found 4-bit register for signal <byte_we>.
    Found 32-bit register for signal <address>.
    Found 32-bit register for signal <ptr_src>.
    Found 32-bit register for signal <ptr_dst>.
    Found 32-bit register for signal <data_write>.
    Found 8-bit register for signal <dma_type>.
    Found 16-bit register for signal <nWords>.
    Found 1-bit register for signal <pause_out>.
    Found 32-bit register for signal <struc_ptr>.
INFO:Xst:1799 - State read_ptr_src_2 is never reached in FSM <dma_state>.
    Found finite state machine <FSM_0> for signal <dma_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waiting                                        |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <struc_ptr[31]_GND_6_o_add_18_OUT> created at line 171.
    Found 32-bit adder for signal <ptr_src[31]_GND_6_o_add_22_OUT> created at line 203.
    Found 32-bit adder for signal <ptr_dst[31]_GND_6_o_add_27_OUT> created at line 230.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_29_OUT<15:0>> created at line 233.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 189 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dma_engine> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit subtractor                                     : 1
 32-bit adder                                          : 3
# Registers                                            : 9
 1-bit register                                        : 1
 16-bit register                                       : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 10
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dma_engine>.
The following registers are absorbed into counter <nWords>: 1 register on signal <nWords>.
Unit <dma_engine> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 1
 16-bit down counter                                   : 1
# Registers                                            : 173
 Flip-Flops                                            : 173
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 35
 32-bit 2-to-1 multiplexer                             : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <dma_state[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 waiting         | 0000
 nexts           | 0001
 addr_dma_type   | 0010
 read_dma_type   | 0011
 read_ptr_src    | 0100
 read_ptr_src_2  | unreached
 read_ptr_src_3  | 0110
 read_ptr_dst    | 0111
 read_nb_words   | 1000
 select_type     | 1001
 cpy_init_data   | 1010
 cpy_read_data   | 1011
 cpy_write_data  | 1100
 init_write_data | 1101
 wait_one_cycle  | 1110
-----------------------------
INFO:Xst:2261 - The FF/Latch <byte_we_0> in Unit <dma_engine> is equivalent to the following 3 FFs/Latches, which will be removed : <byte_we_1> <byte_we_2> <byte_we_3> 

Optimizing unit <dma_engine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dma_engine, actual ratio is 0.

Pipelining and Register Balancing Report ...

Processing Unit <dma_engine> :
	Register(s) dma_type_1 dma_type_0 dma_type_2 dma_type_3 dma_type_4 GND_6_o_dma_type[7]_equal_20_o<7>_SW0_FRB has(ve) been forward balanced into : GND_6_o_dma_type[7]_equal_20_o<7>_FRB.
	Register(s) dma_type_2 dma_type_1 dma_type_0 has(ve) been forward balanced into : GND_6_o_dma_type[7]_equal_20_o<7>_SW1_FRB.
	Register(s) dma_type_7 dma_type_6 dma_type_5 has(ve) been forward balanced into : GND_6_o_dma_type[7]_equal_20_o<7>_SW0_FRB.
	Register(s) address_0 has(ve) been backward balanced into : address_0_BRB0 address_0_BRB1 address_0_BRB2 address_0_BRB3 address_0_BRB4 address_0_BRB6 .
	Register(s) address_1 has(ve) been backward balanced into : address_1_BRB1 address_1_BRB2 address_1_BRB3 address_1_BRB4 .
	Register(s) address_10 has(ve) been backward balanced into : address_10_BRB1 address_10_BRB2 address_10_BRB3 address_10_BRB4 .
	Register(s) address_11 has(ve) been backward balanced into : address_11_BRB1 address_11_BRB2 address_11_BRB3 address_11_BRB4 .
	Register(s) address_12 has(ve) been backward balanced into : address_12_BRB1 address_12_BRB2 address_12_BRB3 address_12_BRB4 .
	Register(s) address_13 has(ve) been backward balanced into : address_13_BRB1 address_13_BRB2 address_13_BRB3 address_13_BRB4 .
	Register(s) address_14 has(ve) been backward balanced into : address_14_BRB1 address_14_BRB2 address_14_BRB3 address_14_BRB4 .
	Register(s) address_15 has(ve) been backward balanced into : address_15_BRB1 address_15_BRB2 address_15_BRB3 address_15_BRB4 .
	Register(s) address_16 has(ve) been backward balanced into : address_16_BRB1 address_16_BRB2 address_16_BRB3 address_16_BRB4 .
	Register(s) address_17 has(ve) been backward balanced into : address_17_BRB1 address_17_BRB2 address_17_BRB3 address_17_BRB4 .
	Register(s) address_18 has(ve) been backward balanced into : address_18_BRB1 address_18_BRB2 address_18_BRB3 address_18_BRB4 .
	Register(s) address_19 has(ve) been backward balanced into : address_19_BRB1 address_19_BRB2 address_19_BRB3 address_19_BRB4 .
	Register(s) address_2 has(ve) been backward balanced into : address_2_BRB0 address_2_BRB1 address_2_BRB2 address_2_BRB3 address_2_BRB4 address_2_BRB7 address_2_BRB8.
	Register(s) address_20 has(ve) been backward balanced into : address_20_BRB1 address_20_BRB2 address_20_BRB3 address_20_BRB4 .
	Register(s) address_21 has(ve) been backward balanced into : address_21_BRB1 address_21_BRB2 address_21_BRB3 address_21_BRB4 .
	Register(s) address_22 has(ve) been backward balanced into : address_22_BRB1 address_22_BRB2 address_22_BRB3 address_22_BRB4 .
	Register(s) address_23 has(ve) been backward balanced into : address_23_BRB1 address_23_BRB2 address_23_BRB3 address_23_BRB4 .
	Register(s) address_24 has(ve) been backward balanced into : address_24_BRB1 address_24_BRB2 address_24_BRB3 address_24_BRB4 .
	Register(s) address_25 has(ve) been backward balanced into : address_25_BRB1 address_25_BRB2 address_25_BRB3 address_25_BRB4 .
	Register(s) address_26 has(ve) been backward balanced into : address_26_BRB1 address_26_BRB2 address_26_BRB3 address_26_BRB4 .
	Register(s) address_27 has(ve) been backward balanced into : address_27_BRB1 address_27_BRB2 address_27_BRB3 address_27_BRB4 .
	Register(s) address_28 has(ve) been backward balanced into : address_28_BRB1 address_28_BRB2 address_28_BRB3 address_28_BRB4 .
	Register(s) address_29 has(ve) been backward balanced into : address_29_BRB1 address_29_BRB2 address_29_BRB3 address_29_BRB4 .
	Register(s) address_3 has(ve) been backward balanced into : address_3_BRB0 address_3_BRB1 address_3_BRB2 address_3_BRB3 address_3_BRB4 .
	Register(s) address_30 has(ve) been backward balanced into : address_30_BRB1 address_30_BRB2 address_30_BRB3 address_30_BRB4 .
	Register(s) address_31 has(ve) been backward balanced into : address_31_BRB1 address_31_BRB2 address_31_BRB3 address_31_BRB4 .
	Register(s) address_4 has(ve) been backward balanced into : address_4_BRB1 address_4_BRB2 address_4_BRB3 address_4_BRB4 .
	Register(s) address_5 has(ve) been backward balanced into : address_5_BRB1 address_5_BRB2 address_5_BRB3 address_5_BRB4 .
	Register(s) address_6 has(ve) been backward balanced into : address_6_BRB1 address_6_BRB2 address_6_BRB3 address_6_BRB4 .
	Register(s) address_7 has(ve) been backward balanced into : address_7_BRB1 address_7_BRB2 address_7_BRB3 address_7_BRB4 .
	Register(s) address_8 has(ve) been backward balanced into : address_8_BRB1 address_8_BRB2 address_8_BRB3 address_8_BRB4 .
	Register(s) address_9 has(ve) been backward balanced into : address_9_BRB1 address_9_BRB2 address_9_BRB3 address_9_BRB4 .
	Register(s) data_write_0 has(ve) been backward balanced into : data_write_0_BRB1 data_write_0_BRB2 data_write_0_BRB3 data_write_0_BRB4 data_write_0_BRB5.
	Register(s) data_write_1 has(ve) been backward balanced into : data_write_1_BRB2.
	Register(s) data_write_10 has(ve) been backward balanced into : data_write_10_BRB2.
	Register(s) data_write_11 has(ve) been backward balanced into : data_write_11_BRB2.
	Register(s) data_write_12 has(ve) been backward balanced into : data_write_12_BRB2.
	Register(s) data_write_13 has(ve) been backward balanced into : data_write_13_BRB2.
	Register(s) data_write_14 has(ve) been backward balanced into : data_write_14_BRB2.
	Register(s) data_write_15 has(ve) been backward balanced into : data_write_15_BRB2.
	Register(s) data_write_16 has(ve) been backward balanced into : data_write_16_BRB2.
	Register(s) data_write_17 has(ve) been backward balanced into : data_write_17_BRB2.
	Register(s) data_write_18 has(ve) been backward balanced into : data_write_18_BRB2.
	Register(s) data_write_19 has(ve) been backward balanced into : data_write_19_BRB2.
	Register(s) data_write_2 has(ve) been backward balanced into : data_write_2_BRB2.
	Register(s) data_write_20 has(ve) been backward balanced into : data_write_20_BRB2.
	Register(s) data_write_21 has(ve) been backward balanced into : data_write_21_BRB2.
	Register(s) data_write_22 has(ve) been backward balanced into : data_write_22_BRB2.
	Register(s) data_write_23 has(ve) been backward balanced into : data_write_23_BRB2.
	Register(s) data_write_24 has(ve) been backward balanced into : data_write_24_BRB2.
	Register(s) data_write_25 has(ve) been backward balanced into : data_write_25_BRB2.
	Register(s) data_write_26 has(ve) been backward balanced into : data_write_26_BRB2.
	Register(s) data_write_27 has(ve) been backward balanced into : data_write_27_BRB2.
	Register(s) data_write_28 has(ve) been backward balanced into : data_write_28_BRB2.
	Register(s) data_write_29 has(ve) been backward balanced into : data_write_29_BRB2.
	Register(s) data_write_3 has(ve) been backward balanced into : data_write_3_BRB2.
	Register(s) data_write_30 has(ve) been backward balanced into : data_write_30_BRB2.
	Register(s) data_write_31 has(ve) been backward balanced into : data_write_31_BRB2.
	Register(s) data_write_4 has(ve) been backward balanced into : data_write_4_BRB2.
	Register(s) data_write_5 has(ve) been backward balanced into : data_write_5_BRB2.
	Register(s) data_write_6 has(ve) been backward balanced into : data_write_6_BRB2.
	Register(s) data_write_7 has(ve) been backward balanced into : data_write_7_BRB2.
	Register(s) data_write_8 has(ve) been backward balanced into : data_write_8_BRB2.
	Register(s) data_write_9 has(ve) been backward balanced into : data_write_9_BRB2.
	Register(s) ptr_dst_10 has(ve) been backward balanced into : ptr_dst_10_BRB1 ptr_dst_10_BRB2.
	Register(s) ptr_dst_11 has(ve) been backward balanced into : ptr_dst_11_BRB1 ptr_dst_11_BRB2.
	Register(s) ptr_dst_12 has(ve) been backward balanced into : ptr_dst_12_BRB1 ptr_dst_12_BRB2.
	Register(s) ptr_dst_13 has(ve) been backward balanced into : ptr_dst_13_BRB1 ptr_dst_13_BRB2.
	Register(s) ptr_dst_14 has(ve) been backward balanced into : ptr_dst_14_BRB1 ptr_dst_14_BRB2.
	Register(s) ptr_dst_15 has(ve) been backward balanced into : ptr_dst_15_BRB1 ptr_dst_15_BRB2.
	Register(s) ptr_dst_16 has(ve) been backward balanced into : ptr_dst_16_BRB1 ptr_dst_16_BRB2.
	Register(s) ptr_dst_17 has(ve) been backward balanced into : ptr_dst_17_BRB1 ptr_dst_17_BRB2.
	Register(s) ptr_dst_18 has(ve) been backward balanced into : ptr_dst_18_BRB1 ptr_dst_18_BRB2.
	Register(s) ptr_dst_19 has(ve) been backward balanced into : ptr_dst_19_BRB1 ptr_dst_19_BRB2.
	Register(s) ptr_dst_20 has(ve) been backward balanced into : ptr_dst_20_BRB1 ptr_dst_20_BRB2.
	Register(s) ptr_dst_21 has(ve) been backward balanced into : ptr_dst_21_BRB1 ptr_dst_21_BRB2.
	Register(s) ptr_dst_22 has(ve) been backward balanced into : ptr_dst_22_BRB1 ptr_dst_22_BRB2.
	Register(s) ptr_dst_23 has(ve) been backward balanced into : ptr_dst_23_BRB1 ptr_dst_23_BRB2.
	Register(s) ptr_dst_24 has(ve) been backward balanced into : ptr_dst_24_BRB1 ptr_dst_24_BRB2.
	Register(s) ptr_dst_25 has(ve) been backward balanced into : ptr_dst_25_BRB1 ptr_dst_25_BRB2.
	Register(s) ptr_dst_26 has(ve) been backward balanced into : ptr_dst_26_BRB1 ptr_dst_26_BRB2.
	Register(s) ptr_dst_27 has(ve) been backward balanced into : ptr_dst_27_BRB1 ptr_dst_27_BRB2.
	Register(s) ptr_dst_28 has(ve) been backward balanced into : ptr_dst_28_BRB1 ptr_dst_28_BRB2.
	Register(s) ptr_dst_29 has(ve) been backward balanced into : ptr_dst_29_BRB1 ptr_dst_29_BRB2.
	Register(s) ptr_dst_30 has(ve) been backward balanced into : ptr_dst_30_BRB1 ptr_dst_30_BRB2.
	Register(s) ptr_dst_31 has(ve) been backward balanced into : ptr_dst_31_BRB0 ptr_dst_31_BRB1 ptr_dst_31_BRB2.
	Register(s) ptr_dst_9 has(ve) been backward balanced into : ptr_dst_9_BRB1 ptr_dst_9_BRB2.
	Register(s) ptr_src_10 has(ve) been backward balanced into : ptr_src_10_BRB1 ptr_src_10_BRB2.
	Register(s) ptr_src_11 has(ve) been backward balanced into : ptr_src_11_BRB1 ptr_src_11_BRB2.
	Register(s) ptr_src_12 has(ve) been backward balanced into : ptr_src_12_BRB1 ptr_src_12_BRB2.
	Register(s) ptr_src_13 has(ve) been backward balanced into : ptr_src_13_BRB1 ptr_src_13_BRB2.
	Register(s) ptr_src_14 has(ve) been backward balanced into : ptr_src_14_BRB1 ptr_src_14_BRB2.
	Register(s) ptr_src_15 has(ve) been backward balanced into : ptr_src_15_BRB1 ptr_src_15_BRB2.
	Register(s) ptr_src_16 has(ve) been backward balanced into : ptr_src_16_BRB1 ptr_src_16_BRB2.
	Register(s) ptr_src_17 has(ve) been backward balanced into : ptr_src_17_BRB1 ptr_src_17_BRB2.
	Register(s) ptr_src_18 has(ve) been backward balanced into : ptr_src_18_BRB1 ptr_src_18_BRB2.
	Register(s) ptr_src_19 has(ve) been backward balanced into : ptr_src_19_BRB1 ptr_src_19_BRB2.
	Register(s) ptr_src_20 has(ve) been backward balanced into : ptr_src_20_BRB1 ptr_src_20_BRB2.
	Register(s) ptr_src_21 has(ve) been backward balanced into : ptr_src_21_BRB1 ptr_src_21_BRB2.
	Register(s) ptr_src_22 has(ve) been backward balanced into : ptr_src_22_BRB1 ptr_src_22_BRB2.
	Register(s) ptr_src_23 has(ve) been backward balanced into : ptr_src_23_BRB1 ptr_src_23_BRB2.
	Register(s) ptr_src_24 has(ve) been backward balanced into : ptr_src_24_BRB1 ptr_src_24_BRB2.
	Register(s) ptr_src_25 has(ve) been backward balanced into : ptr_src_25_BRB1 ptr_src_25_BRB2.
	Register(s) ptr_src_26 has(ve) been backward balanced into : ptr_src_26_BRB1 ptr_src_26_BRB2.
	Register(s) ptr_src_27 has(ve) been backward balanced into : ptr_src_27_BRB1 ptr_src_27_BRB2.
	Register(s) ptr_src_28 has(ve) been backward balanced into : ptr_src_28_BRB1 ptr_src_28_BRB2.
	Register(s) ptr_src_29 has(ve) been backward balanced into : ptr_src_29_BRB1 ptr_src_29_BRB2.
	Register(s) ptr_src_30 has(ve) been backward balanced into : ptr_src_30_BRB1 ptr_src_30_BRB2.
	Register(s) ptr_src_31 has(ve) been backward balanced into : ptr_src_31_BRB0 ptr_src_31_BRB1 ptr_src_31_BRB2.
	Register(s) ptr_src_9 has(ve) been backward balanced into : ptr_src_9_BRB1 ptr_src_9_BRB2.
	Register(s) struc_ptr_10 has(ve) been backward balanced into : struc_ptr_10_BRB0 struc_ptr_10_BRB3.
	Register(s) struc_ptr_11 has(ve) been backward balanced into : struc_ptr_11_BRB0 struc_ptr_11_BRB3.
	Register(s) struc_ptr_12 has(ve) been backward balanced into : struc_ptr_12_BRB0 struc_ptr_12_BRB3.
	Register(s) struc_ptr_13 has(ve) been backward balanced into : struc_ptr_13_BRB0 struc_ptr_13_BRB3.
	Register(s) struc_ptr_14 has(ve) been backward balanced into : struc_ptr_14_BRB0 struc_ptr_14_BRB3.
	Register(s) struc_ptr_15 has(ve) been backward balanced into : struc_ptr_15_BRB0 struc_ptr_15_BRB3.
	Register(s) struc_ptr_16 has(ve) been backward balanced into : struc_ptr_16_BRB0 struc_ptr_16_BRB3.
	Register(s) struc_ptr_17 has(ve) been backward balanced into : struc_ptr_17_BRB0 struc_ptr_17_BRB3.
	Register(s) struc_ptr_18 has(ve) been backward balanced into : struc_ptr_18_BRB0 struc_ptr_18_BRB3.
	Register(s) struc_ptr_19 has(ve) been backward balanced into : struc_ptr_19_BRB0 struc_ptr_19_BRB3.
	Register(s) struc_ptr_20 has(ve) been backward balanced into : struc_ptr_20_BRB0 struc_ptr_20_BRB3.
	Register(s) struc_ptr_21 has(ve) been backward balanced into : struc_ptr_21_BRB0 struc_ptr_21_BRB3.
	Register(s) struc_ptr_22 has(ve) been backward balanced into : struc_ptr_22_BRB0 struc_ptr_22_BRB3.
	Register(s) struc_ptr_23 has(ve) been backward balanced into : struc_ptr_23_BRB0 struc_ptr_23_BRB3.
	Register(s) struc_ptr_24 has(ve) been backward balanced into : struc_ptr_24_BRB0 struc_ptr_24_BRB3.
	Register(s) struc_ptr_25 has(ve) been backward balanced into : struc_ptr_25_BRB0 struc_ptr_25_BRB3.
	Register(s) struc_ptr_26 has(ve) been backward balanced into : struc_ptr_26_BRB0 struc_ptr_26_BRB3.
	Register(s) struc_ptr_27 has(ve) been backward balanced into : struc_ptr_27_BRB0 struc_ptr_27_BRB3.
	Register(s) struc_ptr_28 has(ve) been backward balanced into : struc_ptr_28_BRB0 struc_ptr_28_BRB3.
	Register(s) struc_ptr_29 has(ve) been backward balanced into : struc_ptr_29_BRB0 struc_ptr_29_BRB3.
	Register(s) struc_ptr_30 has(ve) been backward balanced into : struc_ptr_30_BRB0 struc_ptr_30_BRB3.
	Register(s) struc_ptr_31 has(ve) been backward balanced into : struc_ptr_31_BRB0 struc_ptr_31_BRB1 struc_ptr_31_BRB2 struc_ptr_31_BRB3.
	Register(s) struc_ptr_9 has(ve) been backward balanced into : struc_ptr_9_BRB0 struc_ptr_9_BRB3.
Unit <dma_engine> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 366
 Flip-Flops                                            : 366

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dma_engine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 536
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 86
#      LUT2                        : 2
#      LUT3                        : 116
#      LUT4                        : 39
#      LUT5                        : 34
#      LUT6                        : 45
#      MUXCY                       : 102
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 366
#      FD                          : 1
#      FDC                         : 6
#      FDCE                        : 121
#      FDE                         : 234
#      FDP                         : 2
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 135
#      IBUF                        : 66
#      OBUF                        : 69

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             366  out of  126800     0%  
 Number of Slice LUTs:                  326  out of  63400     0%  
    Number used as Logic:               326  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    406
   Number with an unused Flip Flop:      40  out of    406     9%  
   Number with an unused LUT:            80  out of    406    19%  
   Number of fully used LUT-FF pairs:   286  out of    406    70%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         172
 Number of bonded IOBs:                 136  out of    210    64%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 366   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.549ns (Maximum Frequency: 281.750MHz)
   Minimum input arrival time before clock: 3.538ns
   Maximum output required time after clock: 2.415ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.549ns (frequency: 281.750MHz)
  Total number of paths / destination ports: 6648 / 585
-------------------------------------------------------------------------
Delay:               3.549ns (Levels of Logic = 25)
  Source:            STRUC_PTR_9_BRB3 (FF)
  Destination:       STRUC_PTR_31_BRB0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: STRUC_PTR_9_BRB3 to STRUC_PTR_31_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.776  STRUC_PTR_9_BRB3 (STRUC_PTR_9_BRB3)
     LUT4:I0->O            1   0.124   0.421  MMUX__N0245321 (STRUC_PTR_9)
     LUT1:I0->O            1   0.124   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<9>_RT (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<9>_RT)
     MUXCY:S->O            1   0.472   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<9> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<9>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<10> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<10>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<11> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<11>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<12> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<12>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<13> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<13>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<14> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<14>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<15> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<15>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<16> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<16>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<17> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<17>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<18> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<18>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<19> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<19>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<20> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<20>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<21> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<21>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<22> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<22>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<23> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<23>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<24> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<24>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<25> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<25>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<26> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<26>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<27> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<27>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<28> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<28>)
     MUXCY:CI->O           1   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<29> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<29>)
     MUXCY:CI->O           0   0.029   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<30> (MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_CY<30>)
     XORCY:CI->O           2   0.510   0.000  MADD_STRUC_PTR[31]_GND_6_O_ADD_18_OUT_XOR<31> (STRUC_PTR[31]_GND_6_O_ADD_18_OUT<31>)
     FDE:D                     0.030          STRUC_PTR_31_BRB0
    ----------------------------------------
    Total                      3.549ns (2.352ns logic, 1.197ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 526 / 372
-------------------------------------------------------------------------
Offset:              3.538ns (Levels of Logic = 6)
  Source:            DATA_READ<2> (PAD)
  Destination:       DMA_STATE_FSM_FFD4 (FF)
  Destination Clock: CLK rising

  Data Path: DATA_READ<2> to DMA_STATE_FSM_FFD4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.576  DATA_READ_2_IBUF (DATA_READ_2_IBUF)
     LUT2:I0->O            1   0.124   0.421  GND_6_O_DATA_READ[7]_EQUAL_10_O<7>1_SW0 (N64)
     LUT6:I5->O            3   0.124   0.933  GND_6_O_DATA_READ[7]_EQUAL_10_O<7>1 (GND_6_O_DATA_READ[7]_EQUAL_10_O<7>1)
     LUT6:I1->O            1   0.124   0.421  DMA_STATE_FSM_FFD4-IN1 (DMA_STATE_FSM_FFD4-IN1)
     LUT6:I5->O            1   0.124   0.536  DMA_STATE_FSM_FFD4-IN2 (DMA_STATE_FSM_FFD4-IN2)
     LUT6:I4->O            1   0.124   0.000  DMA_STATE_FSM_FFD4-IN5 (DMA_STATE_FSM_FFD4-IN)
     FDC:D                     0.030          DMA_STATE_FSM_FFD4
    ----------------------------------------
    Total                      3.538ns (0.651ns logic, 2.887ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 421 / 69
-------------------------------------------------------------------------
Offset:              2.415ns (Levels of Logic = 3)
  Source:            ADDRESS_3_BRB0 (FF)
  Destination:       ADDRESS<31> (PAD)
  Source Clock:      CLK rising

  Data Path: ADDRESS_3_BRB0 to ADDRESS<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            32   0.478   0.869  ADDRESS_3_BRB0 (ADDRESS_3_BRB0)
     LUT3:I0->O            1   0.124   0.421  MMUX_DMA_STATE[3]_X_6_O_WIDE_MUX_34_OUT26_SW0 (N185)
     LUT6:I5->O            1   0.124   0.399  MMUX_DMA_STATE[3]_X_6_O_WIDE_MUX_34_OUT26 (ADDRESS_3)
     OBUF:I->O                 0.000          ADDRESS_3_OBUF (ADDRESS<3>)
    ----------------------------------------
    Total                      2.415ns (0.726ns logic, 1.689ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.549|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.93 secs
 
--> 

Total memory usage is 410984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

