m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/research/FPGA/modelsimtest
vTb_TopModule
Z0 !s110 1611190633
!i10b 1
!s100 22oGHNOogGQb9jm^0hJVK2
IFOLM<`l4QM2J532^@izi=1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/research/VScode/test_bench_practice/L01_LED
w1611189614
8D:/research/VScode/test_bench_practice/L01_LED/tb/Tb_TopModule.v
FD:/research/VScode/test_bench_practice/L01_LED/tb/Tb_TopModule.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1611190633.000000
!s107 D:/research/VScode/test_bench_practice/L01_LED/tb/Tb_TopModule.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/research/VScode/test_bench_practice/L01_LED/tb/Tb_TopModule.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@tb_@top@module
vTopModule
R0
!i10b 1
!s100 CTcgN9N2G0Zchba9@=n?81
I?MNQL7?;?LEa>X5BWWePS2
R1
R2
w1611190621
8D:/research/VScode/test_bench_practice/L01_LED/src/TopModule.v
FD:/research/VScode/test_bench_practice/L01_LED/src/TopModule.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/research/VScode/test_bench_practice/L01_LED/src/TopModule.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/research/VScode/test_bench_practice/L01_LED/src/TopModule.v|
!i113 1
R5
R6
n@top@module
