<stg><name>edot.426_Pipeline_edot</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasUpper_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32">
<![CDATA[
newFuncRoot:4 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:5 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln273 = br void %VITIS_LOOP_278_1.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_278_1.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.i:2 %zext_ln269 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_278_1.i:3 %icmp_ln273 = icmp_slt  i32 %zext_ln269, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_278_1.i:4 %br_ln273 = br i1 %icmp_ln273, void %edot.4.exit.exitStub, void %VITIS_LOOP_278_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_278_1.split.i:0 %add_ln273 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.split.i:74 %muxLogicData_to_store_ln273 = muxlogic i31 %add_ln273

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln273"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.split.i:75 %muxLogicAddr_to_store_ln273 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln273"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:76 %store_ln273 = store i31 %add_ln273, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:3 %muxLogicCE_to_primalInfeasBound_fifo_ub_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_primalInfeasBound_fifo_ub_i_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_278_1.split.i:4 %primalInfeasBound_fifo_ub_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_fifo_ub_i

]]></Node>
<StgValue><ssdm name="primalInfeasBound_fifo_ub_i_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:5 %trunc_ln275 = trunc i512 %primalInfeasBound_fifo_ub_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:6 %trunc_ln275_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln275_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:7 %trunc_ln275_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln275_8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:8 %trunc_ln275_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln275_9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:9 %trunc_ln275_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln275_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:10 %trunc_ln275_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln275_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:11 %trunc_ln275_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln275_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:12 %trunc_ln275_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_ub_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln275_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:13 %bitcast_ln275 = bitcast i64 %trunc_ln275

]]></Node>
<StgValue><ssdm name="bitcast_ln275"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:14 %bitcast_ln275_1 = bitcast i64 %trunc_ln275_7

]]></Node>
<StgValue><ssdm name="bitcast_ln275_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:15 %bitcast_ln275_2 = bitcast i64 %trunc_ln275_8

]]></Node>
<StgValue><ssdm name="bitcast_ln275_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:16 %bitcast_ln275_3 = bitcast i64 %trunc_ln275_9

]]></Node>
<StgValue><ssdm name="bitcast_ln275_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:17 %bitcast_ln275_4 = bitcast i64 %trunc_ln275_s

]]></Node>
<StgValue><ssdm name="bitcast_ln275_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:18 %bitcast_ln275_5 = bitcast i64 %trunc_ln275_1

]]></Node>
<StgValue><ssdm name="bitcast_ln275_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:19 %bitcast_ln275_6 = bitcast i64 %trunc_ln275_2

]]></Node>
<StgValue><ssdm name="bitcast_ln275_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:20 %bitcast_ln275_7 = bitcast i64 %trunc_ln275_3

]]></Node>
<StgValue><ssdm name="bitcast_ln275_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:21 %muxLogicCE_to_hasUpper_fifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_hasUpper_fifo_i_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_278_1.split.i:22 %hasUpper_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %hasUpper_fifo_i

]]></Node>
<StgValue><ssdm name="hasUpper_fifo_i_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:23 %trunc_ln276 = trunc i512 %hasUpper_fifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln276"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:24 %trunc_ln276_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln276_7"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:25 %trunc_ln276_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln276_8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:26 %trunc_ln276_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln276_9"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:27 %trunc_ln276_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln276_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:28 %trunc_ln276_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln276_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:29 %trunc_ln276_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln276_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:30 %trunc_ln276_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasUpper_fifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln276_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:31 %bitcast_ln276 = bitcast i64 %trunc_ln276

]]></Node>
<StgValue><ssdm name="bitcast_ln276"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:32 %bitcast_ln276_1 = bitcast i64 %trunc_ln276_7

]]></Node>
<StgValue><ssdm name="bitcast_ln276_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:33 %bitcast_ln276_2 = bitcast i64 %trunc_ln276_8

]]></Node>
<StgValue><ssdm name="bitcast_ln276_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:34 %bitcast_ln276_3 = bitcast i64 %trunc_ln276_9

]]></Node>
<StgValue><ssdm name="bitcast_ln276_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:35 %bitcast_ln276_4 = bitcast i64 %trunc_ln276_s

]]></Node>
<StgValue><ssdm name="bitcast_ln276_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:36 %bitcast_ln276_5 = bitcast i64 %trunc_ln276_1

]]></Node>
<StgValue><ssdm name="bitcast_ln276_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:37 %bitcast_ln276_6 = bitcast i64 %trunc_ln276_2

]]></Node>
<StgValue><ssdm name="bitcast_ln276_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:38 %bitcast_ln276_7 = bitcast i64 %trunc_ln276_3

]]></Node>
<StgValue><ssdm name="bitcast_ln276_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:39 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln275

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:40 %muxLogicI1_to_mul_i = muxlogic i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:42 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln275_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:43 %muxLogicI1_to_mul_1_i = muxlogic i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:45 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln275_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:46 %muxLogicI1_to_mul_2_i = muxlogic i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:48 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln275_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:49 %muxLogicI1_to_mul_3_i = muxlogic i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:51 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln275_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:52 %muxLogicI1_to_mul_4_i = muxlogic i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:54 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln275_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:55 %muxLogicI1_to_mul_5_i = muxlogic i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:57 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln275_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:58 %muxLogicI1_to_mul_6_i = muxlogic i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:60 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln275_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:61 %muxLogicI1_to_mul_7_i = muxlogic i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:39 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln275

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:40 %muxLogicI1_to_mul_i = muxlogic i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:42 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln275_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:43 %muxLogicI1_to_mul_1_i = muxlogic i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:45 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln275_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:46 %muxLogicI1_to_mul_2_i = muxlogic i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:48 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln275_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:49 %muxLogicI1_to_mul_3_i = muxlogic i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:51 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln275_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:52 %muxLogicI1_to_mul_4_i = muxlogic i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:54 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln275_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:55 %muxLogicI1_to_mul_5_i = muxlogic i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:57 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln275_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:58 %muxLogicI1_to_mul_6_i = muxlogic i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:60 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln275_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:61 %muxLogicI1_to_mul_7_i = muxlogic i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="113" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
edot.4.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:1 %specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln274"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:2 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_1, i64 %bitcast_ln276_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_2, i64 %bitcast_ln276_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_3, i64 %bitcast_ln276_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_4, i64 %bitcast_ln276_4

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_5, i64 %bitcast_ln276_5

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_6, i64 %bitcast_ln276_6

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_7, i64 %bitcast_ln276_7

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:63 %bitcast_ln282 = bitcast i64 %mul_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:64 %bitcast_ln282_1 = bitcast i64 %mul_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:65 %bitcast_ln282_2 = bitcast i64 %mul_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_2"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:66 %bitcast_ln282_3 = bitcast i64 %mul_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:67 %bitcast_ln282_4 = bitcast i64 %mul_4_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_4"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:68 %bitcast_ln282_5 = bitcast i64 %mul_5_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_5"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:69 %bitcast_ln282_6 = bitcast i64 %mul_6_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_6"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:70 %bitcast_ln282_7 = bitcast i64 %mul_7_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_7"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:71 %or_ln282_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln282_7, i64 %bitcast_ln282_6, i64 %bitcast_ln282_5, i64 %bitcast_ln282_4, i64 %bitcast_ln282_3, i64 %bitcast_ln282_2, i64 %bitcast_ln282_1, i64 %bitcast_ln282

]]></Node>
<StgValue><ssdm name="or_ln282_i"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:72 %muxLogicData_to_write_ln282 = muxlogic i512 %or_ln282_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln282"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:73 %write_ln282 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_edotfifo_ub_i, i512 %or_ln282_i

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:77 %br_ln273 = br void %VITIS_LOOP_278_1.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
